Skip to content

Commit c2f346a

Browse files
spargaonspargaon
committed
pldm: PLDM sensors and effecters on Multi Node platforms
Enable PLDM sensors and effecters on Multi Node platforms. Each proocessor has its own set of sensors and effecters. Signed-off-by: Shirish Pargaonkar <Shirish.Pargaonkar@amd.com>
1 parent f4377f8 commit c2f346a

6 files changed

Lines changed: 2963 additions & 67 deletions

File tree

‎configurations/pdr/com.amd.Hardware.Chassis/Processor1/13.json‎

Lines changed: 388 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,388 @@
1+
{
2+
"effecterAuxiliaryNamesPDR": [
3+
{
4+
"pdr_type": 13,
5+
"effecter_id": 2,
6+
"effecter_count": 1,
7+
"effecter_names": [
8+
["en", "PkgPwrLimit"]
9+
]
10+
},
11+
{
12+
"pdr_type": 13,
13+
"effecter_id": 8,
14+
"effecter_count": 1,
15+
"effecter_names": [
16+
["en", "ReadBIOSBoostFmax"]
17+
]
18+
},
19+
{
20+
"pdr_type": 13,
21+
"effecter_id": 9,
22+
"effecter_count": 1,
23+
"effecter_names": [
24+
["en", "ReadAPMLBoostLimit"]
25+
]
26+
},
27+
{
28+
"pdr_type": 13,
29+
"effecter_id": 10,
30+
"effecter_count": 1,
31+
"effecter_names": [
32+
["en", "WriteAPMLBoostLimit"]
33+
]
34+
},
35+
{
36+
"pdr_type": 13,
37+
"effecter_id": 11,
38+
"effecter_count": 1,
39+
"effecter_names": [
40+
["en", "WriteAPMLBoostLimitAllCores"]
41+
]
42+
},
43+
{
44+
"pdr_type": 13,
45+
"effecter_id": 13,
46+
"effecter_count": 1,
47+
"effecter_names": [
48+
["en", "WriteDramThrottle"]
49+
]
50+
},
51+
{
52+
"pdr_type": 13,
53+
"effecter_id": 20,
54+
"effecter_count": 1,
55+
"effecter_names": [
56+
["en", "CCDBistResult"]
57+
]
58+
},
59+
{
60+
"pdr_type": 13,
61+
"effecter_id": 21,
62+
"effecter_count": 1,
63+
"effecter_names": [
64+
["en", "CCXBistResult"]
65+
]
66+
},
67+
{
68+
"pdr_type": 13,
69+
"effecter_id": 29,
70+
"effecter_count": 1,
71+
"effecter_names": [
72+
["en", "FuseSamplingInit"]
73+
]
74+
},
75+
{
76+
"pdr_type": 13,
77+
"effecter_id": 32,
78+
"effecter_count": 1,
79+
"effecter_names": [
80+
["en", "PostCode"]
81+
]
82+
},
83+
{
84+
"pdr_type": 13,
85+
"effecter_id": 34,
86+
"effecter_count": 1,
87+
"effecter_names": [
88+
["en", "DiePublicSerialNumber"]
89+
]
90+
},
91+
{
92+
"pdr_type": 13,
93+
"effecter_id": 66,
94+
"effecter_count": 1,
95+
"effecter_names": [
96+
["en", "BmcRasPCIeConfigSpace"]
97+
]
98+
},
99+
{
100+
"pdr_type": 13,
101+
"effecter_id": 69,
102+
"effecter_count": 1,
103+
"effecter_names": [
104+
["en", "BmcRasFchResetReason"]
105+
]
106+
},
107+
{
108+
"pdr_type": 13,
109+
"effecter_id": 70,
110+
"effecter_count": 1,
111+
"effecter_names": [
112+
["en", "DimmTempRangeAndRefreshRate"]
113+
]
114+
},
115+
{
116+
"pdr_type": 13,
117+
"effecter_id": 71,
118+
"effecter_count": 1,
119+
"effecter_names": [
120+
["en", "DIMMPowerConsumption"]
121+
]
122+
},
123+
{
124+
"pdr_type": 13,
125+
"effecter_id": 72,
126+
"effecter_count": 1,
127+
"effecter_names": [
128+
["en", "DIMMThermalSensor"]
129+
]
130+
},
131+
{
132+
"pdr_type": 13,
133+
"effecter_id": 74,
134+
"effecter_count": 1,
135+
"effecter_names": [
136+
["en", "ActiveFrequencyLimitCore"]
137+
]
138+
},
139+
{
140+
"pdr_type": 13,
141+
"effecter_id": 76,
142+
"effecter_count": 1,
143+
"effecter_names": [
144+
["en", "SocketFrequencyRange"]
145+
]
146+
},
147+
{
148+
"pdr_type": 13,
149+
"effecter_id": 77,
150+
"effecter_count": 1,
151+
"effecter_names": [
152+
["en", "CurrentBandWidthIOLink"]
153+
]
154+
},
155+
{
156+
"pdr_type": 13,
157+
"effecter_id": 78,
158+
"effecter_count": 1,
159+
"effecter_names": [
160+
["en", "CurrentBandWidthXGMILink"]
161+
]
162+
},
163+
{
164+
"pdr_type": 13,
165+
"effecter_id": 80,
166+
"effecter_count": 1,
167+
"effecter_names": [
168+
["en", "XGMILinkWidthRange"]
169+
]
170+
},
171+
{
172+
"pdr_type": 13,
173+
"effecter_id": 81,
174+
"effecter_count": 1,
175+
"effecter_names": [
176+
["en", "APBState"]
177+
]
178+
},
179+
{
180+
"pdr_type": 13,
181+
"effecter_id": 82,
182+
"effecter_count": 1,
183+
"effecter_names": [
184+
["en", "APBDisable"]
185+
]
186+
},
187+
{
188+
"pdr_type": 13,
189+
"effecter_id": 84,
190+
"effecter_count": 1,
191+
"effecter_names": [
192+
["en", "LCLKDPMLevelRange"]
193+
]
194+
},
195+
{
196+
"pdr_type": 13,
197+
"effecter_id": 93,
198+
"effecter_count": 1,
199+
"effecter_names": [
200+
["en", "PwrEfficiencyModeSelection"]
201+
]
202+
},
203+
{
204+
"pdr_type": 13,
205+
"effecter_id": 94,
206+
"effecter_count": 1,
207+
"effecter_names": [
208+
["en", "DFPStateRange"]
209+
]
210+
},
211+
{
212+
"pdr_type": 13,
213+
"effecter_id": 95,
214+
"effecter_count": 1,
215+
"effecter_names": [
216+
["en", "MaxMinLCLKDPMLevel"]
217+
]
218+
},
219+
{
220+
"pdr_type": 13,
221+
"effecter_id": 99,
222+
"effecter_count": 1,
223+
"effecter_names": [
224+
["en", "BMCRasSetErrThreshold"]
225+
]
226+
},
227+
{
228+
"pdr_type": 13,
229+
"effecter_id": 100,
230+
"effecter_count": 1,
231+
"effecter_names": [
232+
["en", "BMCRasSetOOBConfig"]
233+
]
234+
},
235+
{
236+
"pdr_type": 13,
237+
"effecter_id": 102,
238+
"effecter_count": 1,
239+
"effecter_names": [
240+
["en", "BMCSetRasAction"]
241+
]
242+
},
243+
{
244+
"pdr_type": 13,
245+
"effecter_id": 103,
246+
"effecter_count": 1,
247+
"effecter_names": [
248+
["en", "BMCGetRasActionStatus"]
249+
]
250+
},
251+
{
252+
"pdr_type": 13,
253+
"effecter_id": 104,
254+
"effecter_count": 1,
255+
"effecter_names": [
256+
["en", "BMCPcieConfigWrite"]
257+
]
258+
},
259+
{
260+
"pdr_type": 13,
261+
"effecter_id": 106,
262+
"effecter_count": 1,
263+
"effecter_names": [
264+
["en", "BMCRasDelayResetOnSyncfloodOverride"]
265+
]
266+
},
267+
{
268+
"pdr_type": 13,
269+
"effecter_id": 107,
270+
"effecter_count": 1,
271+
"effecter_names": [
272+
["en", "ResetOnSyncFloodStatus"]
273+
]
274+
},
275+
{
276+
"pdr_type": 13,
277+
"effecter_id": 112,
278+
"effecter_count": 1,
279+
"effecter_names": [
280+
["en", "SpdSidebandRead"]
281+
]
282+
},
283+
{
284+
"pdr_type": 13,
285+
"effecter_id": 113,
286+
"effecter_count": 1,
287+
"effecter_names": [
288+
["en", "SpdSidebandWrite"]
289+
]
290+
},
291+
{
292+
"pdr_type": 13,
293+
"effecter_id": 115,
294+
"effecter_count": 1,
295+
"effecter_names": [
296+
["en", "XGMIPStateRange"]
297+
]
298+
},
299+
{
300+
"pdr_type": 13,
301+
"effecter_id": 116,
302+
"effecter_count": 1,
303+
"effecter_names": [
304+
["en", "CpuRailISOFreqPolicy"]
305+
]
306+
},
307+
{
308+
"pdr_type": 13,
309+
"effecter_id": 117,
310+
"effecter_count": 1,
311+
"effecter_names": [
312+
["en", "PC6Enable"]
313+
]
314+
},
315+
{
316+
"pdr_type": 13,
317+
"effecter_id": 118,
318+
"effecter_count": 1,
319+
"effecter_names": [
320+
["en", "DFCEnable"]
321+
]
322+
},
323+
{
324+
"pdr_type": 13,
325+
"effecter_id": 119,
326+
"effecter_count": 1,
327+
"effecter_names": [
328+
["en", "CC6Enable"]
329+
]
330+
},
331+
{
332+
"pdr_type": 13,
333+
"effecter_id": 120,
334+
"effecter_count": 1,
335+
"effecter_names": [
336+
["en", "DRAMThrottle"]
337+
]
338+
},
339+
{
340+
"pdr_type": 13,
341+
"effecter_id": 121,
342+
"effecter_count": 1,
343+
"effecter_names": [
344+
["en", "PCIeLinkTraining"]
345+
]
346+
},
347+
{
348+
"pdr_type": 13,
349+
"effecter_id": 122,
350+
"effecter_count": 1,
351+
"effecter_names": [
352+
["en", "CCDPowerConsumption"]
353+
]
354+
},
355+
{
356+
"pdr_type": 13,
357+
"effecter_id": 124,
358+
"effecter_count": 1,
359+
"effecter_names": [
360+
["en", "SVI3VRTemp"]
361+
]
362+
},
363+
{
364+
"pdr_type": 13,
365+
"effecter_id": 125,
366+
"effecter_count": 1,
367+
"effecter_names": [
368+
["en", "HSMPCommands"]
369+
]
370+
},
371+
{
372+
"pdr_type": 13,
373+
"effecter_id": 126,
374+
"effecter_count": 1,
375+
"effecter_names": [
376+
["en", "APMLFloorFrequencyLimit"]
377+
]
378+
},
379+
{
380+
"pdr_type": 13,
381+
"effecter_id": 256,
382+
"effecter_count": 1,
383+
"effecter_names": [
384+
["en", "CPUId"]
385+
]
386+
}
387+
]
388+
}

0 commit comments

Comments
 (0)