This document contains errata for RISC-V System-on-Chip Design published by Elsevier.
Please contribute by making a pull request to modify this document on GitHub. Sort the errata by page number. Keep the correction as succinct as possible.
| Page | Location | Error | Correction | Contributor | Date |
|---|---|---|---|---|---|
| 133 | 3.7 | The ACT suite has been completely redesigned and no longer uses RISCOF. | See the riscv-arch-test repository for updated information. | David Harris, Claremont, CA | 1/4/26 |
| 226 | 5.9.2 | cvw-arch-verif has been deprecated and no longer is in use | Replace with riscv-arch-test | David Harris, Claremont, CA | 1/4/26 |
| 227 | 5.11 | The ACT suite has been completely redesigned and no longer uses RISCOF. *** Other big changes pending in this section. | n/a | David Harris, Claremont, CA | 1/4/26 |
| 885 | 23.2.2.4-5 | The ramspeed benchmark is no longer supported and has been removed from the Buildroot Linux image. | n/a | David Harris, Claremont, CA | 1/4/26 |