We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 82a1c3f commit a27f5e5Copy full SHA for a27f5e5
src/Libraries/Base1/Prelude.bs
@@ -171,7 +171,7 @@ package Prelude(
171
Tuple6, tuple6, Has_tpl_6(..),
172
Tuple7, tuple7, Has_tpl_7(..),
173
Tuple8, tuple8, Has_tpl_8(..),
174
- AppendTuple(..), AppendTuple'(..), TupleSize(..),
+ AppendTuple(..), AppendTuple', TupleSize,
175
176
-- lists required for desugaring
177
List(..),
@@ -1917,8 +1917,8 @@ mkRegU = liftModule $
1917
primSavePortType name "D_IN" t
1918
primSavePortType name "Q_OUT" t
1919
interface
1920
- _read = unpack _r.read
1921
- _write x = fromPrimAction (_r.write (pack x))
+ _read = fromWrapMethod _r.read
+ _write = fromWrapMethod _r.write
1922
1923
-- only for n>0
1924
vMkRegA :: Bit n -> Module (VReg n)
0 commit comments