Skip to content

Commit c24d6af

Browse files
authored
Re-Enable Element Benchmarks (#1010)
Had to temporarily disable for the release due to post-25.06 AMReX/pyAMReX features it uses.
1 parent ecde570 commit c24d6af

File tree

3 files changed

+2
-8
lines changed

3 files changed

+2
-8
lines changed

cmake/dependencies/ABLASTR.cmake

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -181,7 +181,7 @@ set(ImpactX_ablastr_branch "25.06"
181181
set(ImpactX_amrex_repo "https://github.com/AMReX-Codes/amrex.git"
182182
CACHE STRING
183183
"Repository URI to pull and build AMReX from if(ImpactX_amrex_internal)")
184-
set(ImpactX_amrex_branch ""
184+
set(ImpactX_amrex_branch "e0f31edabcc2a8f245e1efa247e85fe9c7574cc2"
185185
CACHE STRING
186186
"Repository branch for ImpactX_amrex_repo if(ImpactX_amrex_internal)")
187187

cmake/dependencies/pyAMReX.cmake

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -74,7 +74,7 @@ option(ImpactX_pyamrex_internal "Download & build pyAMReX" ON)
7474
set(ImpactX_pyamrex_repo "https://github.com/AMReX-Codes/pyamrex.git"
7575
CACHE STRING
7676
"Repository URI to pull and build pyamrex from if(ImpactX_pyamrex_internal)")
77-
set(ImpactX_pyamrex_branch "25.06"
77+
set(ImpactX_pyamrex_branch "5042df9cd6cbb9d0f0952fd47dd238357321e010"
7878
CACHE STRING
7979
"Repository branch for ImpactX_pyamrex_repo if(ImpactX_pyamrex_internal)")
8080

tests/python/test_benchmark_elements.py

Lines changed: 0 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -18,12 +18,6 @@
1818

1919
from impactx import ImpactX, Map6x6, distribution, elements, twiss
2020

21-
#################################################
22-
# TEMPORARY UNTIL 25.06 was released
23-
# this tests needs AMReX/pyAMReX 25.07 features
24-
pytest.skip(allow_module_level=True)
25-
#################################################
26-
2721
# benchmark config
2822
rounds = 5
2923
npart = 1_000_000 # increase this to >10M or even 100M to avoid L1/L2/L3 cache effects on some hardware.

0 commit comments

Comments
 (0)