Finn_Thesis/custom_folding_config_1W1A.json at main · Ba1tu3han/Finn_Thesis · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
{
  "Defaults": {},
  "ConvolutionInputGenerator_rtl_0": {
    "SIMD": 1,
    "parallel_window": 0,
    "ram_style": "distributed"
  },
  "MVAU_hls_0": {
    "PE": 1,
    "SIMD": 27,
    "ram_style": "auto",
    "resType": "auto",
    "mem_mode": "internal_decoupled",
    "runtime_writeable_weights": 0
  },
  "ConvolutionInputGenerator_rtl_1": {
    "SIMD": 8,
    "parallel_window": 0,
    "ram_style": "distributed"
  },
  "MVAU_hls_1": {
    "PE": 8,
    "SIMD": 72,
    "ram_style": "auto",
    "resType": "auto",
    "mem_mode": "internal_decoupled",
    "runtime_writeable_weights": 0
  },
  "StreamingMaxPool_hls_0": {
    "PE": 1
  },
  "ConvolutionInputGenerator_rtl_2": {
    "SIMD": 2,
    "parallel_window": 0,
    "ram_style": "distributed"
  },
  "MVAU_hls_2": {
    "PE": 2,
    "SIMD": 72,
    "ram_style": "auto",
    "resType": "auto",
    "mem_mode": "internal_decoupled",
    "runtime_writeable_weights": 0
  },
  "ConvolutionInputGenerator_rtl_3": {
    "SIMD": 2,
    "parallel_window": 0,
    "ram_style": "distributed"
  },
  "MVAU_hls_3": {
    "PE": 4,
    "SIMD": 72,
    "ram_style": "auto",
    "resType": "auto",
    "mem_mode": "internal_decoupled",
    "runtime_writeable_weights": 0
  },
  "StreamingMaxPool_hls_1": {
    "PE": 1
  },
  "ConvolutionInputGenerator_rtl_4": {
    "SIMD": 1,
    "parallel_window": 0,
    "ram_style": "distributed"
  },
  "MVAU_hls_4": {
    "PE": 1,
    "SIMD": 32,
    "ram_style": "auto",
    "resType": "auto",
    "mem_mode": "internal_decoupled",
    "runtime_writeable_weights": 0
  },
  "MVAU_hls_5": {
    "PE": 2,
    "SIMD": 4,
    "ram_style": "auto",
    "resType": "auto",
    "mem_mode": "internal_decoupled",
    "runtime_writeable_weights": 0
  },
  "MVAU_hls_6": {
    "PE": 1,
    "SIMD": 4,
    "ram_style": "auto",
    "resType": "auto",
    "mem_mode": "internal_decoupled",
    "runtime_writeable_weights": 0
  },
  "MVAU_hls_7": {
    "PE": 1,
    "SIMD": 1,
    "ram_style": "auto",
    "resType": "auto",
    "mem_mode": "internal_decoupled",
    "runtime_writeable_weights": 0
  }
}