Skip to content

Latest commit

 

History

History
5 lines (4 loc) · 99 Bytes

File metadata and controls

5 lines (4 loc) · 99 Bytes

PSU_ECE351

HDL and Protoyping

Learned Verilog and about FPGAs. Used Xilinx Vivado for projects.