proposed implementation: AND gate before async logic benefits: - lower dynamic power consumption drawbacks: - increased path delay -> lower max frequency
proposed implementation: AND gate before async logic
benefits:
drawbacks: