Remove clock test port on Rev 5.3 #406
Description
Remove the clock N and P UFLs on the back of the board as well as the zero ohms connecting to the ADC. This will reduce our emissions at 2GHz (not needed for the spec we fall under, but good practice regardless)