|
1 | 1 | <?xml version="1.0"?> |
2 | 2 | <testlist version="2.0"> |
3 | 3 |
|
4 | | - <test name="ERS_Ld5" grid="f10_f10_mg37" compset="I2000Clm50BgcCropRtm" testmods="rtm/default"> |
| 4 | + <test name="ERS_D_Ld5" grid="f10_f10_mg37" compset="I2000Clm45Sp" testmods="rtm/default"> |
| 5 | + <machines> |
| 6 | + <machine name="derecho" compiler="intel" category="rtm"></machine> |
| 7 | + </machines> |
| 8 | + <options> |
| 9 | + <option name="wallclock">00:20:00</option> |
| 10 | + <option name="comment" >Restart test with DEBUG on</option> |
| 11 | + </options> |
| 12 | + </test> |
| 13 | + <test name="ERS_D_Ld5" grid="f10_f10_mg37" compset="I2000Clm50SpRtmFl" testmods="rtm/default"> |
| 14 | + <machines> |
| 15 | + <machine name="derecho" compiler="intel" category="rtm"></machine> |
| 16 | + </machines> |
| 17 | + <options> |
| 18 | + <option name="wallclock">00:20:00</option> |
| 19 | + <option name="comment" >Restart test with DEBUG on</option> |
| 20 | + </options> |
| 21 | + </test> |
| 22 | + <test name="ERS_Ld5" grid="f09_f09_mg17" compset="I1850Clm60SpNoAnthro" testmods="rtm/default"> |
5 | 23 | <machines> |
6 | 24 | <machine name="derecho" compiler="intel" category="rtm"></machine> |
7 | 25 | <machine name="derecho" compiler="gnu" category="rtm"></machine> |
|
11 | 29 | <option name="comment" >Restart test without DEBUG on all machines/compilers (except nag because of a CTSM issue)</option> |
12 | 30 | </options> |
13 | 31 | </test> |
14 | | - <test name="SMS_D_Ld5" grid="f10_f10_mg37" compset="I2000Clm50BgcCropRtm" testmods="rtm/default"> |
| 32 | + <test name="SMS_D_Ld5" grid="f09_f09_mg17" compset="I1850Clm60SpNoAnthro" testmods="rtm/default"> |
15 | 33 | <machines> |
16 | 34 | <machine name="derecho" compiler="intel" category="rtm"></machine> |
17 | 35 | <machine name="derecho" compiler="gnu" category="rtm"></machine> |
|
21 | 39 | <option name="comment" >Run with DEBUG compiler option all machine/compilers</option> |
22 | 40 | </options> |
23 | 41 | </test> |
24 | | - <test name="SMS_Ld5" grid="f10_f10_mg37" compset="I2000Clm50BgcCropRtm" testmods="rtm/rtmColdStart"> |
| 42 | + <test name="SMS_Ld5" grid="f09_f09_mg17" compset="I1850Clm60SpNoAnthro" testmods="rtm/rtmColdStart"> |
25 | 43 | <machines> |
26 | 44 | <machine name="derecho" compiler="intel" category="rtm"></machine> |
27 | 45 | <machine name="derecho" compiler="gnu" category="rtm"></machine> |
|
31 | 49 | <option name="comment" >Run a Cold-Start with main machine all compilers</option> |
32 | 50 | </options> |
33 | 51 | </test> |
34 | | - <test name="ERS_Ld5" grid="f10_f10_mg37" compset="I2000Clm50BgcCropRtm" testmods="rtm/rtmOnIceOff"> |
| 52 | + <test name="ERS_Ld5" grid="f09_f09_mg17" compset="I1850Clm60SpNoAnthro" testmods="rtm/rtmOnIceOff"> |
35 | 53 | <machines> |
36 | 54 | <machine name="derecho" compiler="intel" category="rtm"> |
37 | 55 | <options> |
|
44 | 62 | <option name="comment" >Run with ice off</option> |
45 | 63 | </options> |
46 | 64 | </test> |
47 | | - <test name="ERS_Ld5" grid="f10_f10_mg37" compset="I2000Clm50BgcCropRtm" testmods="rtm/rtmOnFloodOnEffvelOn"> |
| 65 | + <test name="ERS_Ld5" grid="f09_f09_mg17" compset="I1850Clm60SpNoAnthro" testmods="rtm/rtmOnFloodOnEffvelOn"> |
48 | 66 | <machines> |
49 | 67 | <machine name="derecho" compiler="intel" category="rtm"> |
50 | 68 | <options> |
|
57 | 75 | <option name="comment" >Run with flooding on and effective velocity on</option> |
58 | 76 | </options> |
59 | 77 | </test> |
60 | | - <test name="ERS_D_Ld5" grid="f10_f10_mg37" compset="I2000Clm50BgcCropRtm" testmods="rtm/rtmOnFloodOnEffvelOn"> |
| 78 | + <test name="ERS_D_Ld5" grid="f09_f09_mg17" compset="I1850Clm60SpNoAnthro" testmods="rtm/rtmOnFloodOnEffvelOn"> |
61 | 79 | <machines> |
62 | 80 | <machine name="derecho" compiler="intel" category="rtm"> |
63 | 81 | <options> |
|
70 | 88 | <option name="comment" >Run with flooding on and effective velocity on, DEBUG on, all machines/compilers</option> |
71 | 89 | </options> |
72 | 90 | </test> |
73 | | - <test name="ERS_Ld5" grid="f10_f10_mg37" compset="I2000Clm50BgcCropRtm" testmods="rtm/rtmOnFloodOnEffvelOff"> |
| 91 | + <test name="ERS_Ld5" grid="f09_f09_mg17" compset="I1850Clm60SpNoAnthro" testmods="rtm/rtmOnFloodOnEffvelOff"> |
74 | 92 | <machines> |
75 | 93 | <machine name="derecho" compiler="intel" category="rtm"> |
76 | 94 | <options> |
|
83 | 101 | <option name="comment" >Run with flooding on and effective velocity off</option> |
84 | 102 | </options> |
85 | 103 | </test> |
86 | | - <test name="ERS_Ld5" grid="f10_f10_mg37" compset="I2000Clm50BgcCropRtm" testmods="rtm/rtmOff"> |
| 104 | + <test name="ERS_Ld5" grid="f09_f09_mg17" compset="I1850Clm60SpNoAnthro" testmods="rtm/rtmOff"> |
87 | 105 | <machines> |
88 | 106 | <machine name="derecho" compiler="intel" category="rtm"> |
89 | 107 | <options> |
|
0 commit comments