Skip to content

Commit 6176c2c

Browse files
authored
Fix some regressions from PR #789 (#820)
* fix printing logic for synchronized equivs * fix `byequiv` with trivial precondition
1 parent 52649f5 commit 6176c2c

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

src/ecReduction.ml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1825,7 +1825,7 @@ module EqTest = struct
18251825
include EqMod_base(struct
18261826
let for_expr env ~norm:_ alpha e1 e2 =
18271827
let convert e =
1828-
let f = form_of_expr e in
1828+
let f = (ss_inv_of_expr (EcIdent.create "&dummy") e).inv in
18291829

18301830
if Mid.is_empty alpha then f else
18311831

src/phl/ecPhlDeno.ml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -436,7 +436,7 @@ let process_pre tc hyps prl prr pre post =
436436
let gen_r f = ss_inv_generalize_right f mr in
437437
let gen_l f = ss_inv_generalize_left f ml in
438438
dof fl al ml pml gen_r; dof fr ar mr pmr gen_l;
439-
map_ts_inv f_ands !eqs
439+
map_ts_inv ~ml ~mr f_ands !eqs
440440

441441
(* -------------------------------------------------------------------- *)
442442
let post_iff ml mr eq env evl evr =

0 commit comments

Comments
 (0)