apio verify [OPTIONS]Verify the verilog code. It is agnostic of the FPGA. It does not use the constraint file
Required package: oss-cad-suite
| Flag | Long Flag | Description |
|---|---|---|
-p |
--project-dir |
Set the target directory for the project. |
apio verify
This repository was archived by the owner on Dec 31, 2025. It is now read-only.