Skip to content

学习交流 #1

@xiaohao786

Description

@xiaohao786

您好,请问AD9361R2 Evaluation Software生成的配置文件怎么转换成Verilog,期待您的回复。

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions