Skip to content

Commit 5d434c2

Browse files
committed
More refactoring
Signed-off-by: Martin <[email protected]>
1 parent f4c52e1 commit 5d434c2

File tree

2 files changed

+17
-16
lines changed

2 files changed

+17
-16
lines changed

CHANGELOG

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,4 @@
1+
2022-03-14: Code cleanup / refactor [f4c52e1]
12
2022-03-14: Adapt calibration file format for OH6022 persistent offset storage [3cac630]
23
2022-03-08: Improved exception and error handling in LibUsbScope, doc update [dc05698]
34
2022-03-01: new sample rates 32k, 640k, doc update, tools update [4cb4edb]

examples/capture_6022.py

Lines changed: 16 additions & 16 deletions
Original file line numberDiff line numberDiff line change
@@ -151,45 +151,45 @@ def pcb( ch1_data, ch2_data ):
151151
if skip1st: # skip the 1st (unstable) block
152152
skip1st = False
153153
return
154-
totalsize = totalsize + size
154+
totalsize += size
155155
ch1_scaled = scope.scale_read_data( ch1_data, ch1gain, channel=1 )
156156
ch2_scaled = scope.scale_read_data( ch2_data, ch2gain, channel=2 )
157157
# average over the block (256 byte), prepare AC/DC
158158
av1 = 0
159159
for value in ch1_scaled:
160-
av1 = av1 + value
161-
dc1 = dc1 + value
162-
rms1 = rms1 + (value*value)
163-
av1 = av1 / size
160+
av1 += value
161+
dc1 += value
162+
rms1 += (value*value)
163+
av1 /= size
164164
av2 = 0
165165
for value in ch2_scaled:
166-
av2 = av2 + value
167-
dc2 = dc2 + value
168-
rms2 = rms2 + (value*value)
169-
av2 = av2 / size
166+
av2 += value
167+
dc2 += value
168+
rms2 += (value*value)
169+
av2 /= size
170170
if downsample: # average further over more blocks
171-
pcb.av1 = pcb.av1 + av1
172-
pcb.av2 = pcb.av2 + av2
173-
pcb.slowdown = pcb.slowdown + 1
171+
pcb.av1 += av1
172+
pcb.av2 += av2
173+
pcb.slowdown += 1
174174
if pcb.slowdown >= downsample:
175175
pcb.slowdown = 0
176-
pcb.av1 = pcb.av1 / downsample
177-
pcb.av2 = pcb.av2 / downsample
176+
pcb.av1 /= downsample
177+
pcb.av2 /= downsample
178178
if pcb.timestep < sample_time:
179179
line = "{:>10.6f}, {:>10.5f}, {:>10.5f}\n".format( pcb.timestep, pcb.av1, pcb.av2 )
180180
if german:
181181
line=line.replace( ',', ';' ).replace( '.', ',' )
182182
outfile.write( line )
183183
pcb.av1 = pcb.av2 = 0
184-
pcb.timestep = pcb.timestep + tick * size * downsample
184+
pcb.timestep += tick * size * downsample
185185
else: # write out every sample
186186
for ch1_value, ch2_value in zip( ch1_scaled, ch2_scaled ): # merge CH1 & CH2
187187
if pcb.timestep < sample_time:
188188
line = "{:>10.6f}, {:>10.5f}, {:>10.5f}\n".format( pcb.timestep, ch1_value, ch2_value )
189189
if german:
190190
line=line.replace( ',', ';' ).replace( '.', ',' )
191191
outfile.write( line )
192-
pcb.timestep = pcb.timestep + tick
192+
pcb.timestep += tick
193193
#
194194
##########################################################
195195

0 commit comments

Comments
 (0)