@@ -49,17 +49,27 @@ const tZ80Opcode Z80Opcodes[] = {
4949 { L" sub" , 1 , 0x90 , Z80_PARAM_A, Z80_PARAM_REG8_MEMHL, -1 , 0 , 0 },
5050 { L" sub" , 2 , 0xD6 , Z80_PARAM_A, Z80_PARAM_IMMEDIATE, -1 , -1 , Z80_IMMEDIATE_U8 | Z80_ADD_SUB_IMMEDIATE },
5151 { L" sub" , 2 , 0xE8 , Z80_PARAM_SP, Z80_PARAM_IMMEDIATE, -1 , -1 , Z80_IMMEDIATE_S8 | Z80_NEGATE_IMM | Z80_GAMEBOY },
52+ { L" sub" , 1 , 0x90 , Z80_PARAM_REG8_MEMHL, Z80_PARAM_NONE, 0 , -1 , 0 },
53+ { L" sub" , 2 , 0xD6 , Z80_PARAM_IMMEDIATE, Z80_PARAM_NONE, -1 , -1 , Z80_IMMEDIATE_U8 | Z80_ADD_SUB_IMMEDIATE },
5254 { L" sbc" , 1 , 0x98 , Z80_PARAM_A, Z80_PARAM_REG8_MEMHL, -1 , 0 , 0 },
5355 { L" sbc" , 2 , 0xDE , Z80_PARAM_A, Z80_PARAM_IMMEDIATE, -1 , -1 , Z80_IMMEDIATE_U8 | Z80_ADD_SUB_IMMEDIATE },
5456 { L" sbc" , 2 , 0x42 , Z80_PARAM_HL, Z80_PARAM_REG16_SP, -1 , 4 , Z80_Z80 | Z80_PREFIX_ED },
5557 { L" and" , 1 , 0xA0 , Z80_PARAM_A, Z80_PARAM_REG8_MEMHL, -1 , 0 , 0 },
5658 { L" and" , 2 , 0xE6 , Z80_PARAM_A, Z80_PARAM_IMMEDIATE, -1 , -1 , Z80_IMMEDIATE_U8 },
59+ { L" and" , 1 , 0xA0 , Z80_PARAM_REG8_MEMHL, Z80_PARAM_NONE, 0 , -1 , 0 },
60+ { L" and" , 2 , 0xE6 , Z80_PARAM_IMMEDIATE, Z80_PARAM_NONE, -1 , -1 , Z80_IMMEDIATE_U8 },
5761 { L" xor" , 1 , 0xA8 , Z80_PARAM_A, Z80_PARAM_REG8_MEMHL, -1 , 0 , 0 },
5862 { L" xor" , 2 , 0xEE , Z80_PARAM_A, Z80_PARAM_IMMEDIATE, -1 , -1 , Z80_IMMEDIATE_U8 },
63+ { L" xor" , 1 , 0xA8 , Z80_PARAM_REG8_MEMHL, Z80_PARAM_NONE, 0 , -1 , 0 },
64+ { L" xor" , 2 , 0xEE , Z80_PARAM_IMMEDIATE, Z80_PARAM_NONE, -1 , -1 , Z80_IMMEDIATE_U8 },
5965 { L" or" , 1 , 0xB0 , Z80_PARAM_A, Z80_PARAM_REG8_MEMHL, -1 , 0 , 0 },
6066 { L" or" , 2 , 0xF6 , Z80_PARAM_A, Z80_PARAM_IMMEDIATE, -1 , -1 , Z80_IMMEDIATE_U8 },
67+ { L" or" , 1 , 0xB0 , Z80_PARAM_REG8_MEMHL, Z80_PARAM_NONE, 0 , -1 , 0 },
68+ { L" or" , 2 , 0xF6 , Z80_PARAM_IMMEDIATE, Z80_PARAM_NONE, -1 , -1 , Z80_IMMEDIATE_U8 },
6169 { L" cp" , 1 , 0xB8 , Z80_PARAM_A, Z80_PARAM_REG8_MEMHL, -1 , 0 , 0 },
6270 { L" cp" , 2 , 0xFE , Z80_PARAM_A, Z80_PARAM_IMMEDIATE, -1 , -1 , Z80_IMMEDIATE_U8 },
71+ { L" cp" , 1 , 0xB8 , Z80_PARAM_REG8_MEMHL, Z80_PARAM_NONE, 0 , -1 , 0 },
72+ { L" cp" , 2 , 0xFE , Z80_PARAM_IMMEDIATE, Z80_PARAM_NONE, -1 , -1 , Z80_IMMEDIATE_U8 },
6373 { L" inc" , 1 , 0x04 , Z80_PARAM_REG8_MEMHL, Z80_PARAM_NONE, 3 , -1 , 0 },
6474 { L" inc" , 1 , 0x03 , Z80_PARAM_REG16_SP, Z80_PARAM_NONE, 4 , -1 , 0 },
6575 { L" dec" , 1 , 0x05 , Z80_PARAM_REG8_MEMHL, Z80_PARAM_NONE, 3 , -1 , 0 },
0 commit comments