-
Notifications
You must be signed in to change notification settings - Fork 1
/
Copy pathmoore1.flow.rpt
104 lines (83 loc) · 6.05 KB
/
moore1.flow.rpt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
Flow report for moore1
Tue Mar 01 14:43:13 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Flow Summary
3. Flow Settings
4. Flow Non-Default Global Settings
5. Flow Elapsed Time
6. Flow OS Summary
7. Flow Log
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+-------------------------------------------------------------------+
; Flow Summary ;
+-------------------------+-----------------------------------------+
; Flow Status ; Flow Failed - Tue Mar 01 14:43:13 2022 ;
; Quartus II Version ; 8.1 Build 163 10/28/2008 SJ Web Edition ;
; Revision Name ; moore1 ;
; Top-level Entity Name ; moore1 ;
; Family ; FLEX10KE ;
; Met timing requirements ; N/A ;
+-------------------------+-----------------------------------------+
+-----------------------------------------+
; Flow Settings ;
+-------------------+---------------------+
; Option ; Setting ;
+-------------------+---------------------+
; Start date & time ; 03/01/2022 14:43:12 ;
; Main task ; Compilation ;
; Revision Name ; moore1 ;
+-------------------+---------------------+
+---------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings ;
+------------------------------------+---------------------------------+---------------+-------------+----------------------+
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
+------------------------------------+---------------------------------+---------------+-------------+----------------------+
; COMPILER_SIGNATURE_ID ; 198112241094619.164612419210844 ; -- ; -- ; -- ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL ; Custom ; <None> ; -- ; -- ;
; EDA_INPUT_DATA_FORMAT ; Verilog Hdl ; -- ; -- ; eda_design_synthesis ;
; EDA_NETLIST_WRITER_OUTPUT_DIR ; timing/custom ; -- ; -- ; eda_timing_analysis ;
; EDA_OUTPUT_DATA_FORMAT ; Verilog ; -- ; -- ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT ; Verilog ; -- ; -- ; eda_timing_analysis ;
; EDA_SIMULATION_TOOL ; Custom Verilog HDL ; <None> ; -- ; -- ;
; EDA_TIME_SCALE ; 1 ps ; -- ; -- ; eda_simulation ;
; EDA_TIMING_ANALYSIS_TOOL ; Custom Verilog HDL ; <None> ; -- ; -- ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off ; -- ; -- ; eda_blast_fpga ;
+------------------------------------+---------------------------------+---------------+-------------+----------------------+
+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:01 ; 1.0 ; 234 MB ; 00:00:00 ;
; Total ; 00:00:01 ; -- ; -- ; 00:00:00 ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
+--------------------------------------------------------------------------------------------------+
; Flow OS Summary ;
+----------------------+-----------------------------+---------------+------------+----------------+
; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
+----------------------+-----------------------------+---------------+------------+----------------+
; Analysis & Synthesis ; MuballighWorkStationDesktop ; Windows Vista ; 6.2 ; x86_64 ;
+----------------------+-----------------------------+---------------+------------+----------------+
------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off moore1 -c moore1