File tree Expand file tree Collapse file tree
Expand file tree Collapse file tree Original file line number Diff line number Diff line change @@ -175,6 +175,12 @@ jobs:
175175 sudo chown -R $USER:$USER ${{ env.OPENLANE_ROOT }}
176176 tar -xf /tmp/openlane.tar -C $OPENLANE_ROOT .
177177
178+ - name : Setup volare in venv
179+ run : |
180+ python3 -m venv venv
181+ venv/bin/pip install volare
182+ venv/bin/volare enable --pdk sky130 --pdk-root $PDK_ROOT 78b7bc32ddb4b6f14f76883c2e2dc5b5de9d1cbc
183+
178184 - name : Harden using Openlane
179185 run : |
180186 python3 $GITHUB_WORKSPACE/.github/scripts/get_designs.py --design $GITHUB_WORKSPACE
Original file line number Diff line number Diff line change 1+ wrapped_filter
Original file line number Diff line number Diff line change 11{
2- "TOP_SOURCE" : " user_project_wrapper" ,
3- "TOP_LAYOUT" : " $TOP_SOURCE" ,
4- "EXTRACT_FLATGLOB" : [
5- " "
6- ],
7- "EXTRACT_ABSTRACT" : [
8- " *__fill_*" ,
9- " *__fakediode_*" ,
10- " *__tapvpwrvgnd_*"
11- ],
12- "LVS_FLATTEN" : [
13- " "
14- ],
15- "LVS_NOFLATTEN" : [
16- " "
17- ],
18- "LVS_IGNORE" : [
19- " "
20- ],
21- "LVS_SPICE_FILES" : [
22- " $PDK_ROOT/$PDK/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice" ,
23- " $PDK_ROOT/$PDK/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice"
24- ],
25- "LVS_VERILOG_FILES" : [
26- " $UPRJ_ROOT/verilog/gl/user_proj_example.v" ,
27- " $UPRJ_ROOT/verilog/gl/$TOP_SOURCE.v"
28- ],
29- "LAYOUT_FILE" : " $UPRJ_ROOT/gds/$TOP_LAYOUT.gds"
30- }
2+ "TOP_SOURCE" : " user_project_wrapper" ,
3+ "TOP_LAYOUT" : " $TOP_SOURCE" ,
4+ "EXTRACT_FLATGLOB" : [
5+ " "
6+ ],
7+ "EXTRACT_ABSTRACT" : [
8+ " *__fill_*" ,
9+ " *__fakediode_*" ,
10+ " *__tapvpwrvgnd_*"
11+ ],
12+ "LVS_FLATTEN" : [
13+ " "
14+ ],
15+ "LVS_NOFLATTEN" : [
16+ " "
17+ ],
18+ "LVS_IGNORE" : [
19+ " "
20+ ],
21+ "LVS_SPICE_FILES" : [
22+ " $PDK_ROOT/$PDK/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice" ,
23+ " $PDK_ROOT/$PDK/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice"
24+ ],
25+ "LVS_VERILOG_FILES" : [
26+ " $UPRJ_ROOT/verilog/gl/$TOP_SOURCE.v"
27+ ],
28+ "LAYOUT_FILE" : " $UPRJ_ROOT/gds/$TOP_LAYOUT.gds"
29+ }
You can’t perform that action at this time.
0 commit comments