From b05630dca310338ed09fdd01c158bad90db3743e Mon Sep 17 00:00:00 2001 From: LongDouble <46083279+LongDouble@users.noreply.github.com> Date: Fri, 15 Apr 2022 11:51:13 -0700 Subject: [PATCH] Added backup mode project for sam4s --- .../sam4s_backup_mode1.atsln | 22 + .../sam4s_backup_mode1.componentinfo.xml | 4 + .../sam4s_backup_mode1.cproj | 1027 +++ .../src/ASF/common/boards/board.h | 453 ++ .../src/ASF/common/boards/user_board/init.c | 21 + .../ASF/common/boards/user_board/user_board.h | 40 + .../src/ASF/common/services/clock/genclk.h | 189 + .../src/ASF/common/services/clock/osc.h | 175 + .../src/ASF/common/services/clock/pll.h | 331 + .../ASF/common/services/clock/sam4s/genclk.h | 267 + .../src/ASF/common/services/clock/sam4s/osc.h | 237 + .../src/ASF/common/services/clock/sam4s/pll.h | 239 + .../ASF/common/services/clock/sam4s/sysclk.c | 260 + .../ASF/common/services/clock/sam4s/sysclk.h | 447 + .../src/ASF/common/services/clock/sysclk.h | 184 + .../src/ASF/common/services/delay/delay.h | 129 + .../common/services/delay/sam/cycle_counter.c | 51 + .../common/services/delay/sam/cycle_counter.h | 116 + .../src/ASF/common/services/ioport/ioport.h | 538 ++ .../common/services/ioport/sam/ioport_pio.h | 373 + .../src/ASF/common/utils/interrupt.h | 132 + .../utils/interrupt/interrupt_sam_nvic.c | 76 + .../utils/interrupt/interrupt_sam_nvic.h | 179 + .../src/ASF/common/utils/parts.h | 1768 ++++ .../src/ASF/sam/drivers/adc/adc.c | 1015 +++ .../src/ASF/sam/drivers/adc/adc.h | 583 ++ .../src/ASF/sam/drivers/adc/adc_sam3u.c | 396 + .../src/ASF/sam/drivers/pmc/pmc.c | 1723 ++++ .../src/ASF/sam/drivers/pmc/pmc.h | 546 ++ .../src/ASF/sam/drivers/pmc/sleep.c | 381 + .../src/ASF/sam/drivers/pmc/sleep.h | 117 + .../src/ASF/sam/drivers/pwm/pwm.c | 1164 +++ .../src/ASF/sam/drivers/pwm/pwm.h | 682 ++ .../src/ASF/sam/drivers/rtt/rtt.c | 261 + .../src/ASF/sam/drivers/rtt/rtt.h | 70 + .../src/ASF/sam/drivers/supc/supc.c | 430 + .../src/ASF/sam/drivers/supc/supc.h | 117 + .../src/ASF/sam/drivers/uart/uart.c | 552 ++ .../src/ASF/sam/drivers/uart/uart.h | 150 + .../sam4s/include/component/component_acc.h | 129 + .../sam4s/include/component/component_adc.h | 508 ++ .../include/component/component_chipid.h | 128 + .../sam4s/include/component/component_cmcc.h | 120 + .../sam4s/include/component/component_crccu.h | 112 + .../sam4s/include/component/component_dacc.h | 248 + .../sam4s/include/component/component_efc.h | 103 + .../sam4s/include/component/component_gpbr.h | 58 + .../sam4s/include/component/component_hsmci.h | 382 + .../include/component/component_matrix.h | 193 + .../sam4s/include/component/component_pdc.h | 103 + .../sam4s/include/component/component_pio.h | 1649 ++++ .../sam4s/include/component/component_pmc.h | 389 + .../sam4s/include/component/component_pwm.h | 552 ++ .../sam4s/include/component/component_rstc.h | 83 + .../sam4s/include/component/component_rtc.h | 224 + .../sam4s/include/component/component_rtt.h | 76 + .../sam4s/include/component/component_smc.h | 144 + .../sam4s/include/component/component_spi.h | 231 + .../sam4s/include/component/component_ssc.h | 341 + .../sam4s/include/component/component_supc.h | 312 + .../sam4s/include/component/component_tc.h | 308 + .../sam4s/include/component/component_twi.h | 222 + .../sam4s/include/component/component_uart.h | 190 + .../sam4s/include/component/component_udp.h | 190 + .../sam4s/include/component/component_usart.h | 367 + .../sam4s/include/component/component_wdt.h | 77 + .../sam4s/include/instance/instance_acc.h | 61 + .../sam4s/include/instance/instance_adc.h | 97 + .../sam4s/include/instance/instance_chipid.h | 47 + .../sam4s/include/instance/instance_cmcc.h | 63 + .../sam4s/include/instance/instance_crccu.h | 73 + .../sam4s/include/instance/instance_dacc.h | 81 + .../sam4s/include/instance/instance_efc0.h | 51 + .../sam4s/include/instance/instance_efc1.h | 51 + .../sam4s/include/instance/instance_gpbr.h | 45 + .../sam4s/include/instance/instance_hsmci.h | 101 + .../sam4s/include/instance/instance_matrix.h | 65 + .../sam4s/include/instance/instance_pioa.h | 161 + .../sam4s/include/instance/instance_piob.h | 149 + .../sam4s/include/instance/instance_pioc.h | 149 + .../sam4s/include/instance/instance_pmc.h | 95 + .../sam4s/include/instance/instance_pwm.h | 245 + .../sam4s/include/instance/instance_rstc.h | 49 + .../sam4s/include/instance/instance_rtc.h | 67 + .../sam4s/include/instance/instance_rtt.h | 51 + .../sam4s/include/instance/instance_smc.h | 85 + .../sam4s/include/instance/instance_spi.h | 85 + .../sam4s/include/instance/instance_ssc.h | 99 + .../sam4s/include/instance/instance_supc.h | 55 + .../sam4s/include/instance/instance_tc0.h | 125 + .../sam4s/include/instance/instance_tc1.h | 125 + .../sam4s/include/instance/instance_twi0.h | 85 + .../sam4s/include/instance/instance_twi1.h | 85 + .../sam4s/include/instance/instance_uart0.h | 81 + .../sam4s/include/instance/instance_uart1.h | 81 + .../sam4s/include/instance/instance_udp.h | 67 + .../sam4s/include/instance/instance_usart0.h | 99 + .../sam4s/include/instance/instance_usart1.h | 99 + .../sam4s/include/instance/instance_wdt.h | 49 + .../cmsis/sam4s/include/pio/pio_sam4s16b.h | 286 + .../cmsis/sam4s/include/pio/pio_sam4s16c.h | 404 + .../cmsis/sam4s/include/pio/pio_sam4s2a.h | 239 + .../cmsis/sam4s/include/pio/pio_sam4s2b.h | 286 + .../cmsis/sam4s/include/pio/pio_sam4s2c.h | 404 + .../cmsis/sam4s/include/pio/pio_sam4s4a.h | 239 + .../cmsis/sam4s/include/pio/pio_sam4s4b.h | 286 + .../cmsis/sam4s/include/pio/pio_sam4s4c.h | 404 + .../cmsis/sam4s/include/pio/pio_sam4s8b.h | 286 + .../cmsis/sam4s/include/pio/pio_sam4s8c.h | 404 + .../cmsis/sam4s/include/pio/pio_sam4sa16b.h | 286 + .../cmsis/sam4s/include/pio/pio_sam4sa16c.h | 404 + .../cmsis/sam4s/include/pio/pio_sam4sd16b.h | 286 + .../cmsis/sam4s/include/pio/pio_sam4sd16c.h | 404 + .../cmsis/sam4s/include/pio/pio_sam4sd32b.h | 286 + .../cmsis/sam4s/include/pio/pio_sam4sd32c.h | 404 + .../ASF/sam/utils/cmsis/sam4s/include/sam4s.h | 74 + .../sam/utils/cmsis/sam4s/include/sam4s16b.h | 502 ++ .../sam/utils/cmsis/sam4s/include/sam4s16c.h | 525 ++ .../sam/utils/cmsis/sam4s/include/sam4s2a.h | 476 ++ .../sam/utils/cmsis/sam4s/include/sam4s2b.h | 502 ++ .../sam/utils/cmsis/sam4s/include/sam4s2c.h | 525 ++ .../sam/utils/cmsis/sam4s/include/sam4s4a.h | 476 ++ .../sam/utils/cmsis/sam4s/include/sam4s4b.h | 502 ++ .../sam/utils/cmsis/sam4s/include/sam4s4c.h | 525 ++ .../sam/utils/cmsis/sam4s/include/sam4s8b.h | 502 ++ .../sam/utils/cmsis/sam4s/include/sam4s8c.h | 525 ++ .../sam/utils/cmsis/sam4s/include/sam4sa16b.h | 506 ++ .../sam/utils/cmsis/sam4s/include/sam4sa16c.h | 529 ++ .../sam/utils/cmsis/sam4s/include/sam4sd16b.h | 519 ++ .../sam/utils/cmsis/sam4s/include/sam4sd16c.h | 542 ++ .../sam/utils/cmsis/sam4s/include/sam4sd32b.h | 519 ++ .../sam/utils/cmsis/sam4s/include/sam4sd32c.h | 542 ++ .../utils/cmsis/sam4s/include/system_sam4s.h | 78 + .../source/templates/gcc/startup_sam4s.c | 266 + .../sam4s/source/templates/system_sam4s.c | 238 + .../src/ASF/sam/utils/compiler.h | 1189 +++ .../src/ASF/sam/utils/header_files/io.h | 147 + .../linker_scripts/sam4s/sam4s4/gcc/flash.ld | 155 + .../src/ASF/sam/utils/make/Makefile.sam.in | 486 ++ .../src/ASF/sam/utils/preprocessor/mrepeat.h | 329 + .../ASF/sam/utils/preprocessor/preprocessor.h | 45 + .../src/ASF/sam/utils/preprocessor/stringz.h | 75 + .../src/ASF/sam/utils/preprocessor/tpaste.h | 95 + .../src/ASF/sam/utils/status_codes.h | 103 + .../src/ASF/sam/utils/syscalls/gcc/syscalls.c | 134 + .../ASF/thirdparty/CMSIS/ATMEL-disclaimer.txt | 20 + .../CMSIS_END_USER_LICENCE_AGREEMENT.pdf | Bin 0 -> 179946 bytes .../CMSIS/Include/arm_common_tables.h | 121 + .../CMSIS/Include/arm_const_structs.h | 66 + .../ASF/thirdparty/CMSIS/Include/arm_math.h | 7157 +++++++++++++++++ .../thirdparty/CMSIS/Include/cmsis_compiler.h | 266 + .../ASF/thirdparty/CMSIS/Include/cmsis_gcc.h | 2085 +++++ .../thirdparty/CMSIS/Include/cmsis_version.h | 39 + .../ASF/thirdparty/CMSIS/Include/core_cm4.h | 2129 +++++ .../ASF/thirdparty/CMSIS/Include/mpu_armv7.h | 270 + .../CMSIS/Lib/GCC/libarm_cortexM4l_math.a | Bin 0 -> 3240692 bytes .../src/ASF/thirdparty/CMSIS/Lib/license.txt | 28 + .../src/ASF/thirdparty/CMSIS/README.txt | 42 + .../sam4s_backup_mode1/src/asf.h | 99 + .../src/config/conf_board.h | 14 + .../src/config/conf_clock.h | 94 + .../sam4s_backup_mode1/src/main.c | 171 + 162 files changed, 55345 insertions(+) create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1.atsln create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/sam4s_backup_mode1.componentinfo.xml create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/sam4s_backup_mode1.cproj create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/boards/board.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/boards/user_board/init.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/boards/user_board/user_board.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/genclk.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/osc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/pll.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/genclk.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/osc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/pll.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/sysclk.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/sysclk.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sysclk.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/delay/delay.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/delay/sam/cycle_counter.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/delay/sam/cycle_counter.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/ioport/ioport.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/ioport/sam/ioport_pio.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/interrupt.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/interrupt/interrupt_sam_nvic.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/interrupt/interrupt_sam_nvic.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/parts.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/adc/adc.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/adc/adc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/adc/adc_sam3u.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/pmc.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/pmc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/sleep.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/sleep.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pwm/pwm.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pwm/pwm.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/rtt/rtt.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/rtt/rtt.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/supc/supc.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/supc/supc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/uart/uart.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/uart/uart.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_acc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_adc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_chipid.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_cmcc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_crccu.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_dacc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_efc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_gpbr.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_hsmci.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_matrix.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pdc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pio.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pmc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pwm.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rstc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rtc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rtt.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_smc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_spi.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_ssc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_supc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_tc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_twi.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_uart.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_udp.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_usart.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_wdt.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_acc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_adc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_chipid.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_cmcc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_crccu.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_dacc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_efc0.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_efc1.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_gpbr.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_hsmci.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_matrix.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pioa.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_piob.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pioc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pmc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pwm.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rstc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rtc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rtt.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_smc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_spi.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_ssc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_supc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_tc0.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_tc1.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_twi0.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_twi1.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_uart0.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_uart1.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_udp.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_usart0.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_usart1.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_wdt.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s16b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s16c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2a.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4a.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s8b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s8c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sa16b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sa16c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd16b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd16c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd32b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd32c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s16b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s16c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2a.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4a.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s8b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s8c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sa16b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sa16c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd16b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd16c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd32b.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd32c.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/system_sam4s.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/source/templates/gcc/startup_sam4s.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/source/templates/system_sam4s.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/compiler.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/header_files/io.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/linker_scripts/sam4s/sam4s4/gcc/flash.ld create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/make/Makefile.sam.in create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/mrepeat.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/preprocessor.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/stringz.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/tpaste.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/status_codes.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/syscalls/gcc/syscalls.c create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/ATMEL-disclaimer.txt create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/CMSIS_END_USER_LICENCE_AGREEMENT.pdf create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/arm_common_tables.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/arm_const_structs.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/arm_math.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/cmsis_compiler.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/cmsis_gcc.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/cmsis_version.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/core_cm4.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/mpu_armv7.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Lib/GCC/libarm_cortexM4l_math.a create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Lib/license.txt create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/README.txt create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/asf.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/config/conf_board.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/config/conf_clock.h create mode 100644 software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/main.c diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1.atsln b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1.atsln new file mode 100644 index 0000000..c42bd08 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1.atsln @@ -0,0 +1,22 @@ + +Microsoft Visual Studio Solution File, Format Version 12.00 +# Atmel Studio Solution File, Format Version 11.00 +VisualStudioVersion = 14.0.23107.0 +MinimumVisualStudioVersion = 10.0.40219.1 +Project("{54F91283-7BC4-4236-8FF9-10F437C3AD48}") = "sam4s_backup_mode1", "sam4s_backup_mode1\sam4s_backup_mode1.cproj", "{DCE6C7E3-EE26-4D79-826B-08594B9AD897}" +EndProject +Global + GlobalSection(SolutionConfigurationPlatforms) = preSolution + Debug|ARM = Debug|ARM + Release|ARM = Release|ARM + EndGlobalSection + GlobalSection(ProjectConfigurationPlatforms) = postSolution + {DCE6C7E3-EE26-4D79-826B-08594B9AD897}.Debug|ARM.ActiveCfg = Debug|ARM + {DCE6C7E3-EE26-4D79-826B-08594B9AD897}.Debug|ARM.Build.0 = Debug|ARM + {DCE6C7E3-EE26-4D79-826B-08594B9AD897}.Release|ARM.ActiveCfg = Release|ARM + {DCE6C7E3-EE26-4D79-826B-08594B9AD897}.Release|ARM.Build.0 = Release|ARM + EndGlobalSection + GlobalSection(SolutionProperties) = preSolution + HideSolutionNode = FALSE + EndGlobalSection +EndGlobal diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/sam4s_backup_mode1.componentinfo.xml b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/sam4s_backup_mode1.componentinfo.xml new file mode 100644 index 0000000..e275755 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/sam4s_backup_mode1.componentinfo.xml @@ -0,0 +1,4 @@ + + + + \ No newline at end of file diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/sam4s_backup_mode1.cproj b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/sam4s_backup_mode1.cproj new file mode 100644 index 0000000..24de020 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/sam4s_backup_mode1.cproj @@ -0,0 +1,1027 @@ + + + + 2.0 + 7.0 + com.Atmel.ARMGCC.C + dce6c7e3-ee26-4d79-826b-08594b9ad897 + ATSAM4S4A + sam4s + Executable + C + $(MSBuildProjectName) + .elf + $(MSBuildProjectDirectory)\$(Configuration) + sam4s_backup_mode1 + sam4s_backup_mode1 + sam4s_backup_mode1 + Native + true + false + true + true + 0x20000000 + + true + exception_table + 2 + 0 + 0 + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + com.atmel.avrdbg.tool.samice + 801030912 + 0x288B09E0 + + + + + + + + com.atmel.avrdbg.tool.jtagice3plus + J30200033469 + JTAGICE3 + + SWD + + + + + + + + custom + + + Custom Programming Tool + + False + + + + 4000000 + true + false + 0 + 0 + 0 + 0 + 0 + + + 4000000 + + SWD + C:\Users\Austin\Documents\GitHub\ECE441_TECH_DEMO\ECE441_TECH_DEMO\jlink.config + + com.atmel.avrdbg.tool.samice + 801030912 + J-Link + + 4000000 + + + + + True + True + True + True + True + + + NDEBUG + scanf=iscanf + BOARD=USER_BOARD + ARM_MATH_CM4=true + printf=iprintf + + + + + ../src/ASF/common/boards + ../src/ASF/sam/utils + ../src/ASF/sam/utils/header_files + ../src/ASF/sam/utils/preprocessor + ../src/ASF/thirdparty/CMSIS/Include + ../src/ASF/thirdparty/CMSIS/Lib/GCC + ../src/ASF/common/utils + ../src/ASF/sam/utils/cmsis/sam4s/include + ../src/ASF/common/boards/user_board + ../src + ../src/config + ../src/ASF/sam/drivers/pmc + ../src/ASF/common/services/clock + ../src/ASF/common/services/delay + ../src/ASF/common/services/ioport + ../src/ASF/sam/drivers/uart + ../src/ASF/sam/drivers/adc + ../src/ASF/sam/drivers/pwm + ../src/ASF/sam/drivers/supc + ../src/ASF/sam/drivers/rtt + + + Optimize for size (-Os) + -fdata-sections + True + True + -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 + + + libarm_cortexM4l_math + libm + + + + + ../src/ASF/thirdparty/CMSIS/Lib/GCC + + + True + -Wl,--entry=Reset_Handler -Wl,--cref -mthumb -T../src/ASF/sam/utils/linker_scripts/sam4s/sam4s4/gcc/flash.ld + + + ../src/ASF/common/boards + ../src/ASF/sam/utils + ../src/ASF/sam/utils/header_files + ../src/ASF/sam/utils/preprocessor + ../src/ASF/thirdparty/CMSIS/Include + ../src/ASF/thirdparty/CMSIS/Lib/GCC + ../src/ASF/common/utils + ../src/ASF/sam/utils/cmsis/sam4s/include + ../src/ASF/common/boards/user_board + ../src + ../src/config + ../src/ASF/sam/drivers/pmc + ../src/ASF/common/services/clock + ../src/ASF/common/services/delay + ../src/ASF/common/services/ioport + ../src/ASF/sam/drivers/uart + ../src/ASF/sam/drivers/adc + ../src/ASF/sam/drivers/pwm + ../src/ASF/sam/drivers/supc + ../src/ASF/sam/drivers/rtt + + + -DARM_MATH_CM4=true -DBOARD=USER_BOARD -Dprintf=iprintf -Dscanf=iscanf + + + ../src/ASF/common/boards + ../src/ASF/sam/utils + ../src/ASF/sam/utils/header_files + ../src/ASF/sam/utils/preprocessor + ../src/ASF/thirdparty/CMSIS/Include + ../src/ASF/thirdparty/CMSIS/Lib/GCC + ../src/ASF/common/utils + ../src/ASF/sam/utils/cmsis/sam4s/include + ../src/ASF/common/boards/user_board + ../src + ../src/config + ../src/ASF/sam/drivers/pmc + ../src/ASF/common/services/clock + ../src/ASF/common/services/delay + ../src/ASF/common/services/ioport + ../src/ASF/sam/drivers/uart + ../src/ASF/sam/drivers/adc + ../src/ASF/sam/drivers/pwm + ../src/ASF/sam/drivers/supc + ../src/ASF/sam/drivers/rtt + + + + + + + + + True + True + True + True + True + + + DEBUG + scanf=iscanf + BOARD=USER_BOARD + ARM_MATH_CM4=true + printf=iprintf + + + + + ../src/ASF/common/boards + ../src/ASF/sam/utils + ../src/ASF/sam/utils/header_files + ../src/ASF/sam/utils/preprocessor + ../src/ASF/thirdparty/CMSIS/Include + ../src/ASF/thirdparty/CMSIS/Lib/GCC + ../src/ASF/common/utils + ../src/ASF/sam/utils/cmsis/sam4s/include + ../src/ASF/common/boards/user_board + ../src + ../src/config + ../src/ASF/sam/drivers/pmc + ../src/ASF/common/services/clock + ../src/ASF/common/services/delay + ../src/ASF/common/services/ioport + ../src/ASF/sam/drivers/uart + ../src/ASF/sam/drivers/adc + ../src/ASF/sam/drivers/pwm + ../src/ASF/sam/drivers/supc + ../src/ASF/sam/drivers/rtt + + + Optimize (-O1) + -fdata-sections + True + Maximum (-g3) + True + -pipe -fno-strict-aliasing -Wall -Wstrict-prototypes -Wmissing-prototypes -Werror-implicit-function-declaration -Wpointer-arith -std=gnu99 -ffunction-sections -fdata-sections -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int -Wmain -Wparentheses -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef -Wshadow -Wbad-function-cast -Wwrite-strings -Wsign-compare -Waggregate-return -Wmissing-declarations -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations -Wpacked -Wredundant-decls -Wnested-externs -Wlong-long -Wunreachable-code -Wcast-align --param max-inline-insns-single=500 + + + libarm_cortexM4l_math + libm + + + + + ../src/ASF/thirdparty/CMSIS/Lib/GCC + + + True + -Wl,--entry=Reset_Handler -Wl,--cref -mthumb -T../src/ASF/sam/utils/linker_scripts/sam4s/sam4s4/gcc/flash.ld + + + ../src/ASF/common/boards + ../src/ASF/sam/utils + ../src/ASF/sam/utils/header_files + ../src/ASF/sam/utils/preprocessor + ../src/ASF/thirdparty/CMSIS/Include + ../src/ASF/thirdparty/CMSIS/Lib/GCC + ../src/ASF/common/utils + ../src/ASF/sam/utils/cmsis/sam4s/include + ../src/ASF/common/boards/user_board + ../src + ../src/config + ../src/ASF/sam/drivers/pmc + ../src/ASF/common/services/clock + ../src/ASF/common/services/delay + ../src/ASF/common/services/ioport + ../src/ASF/sam/drivers/uart + ../src/ASF/sam/drivers/adc + ../src/ASF/sam/drivers/pwm + ../src/ASF/sam/drivers/supc + ../src/ASF/sam/drivers/rtt + + + Default (-g) + -DARM_MATH_CM4=true -DBOARD=USER_BOARD -Dprintf=iprintf -Dscanf=iscanf + + + ../src/ASF/common/boards + ../src/ASF/sam/utils + ../src/ASF/sam/utils/header_files + ../src/ASF/sam/utils/preprocessor + ../src/ASF/thirdparty/CMSIS/Include + ../src/ASF/thirdparty/CMSIS/Lib/GCC + ../src/ASF/common/utils + ../src/ASF/sam/utils/cmsis/sam4s/include + ../src/ASF/common/boards/user_board + ../src + ../src/config + ../src/ASF/sam/drivers/pmc + ../src/ASF/common/services/clock + ../src/ASF/common/services/delay + ../src/ASF/common/services/ioport + ../src/ASF/sam/drivers/uart + ../src/ASF/sam/drivers/adc + ../src/ASF/sam/drivers/pwm + ../src/ASF/sam/drivers/supc + ../src/ASF/sam/drivers/rtt + + + Default (-Wa,-g) + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + compile + + + + \ No newline at end of file diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/boards/board.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/boards/board.h new file mode 100644 index 0000000..f6b0c32 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/boards/board.h @@ -0,0 +1,453 @@ +/** + * \file + * + * \brief Standard board header file. + * + * This file includes the appropriate board header file according to the + * defined board (parameter BOARD). + * + * Copyright (c) 2009-2020 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _BOARD_H_ +#define _BOARD_H_ + +/** + * \defgroup group_common_boards Generic board support + * + * The generic board support module includes board-specific definitions + * and function prototypes, such as the board initialization function. + * + * \{ + */ + +#include "compiler.h" + +#ifdef __cplusplus +extern "C" { +#endif + + +/*! \name Base Boards + */ +//! @{ +#define EVK1100 1 //!< AT32UC3A EVK1100 board. +#define EVK1101 2 //!< AT32UC3B EVK1101 board. +#define UC3C_EK 3 //!< AT32UC3C UC3C-EK board. +#define EVK1104 4 //!< AT32UC3A3 EVK1104 board. +#define EVK1105 5 //!< AT32UC3A EVK1105 board. +#define STK600_RCUC3L0 6 //!< STK600 RCUC3L0 board. +#define UC3L_EK 7 //!< AT32UC3L-EK board. +#define XPLAIN 8 //!< ATxmega128A1 Xplain board. +#define STK600_RC064X 10 //!< ATxmega256A3 STK600 board. +#define STK600_RC100X 11 //!< ATxmega128A1 STK600 board. +#define UC3_A3_XPLAINED 13 //!< ATUC3A3 UC3-A3 Xplained board. +#define UC3_L0_XPLAINED 15 //!< ATUC3L0 UC3-L0 Xplained board. +#define STK600_RCUC3D 16 //!< STK600 RCUC3D board. +#define STK600_RCUC3C0 17 //!< STK600 RCUC3C board. +#define XMEGA_B1_XPLAINED 18 //!< ATxmega128B1 Xplained board. +#define XMEGA_A1_XPLAINED 19 //!< ATxmega128A1 Xplain-A1 board. +#define XMEGA_A1U_XPLAINED_PRO 20 //!< ATxmega128A1U XMEGA-A1U Xplained Pro board. +#define STK600_RCUC3L4 21 //!< ATUCL4 STK600 board. +#define UC3_L0_XPLAINED_BC 22 //!< ATUC3L0 UC3-L0 Xplained board controller board. +#define MEGA1284P_XPLAINED_BC 23 //!< ATmega1284P-Xplained board controller board. +#define STK600_RC044X 24 //!< STK600 with RC044X routing card board. +#define STK600_RCUC3B0 25 //!< STK600 RCUC3B0 board. +#define UC3_L0_QT600 26 //!< QT600 UC3L0 MCU board. +#define XMEGA_A3BU_XPLAINED 27 //!< ATxmega256A3BU Xplained board. +#define STK600_RC064X_LCDX 28 //!< XMEGAB3 STK600 RC064X LCDX board. +#define STK600_RC100X_LCDX 29 //!< XMEGAB1 STK600 RC100X LCDX board. +#define UC3B_BOARD_CONTROLLER 30 //!< AT32UC3B1 board controller for Atmel boards. +#define RZ600 31 //!< AT32UC3A RZ600 MCU board. +#define SAM3S_EK 32 //!< SAM3S-EK board. +#define SAM3U_EK 33 //!< SAM3U-EK board. +#define SAM3X_EK 34 //!< SAM3X-EK board. +#define SAM3N_EK 35 //!< SAM3N-EK board. +#define SAM3S_EK2 36 //!< SAM3S-EK2 board. +#define SAM4S_EK 37 //!< SAM4S-EK board. +#define STK600_RCUC3A0 38 //!< STK600 RCUC3A0 board. +#define STK600_MEGA 39 //!< STK600 MEGA board. +#define MEGA_1284P_XPLAINED 40 //!< ATmega1284P Xplained board. +#define SAM4S_XPLAINED 41 //!< SAM4S Xplained board. +#define ATXMEGA128A1_QT600 42 //!< QT600 ATXMEGA128A1 MCU board. +#define ARDUINO_DUE_X 43 //!< Arduino Due/X board. +#define STK600_RCUC3L3 44 //!< ATUCL3 STK600 board. +#define SAM4L_EK 45 //!< SAM4L-EK board. +#define STK600_MEGA_RF 46 //!< STK600 MEGA RF EVK board. +#define XMEGA_C3_XPLAINED 47 //!< ATxmega384C3 Xplained board. +#define STK600_RC032X 48 //!< STK600 with RC032X routing card board. +#define SAM4S_EK2 49 //!< SAM4S-EK2 board. +#define XMEGA_E5_XPLAINED 50 //!< ATxmega32E5 Xplained board. +#define SAM4E_EK 51 //!< SAM4E-EK board. +#define ATMEGA256RFR2_XPLAINED_PRO 52 //!< ATmega256RFR2 Xplained Pro board. +#define SAM4S_XPLAINED_PRO 53 //!< SAM4S Xplained Pro board. +#define SAM4L_XPLAINED_PRO 54 //!< SAM4L Xplained Pro board. +#define ATMEGA256RFR2_ZIGBIT 55 //!< ATmega256RFR2 zigbit. +#define XMEGA_RF233_ZIGBIT 56 //!< ATxmega256A3U with AT86RF233 Zigbit. +#define XMEGA_RF212B_ZIGBIT 57 //!< ATxmega256A3U with AT86RF212B Zigbit. +#define SAM4S_WPIR_RD 58 //!< SAM4S-WPIR-RD board. +#define SAMD20_XPLAINED_PRO 59 //!< SAM D20 Xplained Pro board. +#define SAM4L8_XPLAINED_PRO 60 //!< SAM4L8 Xplained Pro board. +#define SAM4N_XPLAINED_PRO 61 //!< SAM4N Xplained Pro board. +#define XMEGA_A3_REB_CBB 62 //!< XMEGA REB Controller Base board. +#define ATMEGARFX_RCB 63 //!< RFR2 & RFA1 RCB. +#define SAM4C_EK 64 //!< SAM4C-EK board. +#define RCB256RFR2_XPRO 65 //!< RFR2 RCB Xplained Pro board. +#define SAMG53_XPLAINED_PRO 66 //!< SAMG53 Xplained Pro board. +#define SAM4CP16BMB 67 //!< SAM4CP16BMB board. +#define SAM4E_XPLAINED_PRO 68 //!< SAM4E Xplained Pro board. +#define SAMD21_XPLAINED_PRO 69 //!< SAM D21 Xplained Pro board. +#define SAMR21_XPLAINED_PRO 70 //!< SAM R21 Xplained Pro board. +#define SAM4CMP_DB 71 //!< SAM4CMP demo board. +#define SAM4CMS_DB 72 //!< SAM4CMS demo board. +#define ATPL230AMB 73 //!< ATPL230AMB board. +#define SAMD11_XPLAINED_PRO 74 //!< SAM D11 Xplained Pro board. +#define SAMG55_XPLAINED_PRO 75 //!< SAMG55 Xplained Pro board. +#define SAML21_XPLAINED_PRO 76 //!< SAM L21 Xplained Pro board. +#define SAMD10_XPLAINED_MINI 77 //!< SAM D10 Xplained Mini board. +#define SAMDA1_XPLAINED_PRO 78 //!< SAM DA1 Xplained Pro board. +#define SAMW25_XPLAINED_PRO 79 //!< SAMW25 Xplained Pro board. +#define SAMC21_XPLAINED_PRO 80 //!< SAM C21 Xplained Pro board. +#define SAMV71_XPLAINED_ULTRA 81 //!< SAMV71 Xplained Ultra board. +#define ATMEGA328P_XPLAINED_MINI 82 //!< ATMEGA328P Xplained MINI board. +#define ATMEGA328PB_XPLAINED_MINI 83 //!< ATMEGA328PB Xplained MINI board. +#define SAMB11_XPLAINED_PRO 84 //!< SAM B11 Xplained Pro board. +#define SAME70_XPLAINED 85 //!< SAME70 Xplained board. +#define SAML22_XPLAINED_PRO 86 //!< SAM L22 Xplained Pro board. +#define SAML22_XPLAINED_PRO_B 87 //!< SAM L22 Xplained Pro board. +#define SAMR21ZLL_EK 88 //!< SAMR21ZLL-EK board. +#define ATMEGA168PB_XPLAINED_MINI 89 //!< ATMEGA168PB Xplained MINI board. +#define ATMEGA324PB_XPLAINED_PRO 90 //!< ATMEGA324PB Xplained Pro board. +#define SAMB11ZR_XPLAINED_PRO 92 //!< SAM B11 ZR Xplained Pro board. +#define SAMR30_XPLAINED_PRO 93 //!< SAM R30 Xplained Pro board. +#define SAMHA1G16A_XPLAINED_PRO 94 //!< SAM HA1G16A Xplained Pro board. +#define SAMR34_XPLAINED_PRO 95 //!< SAM R34 Xplained Pro board. +#define SIMULATOR_XMEGA_A1 97 //!< Simulator for XMEGA A1 devices. +#define AVR_SIMULATOR_UC3 98 //!< Simulator for the AVR UC3 device family. +#define USER_BOARD 99 //!< User-reserved board (if any). +#define DUMMY_BOARD 100 //!< Dummy board to support board-independent applications (e.g. bootloader). +#define SAMB11ZR_SENSOR_TAG 101 //!< SAMB11ZR sensor tag board +#define SAMR30_MODULE_XPLAINED_PRO 102 //!< SAM R30 Module Xplained Pro board. +#define SAMR21G18_MODULE 103 //!< SAMR21G18-MR210UA Module. +#define SAMR21B18_MODULE 104 //!< SAMR21B18-MZ210PA Module. +#define WLR089_XPLAINED_PRO 105 //!< WLR089_XPLAINED_PRO board. +//! @} + +/*! \name Extension Boards + */ +//! @{ +#define EXT1102 1 //!< AT32UC3B EXT1102 board +#define MC300 2 //!< AT32UC3 MC300 board +#define SENSORS_XPLAINED_INERTIAL_1 3 //!< Xplained inertial sensor board 1 +#define SENSORS_XPLAINED_INERTIAL_2 4 //!< Xplained inertial sensor board 2 +#define SENSORS_XPLAINED_PRESSURE_1 5 //!< Xplained pressure sensor board +#define SENSORS_XPLAINED_LIGHTPROX_1 6 //!< Xplained light & proximity sensor board +#define SENSORS_XPLAINED_INERTIAL_A1 7 //!< Xplained inertial sensor board "A" +#define RZ600_AT86RF231 8 //!< AT86RF231 RF board in RZ600 +#define RZ600_AT86RF230B 9 //!< AT86RF230B RF board in RZ600 +#define RZ600_AT86RF212 10 //!< AT86RF212 RF board in RZ600 +#define SENSORS_XPLAINED_BREADBOARD 11 //!< Xplained sensor development breadboard +#define SECURITY_XPLAINED 12 //!< Xplained ATSHA204 board +#define USER_EXT_BOARD 99 //!< User-reserved extension board (if any). +//! @} + +#if BOARD == EVK1100 +# include "evk1100/evk1100.h" +#elif BOARD == EVK1101 +# include "evk1101/evk1101.h" +#elif BOARD == UC3C_EK +# include "uc3c_ek/uc3c_ek.h" +#elif BOARD == EVK1104 +# include "evk1104/evk1104.h" +#elif BOARD == EVK1105 +# include "evk1105/evk1105.h" +#elif BOARD == STK600_RCUC3L0 +# include "stk600/rcuc3l0/stk600_rcuc3l0.h" +#elif BOARD == UC3L_EK +# include "uc3l_ek/uc3l_ek.h" +#elif BOARD == STK600_RCUC3L4 +# include "stk600/rcuc3l4/stk600_rcuc3l4.h" +#elif BOARD == XPLAIN +# include "xplain/xplain.h" +#elif BOARD == STK600_MEGA + /*No header-file to include*/ +#elif BOARD == STK600_MEGA_RF +# include "stk600.h" +#elif BOARD == ATMEGA256RFR2_XPLAINED_PRO +# include "atmega256rfr2_xplained_pro/atmega256rfr2_xplained_pro.h" +#elif BOARD == ATMEGA256RFR2_ZIGBIT +# include "atmega256rfr2_zigbit/atmega256rfr2_zigbit.h" +#elif BOARD == STK600_RC032X +# include "stk600/rc032x/stk600_rc032x.h" +#elif BOARD == STK600_RC044X +# include "stk600/rc044x/stk600_rc044x.h" +#elif BOARD == STK600_RC064X +# include "stk600/rc064x/stk600_rc064x.h" +#elif BOARD == STK600_RC100X +# include "stk600/rc100x/stk600_rc100x.h" +#elif BOARD == UC3_A3_XPLAINED +# include "uc3_a3_xplained/uc3_a3_xplained.h" +#elif BOARD == UC3_L0_XPLAINED +# include "uc3_l0_xplained/uc3_l0_xplained.h" +#elif BOARD == STK600_RCUC3B0 +# include "stk600/rcuc3b0/stk600_rcuc3b0.h" +#elif BOARD == STK600_RCUC3D +# include "stk600/rcuc3d/stk600_rcuc3d.h" +#elif BOARD == STK600_RCUC3C0 +# include "stk600/rcuc3c0/stk600_rcuc3c0.h" +#elif BOARD == SAMG53_XPLAINED_PRO +# include "samg53_xplained_pro/samg53_xplained_pro.h" +#elif BOARD == SAMG55_XPLAINED_PRO +# include "samg55_xplained_pro/samg55_xplained_pro.h" +#elif BOARD == XMEGA_B1_XPLAINED +# include "xmega_b1_xplained/xmega_b1_xplained.h" +#elif BOARD == STK600_RC064X_LCDX +# include "stk600/rc064x_lcdx/stk600_rc064x_lcdx.h" +#elif BOARD == STK600_RC100X_LCDX +# include "stk600/rc100x_lcdx/stk600_rc100x_lcdx.h" +#elif BOARD == XMEGA_A1_XPLAINED +# include "xmega_a1_xplained/xmega_a1_xplained.h" +#elif BOARD == XMEGA_A1U_XPLAINED_PRO +# include "xmega_a1u_xplained_pro/xmega_a1u_xplained_pro.h" +#elif BOARD == UC3_L0_XPLAINED_BC +# include "uc3_l0_xplained_bc/uc3_l0_xplained_bc.h" +#elif BOARD == SAM3S_EK +# include "sam3s_ek/sam3s_ek.h" +# include "system_sam3s.h" +#elif BOARD == SAM3S_EK2 +# include "sam3s_ek2/sam3s_ek2.h" +# include "system_sam3sd8.h" +#elif BOARD == SAM3U_EK +# include "sam3u_ek/sam3u_ek.h" +# include "system_sam3u.h" +#elif BOARD == SAM3X_EK +# include "sam3x_ek/sam3x_ek.h" +# include "system_sam3x.h" +#elif BOARD == SAM3N_EK +# include "sam3n_ek/sam3n_ek.h" +# include "system_sam3n.h" +#elif BOARD == SAM4S_EK +# include "sam4s_ek/sam4s_ek.h" +# include "system_sam4s.h" +#elif BOARD == SAM4S_WPIR_RD +# include "sam4s_wpir_rd/sam4s_wpir_rd.h" +# include "system_sam4s.h" +#elif BOARD == SAM4S_XPLAINED +# include "sam4s_xplained/sam4s_xplained.h" +# include "system_sam4s.h" +#elif BOARD == SAM4S_EK2 +# include "sam4s_ek2/sam4s_ek2.h" +# include "system_sam4s.h" +#elif BOARD == MEGA_1284P_XPLAINED + /*No header-file to include*/ +#elif BOARD == ARDUINO_DUE_X +# include "arduino_due_x/arduino_due_x.h" +# include "system_sam3x.h" +#elif BOARD == SAM4L_EK +# include "sam4l_ek/sam4l_ek.h" +#elif BOARD == SAM4E_EK +# include "sam4e_ek/sam4e_ek.h" +#elif BOARD == SAMD20_XPLAINED_PRO +# include "samd20_xplained_pro/samd20_xplained_pro.h" +#elif BOARD == SAMD21_XPLAINED_PRO +# include "samd21_xplained_pro/samd21_xplained_pro.h" +#elif BOARD == SAMR21_XPLAINED_PRO +# include "samr21_xplained_pro/samr21_xplained_pro.h" +#elif BOARD == SAMR30_XPLAINED_PRO && defined(__SAMR30G18A__) +# include "samr30_xplained_pro/samr30_xplained_pro.h" +#elif BOARD == SAMR30_MODULE_XPLAINED_PRO && defined(__SAMR30E18A__) +# include "samr30_module_xplained_pro/samr30_module_xplained_pro.h" +#elif BOARD == SAMR21ZLL_EK +# include "samr21zll_ek/samr21zll_ek.h" +#elif BOARD == SAMD11_XPLAINED_PRO +# include "samd11_xplained_pro/samd11_xplained_pro.h" +#elif BOARD == SAML21_XPLAINED_PRO && defined(__SAML21J18A__) +# include "saml21_xplained_pro/saml21_xplained_pro.h" +#elif BOARD == SAML22_XPLAINED_PRO +# include "saml22_xplained_pro/saml22_xplained_pro.h" +#elif BOARD == SAML22_XPLAINED_PRO_B +# include "saml22_xplained_pro_b/saml22_xplained_pro_b.h" +#elif BOARD == SAML21_XPLAINED_PRO && defined(__SAML21J18B__) +# include "saml21_xplained_pro_b/saml21_xplained_pro.h" +#elif BOARD == SAMD10_XPLAINED_MINI +# include "samd10_xplained_mini/samd10_xplained_mini.h" +#elif BOARD == SAMDA1_XPLAINED_PRO +# include "samda1_xplained_pro/samda1_xplained_pro.h" +#elif BOARD == SAMHA1G16A_XPLAINED_PRO +# include "samha1g16a_xplained_pro/samha1g16a_xplained_pro.h" +#elif BOARD == SAMC21_XPLAINED_PRO +# include "samc21_xplained_pro/samc21_xplained_pro.h" +#elif BOARD == SAM4N_XPLAINED_PRO +# include "sam4n_xplained_pro/sam4n_xplained_pro.h" +#elif BOARD == SAMW25_XPLAINED_PRO +# include "samw25_xplained_pro/samw25_xplained_pro.h" +#elif BOARD == SAMV71_XPLAINED_ULTRA +# include "samv71_xplained_ultra/samv71_xplained_ultra.h" +#elif BOARD == MEGA1284P_XPLAINED_BC +# include "mega1284p_xplained_bc/mega1284p_xplained_bc.h" +#elif BOARD == UC3_L0_QT600 +# include "uc3_l0_qt600/uc3_l0_qt600.h" +#elif BOARD == XMEGA_A3BU_XPLAINED +# include "xmega_a3bu_xplained/xmega_a3bu_xplained.h" +#elif BOARD == XMEGA_E5_XPLAINED +# include "xmega_e5_xplained/xmega_e5_xplained.h" +#elif BOARD == UC3B_BOARD_CONTROLLER +# include "uc3b_board_controller/uc3b_board_controller.h" +#elif BOARD == RZ600 +# include "rz600/rz600.h" +#elif BOARD == STK600_RCUC3A0 +# include "stk600/rcuc3a0/stk600_rcuc3a0.h" +#elif BOARD == ATXMEGA128A1_QT600 +# include "atxmega128a1_qt600/atxmega128a1_qt600.h" +#elif BOARD == STK600_RCUC3L3 +# include "stk600/rcuc3l3/stk600_rcuc3l3.h" +#elif BOARD == SAM4S_XPLAINED_PRO +# include "sam4s_xplained_pro/sam4s_xplained_pro.h" +#elif BOARD == SAM4L_XPLAINED_PRO +# include "sam4l_xplained_pro/sam4l_xplained_pro.h" +#elif BOARD == SAM4L8_XPLAINED_PRO +# include "sam4l8_xplained_pro/sam4l8_xplained_pro.h" +#elif BOARD == SAM4C_EK +# include "sam4c_ek/sam4c_ek.h" +#elif BOARD == SAM4CMP_DB +# include "sam4cmp_db/sam4cmp_db.h" +#elif BOARD == SAM4CMS_DB +# include "sam4cms_db/sam4cms_db.h" +#elif BOARD == SAM4CP16BMB +# include "sam4cp16bmb/sam4cp16bmb.h" +#elif BOARD == ATPL230AMB +# include "atpl230amb/atpl230amb.h" +#elif BOARD == XMEGA_C3_XPLAINED +# include "xmega_c3_xplained/xmega_c3_xplained.h" +#elif BOARD == XMEGA_RF233_ZIGBIT +# include "xmega_rf233_zigbit/xmega_rf233_zigbit.h" +#elif BOARD == XMEGA_A3_REB_CBB +# include "xmega_a3_reb_cbb/xmega_a3_reb_cbb.h" +#elif BOARD == ATMEGARFX_RCB +# include "atmegarfx_rcb/atmegarfx_rcb.h" +#elif BOARD == RCB256RFR2_XPRO +# include "atmega256rfr2_rcb_xpro/atmega256rfr2_rcb_xpro.h" +#elif BOARD == XMEGA_RF212B_ZIGBIT +# include "xmega_rf212b_zigbit/xmega_rf212b_zigbit.h" +#elif BOARD == SAM4E_XPLAINED_PRO +# include "sam4e_xplained_pro/sam4e_xplained_pro.h" +#elif BOARD == ATMEGA328P_XPLAINED_MINI +# include "atmega328p_xplained_mini/atmega328p_xplained_mini.h" +#elif BOARD == ATMEGA328PB_XPLAINED_MINI +# include "atmega328pb_xplained_mini/atmega328pb_xplained_mini.h" +#elif BOARD == SAMB11_XPLAINED_PRO +# include "samb11_xplained_pro/samb11_xplained_pro.h" +#elif BOARD == SAME70_XPLAINED +# include "same70_xplained/same70_xplained.h" +#elif BOARD == ATMEGA168PB_XPLAINED_MINI +# include "atmega168pb_xplained_mini/atmega168pb_xplained_mini.h" +#elif BOARD == ATMEGA324PB_XPLAINED_PRO +# include "atmega324pb_xplained_pro/atmega324pb_xplained_pro.h" +#elif BOARD == SAMB11ZR_XPLAINED_PRO +# include "samb11zr_xplained_pro/samb11zr_xplained_pro.h" +#elif BOARD == SIMULATOR_XMEGA_A1 +# include "simulator/xmega_a1/simulator_xmega_a1.h" +#elif BOARD == AVR_SIMULATOR_UC3 +# include "avr_simulator_uc3/avr_simulator_uc3.h" +#elif BOARD == SAMR21G18_MODULE +# include "samr21g18_module/samr21g18_module.h" +#elif BOARD == SAMR21B18_MODULE +# include "samr21b18_module/samr21b18_module.h" +#elif BOARD == SAMR34_XPLAINED_PRO && defined(__SAMR34J18B__) +# include "samr34_xplained_pro/samr34_xplained_pro.h" +#elif BOARD == WLR089_XPLAINED_PRO && defined(__WLR089U0__) +# include "wlr089_xplained_pro/wlr089_xplained_pro.h" +#elif BOARD == USER_BOARD +// User-reserved area: #include the header file of your board here (if any). +# include "user_board.h" +#elif BOARD == DUMMY_BOARD +# include "dummy/dummy_board.h" +#elif BOARD == SAMB11ZR_SENSOR_TAG +# include "samb11zr_sensor_tag/samb11zr_sensor_tag.h" +#else +# error No known Atmel board defined +#endif + +#if (defined EXT_BOARD) +# if EXT_BOARD == MC300 +# include "mc300/mc300.h" +# elif (EXT_BOARD == SENSORS_XPLAINED_INERTIAL_1) || \ + (EXT_BOARD == SENSORS_XPLAINED_INERTIAL_2) || \ + (EXT_BOARD == SENSORS_XPLAINED_INERTIAL_A1) || \ + (EXT_BOARD == SENSORS_XPLAINED_PRESSURE_1) || \ + (EXT_BOARD == SENSORS_XPLAINED_LIGHTPROX_1) || \ + (EXT_BOARD == SENSORS_XPLAINED_BREADBOARD) +# include "sensors_xplained/sensors_xplained.h" +# elif EXT_BOARD == RZ600_AT86RF231 +# include "at86rf231/at86rf231.h" +# elif EXT_BOARD == RZ600_AT86RF230B +# include "at86rf230b/at86rf230b.h" +# elif EXT_BOARD == RZ600_AT86RF212 +# include "at86rf212/at86rf212.h" +# elif EXT_BOARD == SECURITY_XPLAINED +# include "security_xplained.h" +# elif EXT_BOARD == USER_EXT_BOARD + // User-reserved area: #include the header file of your extension board here + // (if any). +# endif +#endif + + +#if (defined(__GNUC__) && defined(__AVR32__)) || (defined(__ICCAVR32__) || defined(__AAVR32__)) +#ifdef __AVR32_ABI_COMPILER__ // Automatically defined when compiling for AVR32, not when assembling. + +/*! \brief This function initializes the board target resources + * + * This function should be called to ensure proper initialization of the target + * board hardware connected to the part. + */ +extern void board_init(void); + +#endif // #ifdef __AVR32_ABI_COMPILER__ +#else +/*! \brief This function initializes the board target resources + * + * This function should be called to ensure proper initialization of the target + * board hardware connected to the part. + */ +extern void board_init(void); +#endif + + +#ifdef __cplusplus +} +#endif + +/** + * \} + */ + +#endif // _BOARD_H_ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/boards/user_board/init.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/boards/user_board/init.c new file mode 100644 index 0000000..aff43de --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/boards/user_board/init.c @@ -0,0 +1,21 @@ +/** + * \file + * + * \brief User board initialization template + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include +#include +#include + +void board_init(void) +{ + /* This function is meant to contain board-specific initialization code + * for, e.g., the I/O pins. The initialization can rely on application- + * specific board configuration, found in conf_board.h. + */ +} diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/boards/user_board/user_board.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/boards/user_board/user_board.h new file mode 100644 index 0000000..95de94c --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/boards/user_board/user_board.h @@ -0,0 +1,40 @@ +/** + * \file + * + * \brief User board definition template + * + */ + + /* This file is intended to contain definitions and configuration details for + * features and devices that are available on the board, e.g., frequency and + * startup time for an external crystal, external memory devices, LED and USART + * pins. + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef USER_BOARD_H +#define USER_BOARD_H + +#include + +// External oscillator settings. +// Uncomment and set correct values if external oscillator is used. + +// External oscillator frequency +//#define BOARD_XOSC_HZ 8000000 + +// External oscillator type. +//!< External clock signal +//#define BOARD_XOSC_TYPE XOSC_TYPE_EXTERNAL +//!< 32.768 kHz resonator on TOSC +//#define BOARD_XOSC_TYPE XOSC_TYPE_32KHZ +//!< 0.4 to 16 MHz resonator on XTALS +//#define BOARD_XOSC_TYPE XOSC_TYPE_XTAL + +// External oscillator startup time +//#define BOARD_XOSC_STARTUP_US 500000 + + +#endif // USER_BOARD_H diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/genclk.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/genclk.h new file mode 100644 index 0000000..882a577 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/genclk.h @@ -0,0 +1,189 @@ +/** + * \file + * + * \brief Generic clock management + * + * Copyright (c) 2010-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef CLK_GENCLK_H_INCLUDED +#define CLK_GENCLK_H_INCLUDED + +#include "parts.h" + +#if SAM3S +# include "sam3s/genclk.h" +#elif SAM3U +# include "sam3u/genclk.h" +#elif SAM3N +# include "sam3n/genclk.h" +#elif SAM3XA +# include "sam3x/genclk.h" +#elif SAM4S +# include "sam4s/genclk.h" +#elif SAM4L +# include "sam4l/genclk.h" +#elif SAM4E +# include "sam4e/genclk.h" +#elif SAM4N +# include "sam4n/genclk.h" +#elif SAM4C +# include "sam4c/genclk.h" +#elif SAM4CM +# include "sam4cm/genclk.h" +#elif SAM4CP +# include "sam4cp/genclk.h" +#elif SAMG +# include "samg/genclk.h" +#elif SAMV71 +# include "samv71/genclk.h" +#elif SAMV70 +# include "samv70/genclk.h" +#elif SAME70 +# include "same70/genclk.h" +#elif SAMS70 +# include "sams70/genclk.h" +#elif (UC3A0 || UC3A1) +# include "uc3a0_a1/genclk.h" +#elif UC3A3 +# include "uc3a3_a4/genclk.h" +#elif UC3B +# include "uc3b0_b1/genclk.h" +#elif UC3C +# include "uc3c/genclk.h" +#elif UC3D +# include "uc3d/genclk.h" +#elif UC3L +# include "uc3l/genclk.h" +#else +# error Unsupported chip type +#endif + +/** + * \ingroup clk_group + * \defgroup genclk_group Generic Clock Management + * + * Generic clocks are configurable clocks which run outside the system + * clock domain. They are often connected to peripherals which have an + * asynchronous component running independently of the bus clock, e.g. + * USB controllers, low-power timers and RTCs, etc. + * + * Note that not all platforms have support for generic clocks; on such + * platforms, this API will not be available. + * + * @{ + */ + +/** + * \def GENCLK_DIV_MAX + * \brief Maximum divider supported by the generic clock implementation + */ +/** + * \enum genclk_source + * \brief Generic clock source ID + * + * Each generic clock may be generated from a different clock source. + * These are the available alternatives provided by the chip. + */ + +//! \name Generic clock configuration +//@{ +/** + * \struct genclk_config + * \brief Hardware representation of a set of generic clock parameters + */ +/** + * \fn void genclk_config_defaults(struct genclk_config *cfg, + * unsigned int id) + * \brief Initialize \a cfg to the default configuration for the clock + * identified by \a id. + */ +/** + * \fn void genclk_config_read(struct genclk_config *cfg, unsigned int id) + * \brief Read the currently active configuration of the clock + * identified by \a id into \a cfg. + */ +/** + * \fn void genclk_config_write(const struct genclk_config *cfg, + * unsigned int id) + * \brief Activate the configuration \a cfg on the clock identified by + * \a id. + */ +/** + * \fn void genclk_config_set_source(struct genclk_config *cfg, + * enum genclk_source src) + * \brief Select a new source clock \a src in configuration \a cfg. + */ +/** + * \fn void genclk_config_set_divider(struct genclk_config *cfg, + * unsigned int divider) + * \brief Set a new \a divider in configuration \a cfg. + */ +/** + * \fn void genclk_enable_source(enum genclk_source src) + * \brief Enable the source clock \a src used by a generic clock. + */ + //@} + +//! \name Enabling and disabling Generic Clocks +//@{ +/** + * \fn void genclk_enable(const struct genclk_config *cfg, unsigned int id) + * \brief Activate the configuration \a cfg on the clock identified by + * \a id and enable it. + */ +/** + * \fn void genclk_disable(unsigned int id) + * \brief Disable the generic clock identified by \a id. + */ +//@} + +/** + * \brief Enable the configuration defined by \a src and \a divider + * for the generic clock identified by \a id. + * + * \param id The ID of the generic clock. + * \param src The source clock of the generic clock. + * \param divider The divider used to generate the generic clock. + */ +static inline void genclk_enable_config(unsigned int id, enum genclk_source src, unsigned int divider) +{ + struct genclk_config gcfg; + + genclk_config_defaults(&gcfg, id); + genclk_enable_source(src); + genclk_config_set_source(&gcfg, src); + genclk_config_set_divider(&gcfg, divider); + genclk_enable(&gcfg, id); +} + +//! @} + +#endif /* CLK_GENCLK_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/osc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/osc.h new file mode 100644 index 0000000..1547e06 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/osc.h @@ -0,0 +1,175 @@ +/** + * \file + * + * \brief Oscillator management + * + * Copyright (c) 2010-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef OSC_H_INCLUDED +#define OSC_H_INCLUDED + +#include "parts.h" +#include "conf_clock.h" + +#if SAM3S +# include "sam3s/osc.h" +#elif SAM3XA +# include "sam3x/osc.h" +#elif SAM3U +# include "sam3u/osc.h" +#elif SAM3N +# include "sam3n/osc.h" +#elif SAM4S +# include "sam4s/osc.h" +#elif SAM4E +# include "sam4e/osc.h" +#elif SAM4C +# include "sam4c/osc.h" +#elif SAM4CM +# include "sam4cm/osc.h" +#elif SAM4CP +# include "sam4cp/osc.h" +#elif SAM4L +# include "sam4l/osc.h" +#elif SAM4N +# include "sam4n/osc.h" +#elif SAMG +# include "samg/osc.h" +#elif SAMV71 +# include "samv71/osc.h" +#elif SAMV70 +# include "samv70/osc.h" +#elif SAME70 +# include "same70/osc.h" +#elif SAMS70 +# include "sams70/osc.h" +#elif (UC3A0 || UC3A1) +# include "uc3a0_a1/osc.h" +#elif UC3A3 +# include "uc3a3_a4/osc.h" +#elif UC3B +# include "uc3b0_b1/osc.h" +#elif UC3C +# include "uc3c/osc.h" +#elif UC3D +# include "uc3d/osc.h" +#elif UC3L +# include "uc3l/osc.h" +#elif XMEGA +# include "xmega/osc.h" +#else +# error Unsupported chip type +#endif + +/** + * \ingroup clk_group + * \defgroup osc_group Oscillator Management + * + * This group contains functions and definitions related to configuring + * and enabling/disabling on-chip oscillators. Internal RC-oscillators, + * external crystal oscillators and external clock generators are + * supported by this module. What all of these have in common is that + * they swing at a fixed, nominal frequency which is normally not + * adjustable. + * + * \par Example: Enabling an oscillator + * + * The following example demonstrates how to enable the external + * oscillator on XMEGA A and wait for it to be ready to use. The + * oscillator identifiers are platform-specific, so while the same + * procedure is used on all platforms, the parameter to osc_enable() + * will be different from device to device. + * \code + osc_enable(OSC_ID_XOSC); + osc_wait_ready(OSC_ID_XOSC); \endcode + * + * \section osc_group_board Board-specific Definitions + * If external oscillators are used, the board code must provide the + * following definitions for each of those: + * - \b BOARD__HZ: The nominal frequency of the oscillator. + * - \b BOARD__STARTUP_US: The startup time of the + * oscillator in microseconds. + * - \b BOARD__TYPE: The type of oscillator connected, i.e. + * whether it's a crystal or external clock, and sometimes what kind + * of crystal it is. The meaning of this value is platform-specific. + * + * @{ + */ + +//! \name Oscillator Management +//@{ +/** + * \fn void osc_enable(uint8_t id) + * \brief Enable oscillator \a id + * + * The startup time and mode value is automatically determined based on + * definitions in the board code. + */ +/** + * \fn void osc_disable(uint8_t id) + * \brief Disable oscillator \a id + */ +/** + * \fn osc_is_ready(uint8_t id) + * \brief Determine whether oscillator \a id is ready. + * \retval true Oscillator \a id is running and ready to use as a clock + * source. + * \retval false Oscillator \a id is not running. + */ +/** + * \fn uint32_t osc_get_rate(uint8_t id) + * \brief Return the frequency of oscillator \a id in Hz + */ + +#ifndef __ASSEMBLY__ + +/** + * \brief Wait until the oscillator identified by \a id is ready + * + * This function will busy-wait for the oscillator identified by \a id + * to become stable and ready to use as a clock source. + * + * \param id A number identifying the oscillator to wait for. + */ +static inline void osc_wait_ready(uint8_t id) +{ + while (!osc_is_ready(id)) { + /* Do nothing */ + } +} + +#endif /* __ASSEMBLY__ */ + +//@} + +//! @} + +#endif /* OSC_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/pll.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/pll.h new file mode 100644 index 0000000..0a22374 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/pll.h @@ -0,0 +1,331 @@ +/** + * \file + * + * \brief PLL management + * + * Copyright (c) 2010-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef CLK_PLL_H_INCLUDED +#define CLK_PLL_H_INCLUDED + +#include "parts.h" +#include "conf_clock.h" + +#if SAM3S +# include "sam3s/pll.h" +#elif SAM3XA +# include "sam3x/pll.h" +#elif SAM3U +# include "sam3u/pll.h" +#elif SAM3N +# include "sam3n/pll.h" +#elif SAM4S +# include "sam4s/pll.h" +#elif SAM4E +# include "sam4e/pll.h" +#elif SAM4C +# include "sam4c/pll.h" +#elif SAM4CM +# include "sam4cm/pll.h" +#elif SAM4CP +# include "sam4cp/pll.h" +#elif SAM4L +# include "sam4l/pll.h" +#elif SAM4N +# include "sam4n/pll.h" +#elif SAMG +# include "samg/pll.h" +#elif SAMV71 +# include "samv71/pll.h" +#elif SAMV70 +# include "samv70/pll.h" +#elif SAME70 +# include "same70/pll.h" +#elif SAMS70 +# include "sams70/pll.h" +#elif (UC3A0 || UC3A1) +# include "uc3a0_a1/pll.h" +#elif UC3A3 +# include "uc3a3_a4/pll.h" +#elif UC3B +# include "uc3b0_b1/pll.h" +#elif UC3C +# include "uc3c/pll.h" +#elif UC3D +# include "uc3d/pll.h" +#elif (UC3L0128 || UC3L0256 || UC3L3_L4) +# include "uc3l/pll.h" +#elif XMEGA +# include "xmega/pll.h" +#else +# error Unsupported chip type +#endif + +/** + * \ingroup clk_group + * \defgroup pll_group PLL Management + * + * This group contains functions and definitions related to configuring + * and enabling/disabling on-chip PLLs. A PLL will take an input signal + * (the \em source), optionally divide the frequency by a configurable + * \em divider, and then multiply the frequency by a configurable \em + * multiplier. + * + * Some devices don't support input dividers; specifying any other + * divisor than 1 on these devices will result in an assertion failure. + * Other devices may have various restrictions to the frequency range of + * the input and output signals. + * + * \par Example: Setting up PLL0 with default parameters + * + * The following example shows how to configure and enable PLL0 using + * the default parameters specified using the configuration symbols + * listed above. + * \code + pll_enable_config_defaults(0); \endcode + * + * To configure, enable PLL0 using the default parameters and to disable + * a specific feature like Wide Bandwidth Mode (a UC3A3-specific + * PLL option.), you can use this initialization process. + * \code + struct pll_config pllcfg; + if (pll_is_locked(pll_id)) { + return; // Pll already running + } + pll_enable_source(CONFIG_PLL0_SOURCE); + pll_config_defaults(&pllcfg, 0); + pll_config_set_option(&pllcfg, PLL_OPT_WBM_DISABLE); + pll_enable(&pllcfg, 0); + pll_wait_for_lock(0); \endcode + * + * When the last function call returns, PLL0 is ready to be used as the + * main system clock source. + * + * \section pll_group_config Configuration Symbols + * + * Each PLL has a set of default parameters determined by the following + * configuration symbols in the application's configuration file: + * - \b CONFIG_PLLn_SOURCE: The default clock source connected to the + * input of PLL \a n. Must be one of the values defined by the + * #pll_source enum. + * - \b CONFIG_PLLn_MUL: The default multiplier (loop divider) of PLL + * \a n. + * - \b CONFIG_PLLn_DIV: The default input divider of PLL \a n. + * + * These configuration symbols determine the result of calling + * pll_config_defaults() and pll_get_default_rate(). + * + * @{ + */ + +//! \name Chip-specific PLL characteristics +//@{ +/** + * \def PLL_MAX_STARTUP_CYCLES + * \brief Maximum PLL startup time in number of slow clock cycles + */ +/** + * \def NR_PLLS + * \brief Number of on-chip PLLs + */ + +/** + * \def PLL_MIN_HZ + * \brief Minimum frequency that the PLL can generate + */ +/** + * \def PLL_MAX_HZ + * \brief Maximum frequency that the PLL can generate + */ +/** + * \def PLL_NR_OPTIONS + * \brief Number of PLL option bits + */ +//@} + +/** + * \enum pll_source + * \brief PLL clock source + */ + +//! \name PLL configuration +//@{ + +/** + * \struct pll_config + * \brief Hardware-specific representation of PLL configuration. + * + * This structure contains one or more device-specific values + * representing the current PLL configuration. The contents of this + * structure is typically different from platform to platform, and the + * user should not access any fields except through the PLL + * configuration API. + */ + +/** + * \fn void pll_config_init(struct pll_config *cfg, + * enum pll_source src, unsigned int div, unsigned int mul) + * \brief Initialize PLL configuration from standard parameters. + * + * \note This function may be defined inline because it is assumed to be + * called very few times, and usually with constant parameters. Inlining + * it will in such cases reduce the code size significantly. + * + * \param cfg The PLL configuration to be initialized. + * \param src The oscillator to be used as input to the PLL. + * \param div PLL input divider. + * \param mul PLL loop divider (i.e. multiplier). + * + * \return A configuration which will make the PLL run at + * (\a mul / \a div) times the frequency of \a src + */ +/** + * \def pll_config_defaults(cfg, pll_id) + * \brief Initialize PLL configuration using default parameters. + * + * After this function returns, \a cfg will contain a configuration + * which will make the PLL run at (CONFIG_PLLx_MUL / CONFIG_PLLx_DIV) + * times the frequency of CONFIG_PLLx_SOURCE. + * + * \param cfg The PLL configuration to be initialized. + * \param pll_id Use defaults for this PLL. + */ +/** + * \def pll_get_default_rate(pll_id) + * \brief Get the default rate in Hz of \a pll_id + */ +/** + * \fn void pll_config_set_option(struct pll_config *cfg, + * unsigned int option) + * \brief Set the PLL option bit \a option in the configuration \a cfg. + * + * \param cfg The PLL configuration to be changed. + * \param option The PLL option bit to be set. + */ +/** + * \fn void pll_config_clear_option(struct pll_config *cfg, + * unsigned int option) + * \brief Clear the PLL option bit \a option in the configuration \a cfg. + * + * \param cfg The PLL configuration to be changed. + * \param option The PLL option bit to be cleared. + */ +/** + * \fn void pll_config_read(struct pll_config *cfg, unsigned int pll_id) + * \brief Read the currently active configuration of \a pll_id. + * + * \param cfg The configuration object into which to store the currently + * active configuration. + * \param pll_id The ID of the PLL to be accessed. + */ +/** + * \fn void pll_config_write(const struct pll_config *cfg, + * unsigned int pll_id) + * \brief Activate the configuration \a cfg on \a pll_id + * + * \param cfg The configuration object representing the PLL + * configuration to be activated. + * \param pll_id The ID of the PLL to be updated. + */ + +//@} + +//! \name Interaction with the PLL hardware +//@{ +/** + * \fn void pll_enable(const struct pll_config *cfg, + * unsigned int pll_id) + * \brief Activate the configuration \a cfg and enable PLL \a pll_id. + * + * \param cfg The PLL configuration to be activated. + * \param pll_id The ID of the PLL to be enabled. + */ +/** + * \fn void pll_disable(unsigned int pll_id) + * \brief Disable the PLL identified by \a pll_id. + * + * After this function is called, the PLL identified by \a pll_id will + * be disabled. The PLL configuration stored in hardware may be affected + * by this, so if the caller needs to restore the same configuration + * later, it should either do a pll_config_read() before disabling the + * PLL, or remember the last configuration written to the PLL. + * + * \param pll_id The ID of the PLL to be disabled. + */ +/** + * \fn bool pll_is_locked(unsigned int pll_id) + * \brief Determine whether the PLL is locked or not. + * + * \param pll_id The ID of the PLL to check. + * + * \retval true The PLL is locked and ready to use as a clock source + * \retval false The PLL is not yet locked, or has not been enabled. + */ +/** + * \fn void pll_enable_source(enum pll_source src) + * \brief Enable the source of the pll. + * The source is enabled, if the source is not already running. + * + * \param src The ID of the PLL source to enable. + */ +/** + * \fn void pll_enable_config_defaults(unsigned int pll_id) + * \brief Enable the pll with the default configuration. + * PLL is enabled, if the PLL is not already locked. + * + * \param pll_id The ID of the PLL to enable. + */ + +/** + * \brief Wait for PLL \a pll_id to become locked + * + * \todo Use a timeout to avoid waiting forever and hanging the system + * + * \param pll_id The ID of the PLL to wait for. + * + * \retval STATUS_OK The PLL is now locked. + * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked. + */ +static inline int pll_wait_for_lock(unsigned int pll_id) +{ + Assert(pll_id < NR_PLLS); + + while (!pll_is_locked(pll_id)) { + /* Do nothing */ + } + + return 0; +} + +//@} +//! @} + +#endif /* CLK_PLL_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/genclk.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/genclk.h new file mode 100644 index 0000000..d432ac9 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/genclk.h @@ -0,0 +1,267 @@ +/** + * \file + * + * \brief Chip-specific generic clock management. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef CHIP_GENCLK_H_INCLUDED +#define CHIP_GENCLK_H_INCLUDED + +#include +#include + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/** + * \weakgroup genclk_group + * @{ + */ + +//! \name Programmable Clock Identifiers (PCK) +//@{ +#define GENCLK_PCK_0 0 //!< PCK0 ID +#define GENCLK_PCK_1 1 //!< PCK1 ID +#define GENCLK_PCK_2 2 //!< PCK2 ID +//@} + +//! \name Programmable Clock Sources (PCK) +//@{ + +enum genclk_source { + GENCLK_PCK_SRC_SLCK_RC = 0, //!< Internal 32kHz RC oscillator as PCK source clock + GENCLK_PCK_SRC_SLCK_XTAL = 1, //!< External 32kHz crystal oscillator as PCK source clock + GENCLK_PCK_SRC_SLCK_BYPASS = 2, //!< External 32kHz bypass oscillator as PCK source clock + GENCLK_PCK_SRC_MAINCK_4M_RC = 3, //!< Internal 4MHz RC oscillator as PCK source clock + GENCLK_PCK_SRC_MAINCK_8M_RC = 4, //!< Internal 8MHz RC oscillator as PCK source clock + GENCLK_PCK_SRC_MAINCK_12M_RC = 5, //!< Internal 12MHz RC oscillator as PCK source clock + GENCLK_PCK_SRC_MAINCK_XTAL = 6, //!< External crystal oscillator as PCK source clock + GENCLK_PCK_SRC_MAINCK_BYPASS = 7, //!< External bypass oscillator as PCK source clock + GENCLK_PCK_SRC_PLLACK = 8, //!< Use PLLACK as PCK source clock + GENCLK_PCK_SRC_PLLBCK = 9, //!< Use PLLBCK as PCK source clock + GENCLK_PCK_SRC_MCK = 10, //!< Use Master Clk as PCK source clock +}; + +//@} + +//! \name Programmable Clock Prescalers (PCK) +//@{ + +enum genclk_divider { + GENCLK_PCK_PRES_1 = PMC_PCK_PRES_CLK_1, //!< Set PCK clock prescaler to 1 + GENCLK_PCK_PRES_2 = PMC_PCK_PRES_CLK_2, //!< Set PCK clock prescaler to 2 + GENCLK_PCK_PRES_4 = PMC_PCK_PRES_CLK_4, //!< Set PCK clock prescaler to 4 + GENCLK_PCK_PRES_8 = PMC_PCK_PRES_CLK_8, //!< Set PCK clock prescaler to 8 + GENCLK_PCK_PRES_16 = PMC_PCK_PRES_CLK_16, //!< Set PCK clock prescaler to 16 + GENCLK_PCK_PRES_32 = PMC_PCK_PRES_CLK_32, //!< Set PCK clock prescaler to 32 + GENCLK_PCK_PRES_64 = PMC_PCK_PRES_CLK_64, //!< Set PCK clock prescaler to 64 +}; + +//@} + +struct genclk_config { + uint32_t ctrl; +}; + +static inline void genclk_config_defaults(struct genclk_config *p_cfg, + uint32_t ul_id) +{ + ul_id = ul_id; + p_cfg->ctrl = 0; +} + +static inline void genclk_config_read(struct genclk_config *p_cfg, + uint32_t ul_id) +{ + p_cfg->ctrl = PMC->PMC_PCK[ul_id]; +} + +static inline void genclk_config_write(const struct genclk_config *p_cfg, + uint32_t ul_id) +{ + PMC->PMC_PCK[ul_id] = p_cfg->ctrl; +} + +//! \name Programmable Clock Source and Prescaler configuration +//@{ + +static inline void genclk_config_set_source(struct genclk_config *p_cfg, + enum genclk_source e_src) +{ + p_cfg->ctrl &= (~PMC_PCK_CSS_Msk); + + switch (e_src) { + case GENCLK_PCK_SRC_SLCK_RC: + case GENCLK_PCK_SRC_SLCK_XTAL: + case GENCLK_PCK_SRC_SLCK_BYPASS: + p_cfg->ctrl |= (PMC_PCK_CSS_SLOW_CLK); + break; + + case GENCLK_PCK_SRC_MAINCK_4M_RC: + case GENCLK_PCK_SRC_MAINCK_8M_RC: + case GENCLK_PCK_SRC_MAINCK_12M_RC: + case GENCLK_PCK_SRC_MAINCK_XTAL: + case GENCLK_PCK_SRC_MAINCK_BYPASS: + p_cfg->ctrl |= (PMC_PCK_CSS_MAIN_CLK); + break; + + case GENCLK_PCK_SRC_PLLACK: + p_cfg->ctrl |= (PMC_PCK_CSS_PLLA_CLK); + break; + + case GENCLK_PCK_SRC_PLLBCK: + p_cfg->ctrl |= (PMC_PCK_CSS_PLLB_CLK); + break; + + case GENCLK_PCK_SRC_MCK: + p_cfg->ctrl |= (PMC_PCK_CSS_MCK); + break; + } +} + +static inline void genclk_config_set_divider(struct genclk_config *p_cfg, + uint32_t e_divider) +{ + p_cfg->ctrl &= ~PMC_PCK_PRES_Msk; + p_cfg->ctrl |= e_divider; +} + +//@} + +static inline void genclk_enable(const struct genclk_config *p_cfg, uint32_t ul_id) +{ + PMC->PMC_PCK[ul_id] = p_cfg->ctrl; + pmc_enable_pck(ul_id); +} + +static inline void genclk_disable(uint32_t ul_id) +{ + pmc_disable_pck(ul_id); +} + +static inline void genclk_enable_source(enum genclk_source e_src) +{ + switch (e_src) { + case GENCLK_PCK_SRC_SLCK_RC: + if (!osc_is_ready(OSC_SLCK_32K_RC)) { + osc_enable(OSC_SLCK_32K_RC); + osc_wait_ready(OSC_SLCK_32K_RC); + } + break; + + case GENCLK_PCK_SRC_SLCK_XTAL: + if (!osc_is_ready(OSC_SLCK_32K_XTAL)) { + osc_enable(OSC_SLCK_32K_XTAL); + osc_wait_ready(OSC_SLCK_32K_XTAL); + } + break; + + case GENCLK_PCK_SRC_SLCK_BYPASS: + if (!osc_is_ready(OSC_SLCK_32K_BYPASS)) { + osc_enable(OSC_SLCK_32K_BYPASS); + osc_wait_ready(OSC_SLCK_32K_BYPASS); + } + break; + + case GENCLK_PCK_SRC_MAINCK_4M_RC: + if (!osc_is_ready(OSC_MAINCK_4M_RC)) { + osc_enable(OSC_MAINCK_4M_RC); + osc_wait_ready(OSC_MAINCK_4M_RC); + } + break; + + case GENCLK_PCK_SRC_MAINCK_8M_RC: + if (!osc_is_ready(OSC_MAINCK_8M_RC)) { + osc_enable(OSC_MAINCK_8M_RC); + osc_wait_ready(OSC_MAINCK_8M_RC); + } + break; + + case GENCLK_PCK_SRC_MAINCK_12M_RC: + if (!osc_is_ready(OSC_MAINCK_12M_RC)) { + osc_enable(OSC_MAINCK_12M_RC); + osc_wait_ready(OSC_MAINCK_12M_RC); + } + break; + + case GENCLK_PCK_SRC_MAINCK_XTAL: + if (!osc_is_ready(OSC_MAINCK_XTAL)) { + osc_enable(OSC_MAINCK_XTAL); + osc_wait_ready(OSC_MAINCK_XTAL); + } + break; + + case GENCLK_PCK_SRC_MAINCK_BYPASS: + if (!osc_is_ready(OSC_MAINCK_BYPASS)) { + osc_enable(OSC_MAINCK_BYPASS); + osc_wait_ready(OSC_MAINCK_BYPASS); + } + break; + +#ifdef CONFIG_PLL0_SOURCE + case GENCLK_PCK_SRC_PLLACK: + pll_enable_config_defaults(0); + break; +#endif + +#ifdef CONFIG_PLL1_SOURCE + case GENCLK_PCK_SRC_PLLBCK: + pll_enable_config_defaults(1); + break; +#endif + + case GENCLK_PCK_SRC_MCK: + break; + + default: + Assert(false); + break; + } +} + +//! @} + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond + +#endif /* CHIP_GENCLK_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/osc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/osc.h new file mode 100644 index 0000000..86ed5e5 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/osc.h @@ -0,0 +1,237 @@ +/** + * \file + * + * \brief Chip-specific oscillator management functions. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef CHIP_OSC_H_INCLUDED +#define CHIP_OSC_H_INCLUDED + +#include "board.h" +#include "pmc.h" + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/* + * Below BOARD_XXX macros are related to the specific board, and + * should be defined by the board code, otherwise default value are used. + */ +#if !defined(BOARD_FREQ_SLCK_XTAL) +# warning The board slow clock xtal frequency has not been defined. +# define BOARD_FREQ_SLCK_XTAL (32768UL) +#endif + +#if !defined(BOARD_FREQ_SLCK_BYPASS) +# warning The board slow clock bypass frequency has not been defined. +# define BOARD_FREQ_SLCK_BYPASS (32768UL) +#endif + +#if !defined(BOARD_FREQ_MAINCK_XTAL) +# warning The board main clock xtal frequency has not been defined. +# define BOARD_FREQ_MAINCK_XTAL (12000000UL) +#endif + +#if !defined(BOARD_FREQ_MAINCK_BYPASS) +# warning The board main clock bypass frequency has not been defined. +# define BOARD_FREQ_MAINCK_BYPASS (12000000UL) +#endif + +#if !defined(BOARD_OSC_STARTUP_US) +# warning The board main clock xtal startup time has not been defined. +# define BOARD_OSC_STARTUP_US (15625UL) +#endif + +/** + * \weakgroup osc_group + * @{ + */ + +//! \name Oscillator identifiers +//@{ +#define OSC_SLCK_32K_RC 0 //!< Internal 32kHz RC oscillator. +#define OSC_SLCK_32K_XTAL 1 //!< External 32kHz crystal oscillator. +#define OSC_SLCK_32K_BYPASS 2 //!< External 32kHz bypass oscillator. +#define OSC_MAINCK_4M_RC 3 //!< Internal 4MHz RC oscillator. +#define OSC_MAINCK_8M_RC 4 //!< Internal 8MHz RC oscillator. +#define OSC_MAINCK_12M_RC 5 //!< Internal 12MHz RC oscillator. +#define OSC_MAINCK_XTAL 6 //!< External crystal oscillator. +#define OSC_MAINCK_BYPASS 7 //!< External bypass oscillator. +//@} + +//! \name Oscillator clock speed in hertz +//@{ +#define OSC_SLCK_32K_RC_HZ CHIP_FREQ_SLCK_RC //!< Internal 32kHz RC oscillator. +#define OSC_SLCK_32K_XTAL_HZ BOARD_FREQ_SLCK_XTAL //!< External 32kHz crystal oscillator. +#define OSC_SLCK_32K_BYPASS_HZ BOARD_FREQ_SLCK_BYPASS //!< External 32kHz bypass oscillator. +#define OSC_MAINCK_4M_RC_HZ CHIP_FREQ_MAINCK_RC_4MHZ //!< Internal 4MHz RC oscillator. +#define OSC_MAINCK_8M_RC_HZ CHIP_FREQ_MAINCK_RC_8MHZ //!< Internal 8MHz RC oscillator. +#define OSC_MAINCK_12M_RC_HZ CHIP_FREQ_MAINCK_RC_12MHZ //!< Internal 12MHz RC oscillator. +#define OSC_MAINCK_XTAL_HZ BOARD_FREQ_MAINCK_XTAL //!< External crystal oscillator. +#define OSC_MAINCK_BYPASS_HZ BOARD_FREQ_MAINCK_BYPASS //!< External bypass oscillator. +//@} + +static inline void osc_enable(uint32_t ul_id) +{ + switch (ul_id) { + case OSC_SLCK_32K_RC: + break; + + case OSC_SLCK_32K_XTAL: + pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL); + break; + + case OSC_SLCK_32K_BYPASS: + pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS); + break; + + + case OSC_MAINCK_4M_RC: + pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz); + break; + + case OSC_MAINCK_8M_RC: + pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz); + break; + + case OSC_MAINCK_12M_RC: + pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz); + break; + + + case OSC_MAINCK_XTAL: + pmc_switch_mainck_to_xtal(PMC_OSC_XTAL, + pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US, + OSC_SLCK_32K_RC_HZ)); + break; + + case OSC_MAINCK_BYPASS: + pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS, + pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US, + OSC_SLCK_32K_RC_HZ)); + break; + } +} + +static inline void osc_disable(uint32_t ul_id) +{ + switch (ul_id) { + case OSC_SLCK_32K_RC: + case OSC_SLCK_32K_XTAL: + case OSC_SLCK_32K_BYPASS: + break; + + case OSC_MAINCK_4M_RC: + case OSC_MAINCK_8M_RC: + case OSC_MAINCK_12M_RC: + pmc_osc_disable_fastrc(); + break; + + case OSC_MAINCK_XTAL: + pmc_osc_disable_xtal(PMC_OSC_XTAL); + break; + + case OSC_MAINCK_BYPASS: + pmc_osc_disable_xtal(PMC_OSC_BYPASS); + break; + } +} + +static inline bool osc_is_ready(uint32_t ul_id) +{ + switch (ul_id) { + case OSC_SLCK_32K_RC: + return 1; + + case OSC_SLCK_32K_XTAL: + case OSC_SLCK_32K_BYPASS: + return pmc_osc_is_ready_32kxtal(); + + case OSC_MAINCK_4M_RC: + case OSC_MAINCK_8M_RC: + case OSC_MAINCK_12M_RC: + case OSC_MAINCK_XTAL: + case OSC_MAINCK_BYPASS: + return pmc_osc_is_ready_mainck(); + } + + return 0; +} + +static inline uint32_t osc_get_rate(uint32_t ul_id) +{ + switch (ul_id) { + case OSC_SLCK_32K_RC: + return OSC_SLCK_32K_RC_HZ; + + case OSC_SLCK_32K_XTAL: + return BOARD_FREQ_SLCK_XTAL; + + case OSC_SLCK_32K_BYPASS: + return BOARD_FREQ_SLCK_BYPASS; + + case OSC_MAINCK_4M_RC: + return OSC_MAINCK_4M_RC_HZ; + + case OSC_MAINCK_8M_RC: + return OSC_MAINCK_8M_RC_HZ; + + case OSC_MAINCK_12M_RC: + return OSC_MAINCK_12M_RC_HZ; + + case OSC_MAINCK_XTAL: + return BOARD_FREQ_MAINCK_XTAL; + + case OSC_MAINCK_BYPASS: + return BOARD_FREQ_MAINCK_BYPASS; + } + + return 0; +} + +//! @} + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond + +#endif /* CHIP_OSC_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/pll.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/pll.h new file mode 100644 index 0000000..75a5287 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/pll.h @@ -0,0 +1,239 @@ +/** + * \file + * + * \brief Chip-specific PLL definitions. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef CHIP_PLL_H_INCLUDED +#define CHIP_PLL_H_INCLUDED + +#include + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/** + * \weakgroup pll_group + * @{ + */ + +#define PLL_OUTPUT_MIN_HZ 80000000 +#define PLL_OUTPUT_MAX_HZ 240000000 + +#define PLL_INPUT_MIN_HZ 3000000 +#define PLL_INPUT_MAX_HZ 32000000 + +#define NR_PLLS 2 +#define PLLA_ID 0 +#define PLLB_ID 1 + +#define PLL_COUNT 0x3fU + +enum pll_source { + PLL_SRC_MAINCK_4M_RC = OSC_MAINCK_4M_RC, //!< Internal 4MHz RC oscillator. + PLL_SRC_MAINCK_8M_RC = OSC_MAINCK_8M_RC, //!< Internal 8MHz RC oscillator. + PLL_SRC_MAINCK_12M_RC = OSC_MAINCK_12M_RC, //!< Internal 12MHz RC oscillator. + PLL_SRC_MAINCK_XTAL = OSC_MAINCK_XTAL, //!< External crystal oscillator. + PLL_SRC_MAINCK_BYPASS = OSC_MAINCK_BYPASS, //!< External bypass oscillator. + PLL_NR_SOURCES, //!< Number of PLL sources. +}; + +struct pll_config { + uint32_t ctrl; +}; + +#define pll_get_default_rate(pll_id) \ + ((osc_get_rate(CONFIG_PLL##pll_id##_SOURCE) \ + * CONFIG_PLL##pll_id##_MUL) \ + / CONFIG_PLL##pll_id##_DIV) + +/** + * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1 + * is hidden in this implementation. Use mul as mul effective value. + */ +static inline void pll_config_init(struct pll_config *p_cfg, + enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul) +{ + uint32_t vco_hz; + + Assert(e_src < PLL_NR_SOURCES); + + /* Calculate internal VCO frequency */ + vco_hz = osc_get_rate(e_src) / ul_div; + Assert(vco_hz >= PLL_INPUT_MIN_HZ); + Assert(vco_hz <= PLL_INPUT_MAX_HZ); + + vco_hz *= ul_mul; + Assert(vco_hz >= PLL_OUTPUT_MIN_HZ); + Assert(vco_hz <= PLL_OUTPUT_MAX_HZ); + + /* PMC hardware will automatically make it mul+1 */ + p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT); +} + +#define pll_config_defaults(cfg, pll_id) \ + pll_config_init(cfg, \ + CONFIG_PLL##pll_id##_SOURCE, \ + CONFIG_PLL##pll_id##_DIV, \ + CONFIG_PLL##pll_id##_MUL) + +static inline void pll_config_read(struct pll_config *p_cfg, uint32_t ul_pll_id) +{ + Assert(ul_pll_id < NR_PLLS); + + if (ul_pll_id == PLLA_ID) { + p_cfg->ctrl = PMC->CKGR_PLLAR; + } else { + p_cfg->ctrl = PMC->CKGR_PLLBR; + } +} + +static inline void pll_config_write(const struct pll_config *p_cfg, uint32_t ul_pll_id) +{ + Assert(ul_pll_id < NR_PLLS); + + if (ul_pll_id == PLLA_ID) { + pmc_disable_pllack(); // Always stop PLL first! + PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl; + } else { + pmc_disable_pllbck(); + PMC->CKGR_PLLBR = p_cfg->ctrl; + } +} + +static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id) +{ + Assert(ul_pll_id < NR_PLLS); + + if (ul_pll_id == PLLA_ID) { + pmc_disable_pllack(); // Always stop PLL first! + PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl; + } else { + pmc_disable_pllbck(); + PMC->CKGR_PLLBR = p_cfg->ctrl; + } +} + +/** + * \note This will only disable the selected PLL, not the underlying oscillator (mainck). + */ +static inline void pll_disable(uint32_t ul_pll_id) +{ + Assert(ul_pll_id < NR_PLLS); + + if (ul_pll_id == PLLA_ID) { + pmc_disable_pllack(); + } else { + pmc_disable_pllbck(); + } +} + +static inline uint32_t pll_is_locked(uint32_t ul_pll_id) +{ + Assert(ul_pll_id < NR_PLLS); + + if (ul_pll_id == PLLA_ID) { + return pmc_is_locked_pllack(); + } else { + return pmc_is_locked_pllbck(); + } +} + +static inline void pll_enable_source(enum pll_source e_src) +{ + switch (e_src) { + case PLL_SRC_MAINCK_4M_RC: + case PLL_SRC_MAINCK_8M_RC: + case PLL_SRC_MAINCK_12M_RC: + case PLL_SRC_MAINCK_XTAL: + case PLL_SRC_MAINCK_BYPASS: + osc_enable(e_src); + osc_wait_ready(e_src); + break; + + default: + Assert(false); + break; + } +} + +static inline void pll_enable_config_defaults(unsigned int ul_pll_id) +{ + struct pll_config pllcfg; + + if (pll_is_locked(ul_pll_id)) { + return; // Pll already running + } + switch (ul_pll_id) { +#ifdef CONFIG_PLL0_SOURCE + case 0: + pll_enable_source(CONFIG_PLL0_SOURCE); + pll_config_init(&pllcfg, + CONFIG_PLL0_SOURCE, + CONFIG_PLL0_DIV, + CONFIG_PLL0_MUL); + break; +#endif +#ifdef CONFIG_PLL1_SOURCE + case 1: + pll_enable_source(CONFIG_PLL1_SOURCE); + pll_config_init(&pllcfg, + CONFIG_PLL1_SOURCE, + CONFIG_PLL1_DIV, + CONFIG_PLL1_MUL); + break; +#endif + default: + Assert(false); + break; + } + pll_enable(&pllcfg, ul_pll_id); + while (!pll_is_locked(ul_pll_id)); +} + +//! @} + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond + +#endif /* CHIP_PLL_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/sysclk.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/sysclk.c new file mode 100644 index 0000000..5315907 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/sysclk.c @@ -0,0 +1,260 @@ +/** + * \file + * + * \brief Chip-specific system clock management functions. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/** + * \weakgroup sysclk_group + * @{ + */ + +#if defined(CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC) +/** + * \brief boolean signalling that the sysclk_init is done. + */ +uint32_t sysclk_initialized = 0; +#endif + +/** + * \brief Set system clock prescaler configuration + * + * This function will change the system clock prescaler configuration to + * match the parameters. + * + * \note The parameters to this function are device-specific. + * + * \param cpu_shift The CPU clock will be divided by \f$2^{mck\_pres}\f$ + */ +void sysclk_set_prescalers(uint32_t ul_pres) +{ + pmc_mck_set_prescaler(ul_pres); + SystemCoreClockUpdate(); +} + +/** + * \brief Change the source of the main system clock. + * + * \param src The new system clock source. Must be one of the constants + * from the System Clock Sources section. + */ +void sysclk_set_source(uint32_t ul_src) +{ + switch (ul_src) { + case SYSCLK_SRC_SLCK_RC: + case SYSCLK_SRC_SLCK_XTAL: + case SYSCLK_SRC_SLCK_BYPASS: + pmc_mck_set_source(PMC_MCKR_CSS_SLOW_CLK); + break; + + case SYSCLK_SRC_MAINCK_4M_RC: + case SYSCLK_SRC_MAINCK_8M_RC: + case SYSCLK_SRC_MAINCK_12M_RC: + case SYSCLK_SRC_MAINCK_XTAL: + case SYSCLK_SRC_MAINCK_BYPASS: + pmc_mck_set_source(PMC_MCKR_CSS_MAIN_CLK); + break; + + case SYSCLK_SRC_PLLACK: + pmc_mck_set_source(PMC_MCKR_CSS_PLLA_CLK); + break; + + case SYSCLK_SRC_PLLBCK: + pmc_mck_set_source(PMC_MCKR_CSS_PLLB_CLK); + break; + } + + SystemCoreClockUpdate(); +} + +#if defined(CONFIG_USBCLK_SOURCE) || defined(__DOXYGEN__) +/** + * \brief Enable USB clock. + * + * \note The SAM3S UDP hardware interprets div as div+1. For readability the hardware div+1 + * is hidden in this implementation. Use div as div effective value. + * + * \param pll_id Source of the USB clock. + * \param div Actual clock divisor. Must be superior to 0. + */ +void sysclk_enable_usb(void) +{ + Assert(CONFIG_USBCLK_DIV > 0); + +#ifdef CONFIG_PLL0_SOURCE + if (CONFIG_USBCLK_SOURCE == USBCLK_SRC_PLL0) { + struct pll_config pllcfg; + + pll_enable_source(CONFIG_PLL0_SOURCE); + pll_config_defaults(&pllcfg, 0); + pll_enable(&pllcfg, 0); + pll_wait_for_lock(0); + pmc_switch_udpck_to_pllack(CONFIG_USBCLK_DIV - 1); + pmc_enable_udpck(); + return; + } +#endif + +#ifdef CONFIG_PLL1_SOURCE + if (CONFIG_USBCLK_SOURCE == USBCLK_SRC_PLL1) { + struct pll_config pllcfg; + + pll_enable_source(CONFIG_PLL1_SOURCE); + pll_config_defaults(&pllcfg, 1); + pll_enable(&pllcfg, 1); + pll_wait_for_lock(1); + pmc_switch_udpck_to_pllbck(CONFIG_USBCLK_DIV - 1); + pmc_enable_udpck(); + return; + } +#endif +} + +/** + * \brief Disable the USB clock. + * + * \note This implementation does not switch off the PLL, it just turns off the USB clock. + */ +void sysclk_disable_usb(void) +{ + pmc_disable_udpck(); +} +#endif // CONFIG_USBCLK_SOURCE + +void sysclk_init(void) +{ + /* Set flash wait state to max in case the below clock switching. */ + system_init_flash(CHIP_FREQ_CPU_MAX); + + /* Config system clock setting */ + if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_SLCK_RC) { + osc_enable(OSC_SLCK_32K_RC); + osc_wait_ready(OSC_SLCK_32K_RC); + pmc_switch_mck_to_sclk(CONFIG_SYSCLK_PRES); + } + + else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_SLCK_XTAL) { + osc_enable(OSC_SLCK_32K_XTAL); + osc_wait_ready(OSC_SLCK_32K_XTAL); + pmc_switch_mck_to_sclk(CONFIG_SYSCLK_PRES); + } + + else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_SLCK_BYPASS) { + osc_enable(OSC_SLCK_32K_BYPASS); + osc_wait_ready(OSC_SLCK_32K_BYPASS); + pmc_switch_mck_to_sclk(CONFIG_SYSCLK_PRES); + } + + else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_4M_RC) { + /* Already running from SYSCLK_SRC_MAINCK_4M_RC */ + } + + else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_8M_RC) { + osc_enable(OSC_MAINCK_8M_RC); + osc_wait_ready(OSC_MAINCK_8M_RC); + pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES); + } + + else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_12M_RC) { + osc_enable(OSC_MAINCK_12M_RC); + osc_wait_ready(OSC_MAINCK_12M_RC); + pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES); + } + + else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_XTAL) { + osc_enable(OSC_MAINCK_XTAL); + osc_wait_ready(OSC_MAINCK_XTAL); + pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES); + } + + else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) { + osc_enable(OSC_MAINCK_BYPASS); + osc_wait_ready(OSC_MAINCK_BYPASS); + pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES); + } + +#ifdef CONFIG_PLL0_SOURCE + else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) { + struct pll_config pllcfg; + + pll_enable_source(CONFIG_PLL0_SOURCE); + pll_config_defaults(&pllcfg, 0); + pll_enable(&pllcfg, 0); + pll_wait_for_lock(0); + pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES); + } +#endif + +#ifdef CONFIG_PLL1_SOURCE + else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLBCK) { + struct pll_config pllcfg; + + pll_enable_source(CONFIG_PLL1_SOURCE); + pll_config_defaults(&pllcfg, 1); + pll_enable(&pllcfg, 1); + pll_wait_for_lock(1); + pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES); + } +#endif + + /* Update the SystemFrequency variable */ + SystemCoreClockUpdate(); + + /* Set a flash wait state depending on the new cpu frequency */ + system_init_flash(sysclk_get_cpu_hz()); + +#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC) + /* Signal that the internal frequencies are setup */ + sysclk_initialized = 1; +#endif +} + +//! @} + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/sysclk.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/sysclk.h new file mode 100644 index 0000000..56e8811 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sam4s/sysclk.h @@ -0,0 +1,447 @@ +/** + * \file + * + * \brief Chip-specific system clock management functions. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef CHIP_SYSCLK_H_INCLUDED +#define CHIP_SYSCLK_H_INCLUDED + +#include +#include + +/** + * \page sysclk_quickstart Quick Start Guide for the System Clock Management service (SAM4S) + * + * This is the quick start guide for the \ref sysclk_group "System Clock Management" + * service, with step-by-step instructions on how to configure and use the service for + * specific use cases. + * + * \section sysclk_quickstart_usecases System Clock Management use cases + * - \ref sysclk_quickstart_basic + * - \ref sysclk_quickstart_use_case_2 + * + * \section sysclk_quickstart_basic Basic usage of the System Clock Management service + * This section will present a basic use case for the System Clock Management service. + * This use case will configure the main system clock to 120MHz, using an internal PLL + * module to multiply the frequency of a crystal attached to the microcontroller. + * + * \subsection sysclk_quickstart_use_case_1_prereq Prerequisites + * - None + * + * \subsection sysclk_quickstart_use_case_1_setup_steps Initialization code + * Add to the application initialization code: + * \code + sysclk_init(); +\endcode + * + * \subsection sysclk_quickstart_use_case_1_setup_steps_workflow Workflow + * -# Configure the system clocks according to the settings in conf_clock.h: + * \code sysclk_init(); \endcode + * + * \subsection sysclk_quickstart_use_case_1_example_code Example code + * Add or uncomment the following in your conf_clock.h header file, commenting out all other + * definitions of the same symbol(s): + * \code + #define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_PLLACK + + // Fpll0 = (Fclk * PLL_mul) / PLL_div + #define CONFIG_PLL0_SOURCE PLL_SRC_MAINCK_XTAL + #define CONFIG_PLL0_MUL (120000000UL / BOARD_FREQ_MAINCK_XTAL) + #define CONFIG_PLL0_DIV 1 + + // Fbus = Fsys / BUS_div + #define CONFIG_SYSCLK_PRES SYSCLK_PRES_1 +\endcode + * + * \subsection sysclk_quickstart_use_case_1_example_workflow Workflow + * -# Configure the main system clock to use the output of the PLL module as its source: + * \code #define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_PLLACK \endcode + * -# Configure the PLL module to use the fast external fast crystal oscillator as its source: + * \code #define CONFIG_PLL0_SOURCE PLL_SRC_MAINCK_XTAL \endcode + * -# Configure the PLL module to multiply the external fast crystal oscillator frequency up to 120MHz: + * \code + #define CONFIG_PLL0_MUL (120000000UL / BOARD_FREQ_MAINCK_XTAL) + #define CONFIG_PLL0_DIV 1 +\endcode + * \note For user boards, \c BOARD_FREQ_MAINCK_XTAL should be defined in the board \c conf_board.h configuration + * file as the frequency of the fast crystal attached to the microcontroller. + * -# Configure the main clock to run at the full 120MHz, disable scaling of the main system clock speed: + * \code + #define CONFIG_SYSCLK_PRES SYSCLK_PRES_1 +\endcode + * \note Some dividers are powers of two, while others are integer division factors. Refer to the + * formulas in the conf_clock.h template commented above each division define. + */ + +/** + * \page sysclk_quickstart_use_case_2 Advanced use case - Peripheral Bus Clock Management (SAM4S) + * + * \section sysclk_quickstart_use_case_2 Advanced use case - Peripheral Bus Clock Management + * This section will present a more advanced use case for the System Clock Management service. + * This use case will configure the main system clock to 120MHz, using an internal PLL + * module to multiply the frequency of a crystal attached to the microcontroller. The USB clock + * will be configured via a separate PLL module. + * + * \subsection sysclk_quickstart_use_case_2_prereq Prerequisites + * - None + * + * \subsection sysclk_quickstart_use_case_2_setup_steps Initialization code + * Add to the application initialization code: + * \code + sysclk_init(); +\endcode + * + * \subsection sysclk_quickstart_use_case_2_setup_steps_workflow Workflow + * -# Configure the system clocks according to the settings in conf_clock.h: + * \code sysclk_init(); \endcode + * + * \subsection sysclk_quickstart_use_case_2_example_code Example code + * Add or uncomment the following in your conf_clock.h header file, commenting out all other + * definitions of the same symbol(s): + * \code + #define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_PLLACK + + // Fpll0 = (Fclk * PLL_mul) / PLL_div + #define CONFIG_PLL0_SOURCE PLL_SRC_MAINCK_XTAL + #define CONFIG_PLL0_MUL (120000000UL / BOARD_FREQ_MAINCK_XTAL) + #define CONFIG_PLL0_DIV 1 + + // Fbus = Fsys / BUS_div + #define CONFIG_SYSCLK_PRES SYSCLK_PRES_1 + + // Fusb = Fsys / USB_div + #define CONFIG_USBCLK_SOURCE USBCLK_SRC_PLL1 + #define CONFIG_USBCLK_DIV 1 + + // Fpll1 = (Fclk * PLL_mul) / PLL_div + #define CONFIG_PLL1_SOURCE PLL_SRC_MAINCK_XTAL + #define CONFIG_PLL1_MUL (48000000UL / BOARD_FREQ_MAINCK_XTAL) + #define CONFIG_PLL1_DIV 1 +\endcode + * + * \subsection sysclk_quickstart_use_case_2_example_workflow Workflow + * -# Configure the main system clock to use the output of the PLL0 module as its source: + * \code #define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_PLLACK \endcode + * -# Configure the PLL0 module to use the fast external fast crystal oscillator as its source: + * \code #define CONFIG_PLL0_SOURCE PLL_SRC_MAINCK_XTAL \endcode + * -# Configure the PLL0 module to multiply the external fast crystal oscillator frequency up to 120MHz: + * \code + #define CONFIG_PLL0_MUL (120000000UL / BOARD_FREQ_MAINCK_XTAL) + #define CONFIG_PLL0_DIV 1 +\endcode + * \note For user boards, \c BOARD_FREQ_MAINCK_XTAL should be defined in the board \c conf_board.h configuration + * file as the frequency of the fast crystal attached to the microcontroller. + * -# Configure the main clock to run at the full 120MHz, disable scaling of the main system clock speed: + * \code + #define CONFIG_SYSCLK_PRES SYSCLK_PRES_1 +\endcode + * \note Some dividers are powers of two, while others are integer division factors. Refer to the + * formulas in the conf_clock.h template commented above each division define. + * -# Configure the USB module clock to use the output of the PLL1 module as its source: + * \code #define CONFIG_SYSCLK_SOURCE USBCLK_SRC_PLL1 \endcode + * -# Configure the PLL1 module to use the fast external fast crystal oscillator as its source: + * \code #define CONFIG_PLL1_SOURCE PLL_SRC_MAINCK_XTAL \endcode + * -# Configure the PLL1 module to multiply the external fast crystal oscillator frequency up to 48MHz: + * \code + #define CONFIG_PLL1_MUL (48000000UL / BOARD_FREQ_MAINCK_XTAL) + #define CONFIG_PLL1_DIV 1 +\endcode + */ + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/** + * \weakgroup sysclk_group + * @{ + */ + +//! \name Configuration Symbols +//@{ +/** + * \def CONFIG_SYSCLK_SOURCE + * \brief Initial/static main system clock source + * + * The main system clock will be configured to use this clock during + * initialization. + */ +#ifndef CONFIG_SYSCLK_SOURCE +# define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_MAINCK_4M_RC +#endif +/** + * \def CONFIG_SYSCLK_PRES + * \brief Initial CPU clock divider (mck) + * + * The MCK will run at + * \f[ + * f_{MCK} = \frac{f_{sys}}{\mathrm{CONFIG\_SYSCLK\_PRES}}\,\mbox{Hz} + * \f] + * after initialization. + */ +#ifndef CONFIG_SYSCLK_PRES +# define CONFIG_SYSCLK_PRES 0 +#endif + +//@} + +//! \name Master Clock Sources (MCK) +//@{ +#define SYSCLK_SRC_SLCK_RC 0 //!< Internal 32kHz RC oscillator as master source clock +#define SYSCLK_SRC_SLCK_XTAL 1 //!< External 32kHz crystal oscillator as master source clock +#define SYSCLK_SRC_SLCK_BYPASS 2 //!< External 32kHz bypass oscillator as master source clock +#define SYSCLK_SRC_MAINCK_4M_RC 3 //!< Internal 4MHz RC oscillator as master source clock +#define SYSCLK_SRC_MAINCK_8M_RC 4 //!< Internal 8MHz RC oscillator as master source clock +#define SYSCLK_SRC_MAINCK_12M_RC 5 //!< Internal 12MHz RC oscillator as master source clock +#define SYSCLK_SRC_MAINCK_XTAL 6 //!< External crystal oscillator as master source clock +#define SYSCLK_SRC_MAINCK_BYPASS 7 //!< External bypass oscillator as master source clock +#define SYSCLK_SRC_PLLACK 8 //!< Use PLLACK as master source clock +#define SYSCLK_SRC_PLLBCK 9 //!< Use PLLBCK as master source clock +//@} + +//! \name Master Clock Prescalers (MCK) +//@{ +#define SYSCLK_PRES_1 PMC_MCKR_PRES_CLK_1 //!< Set master clock prescaler to 1 +#define SYSCLK_PRES_2 PMC_MCKR_PRES_CLK_2 //!< Set master clock prescaler to 2 +#define SYSCLK_PRES_4 PMC_MCKR_PRES_CLK_4 //!< Set master clock prescaler to 4 +#define SYSCLK_PRES_8 PMC_MCKR_PRES_CLK_8 //!< Set master clock prescaler to 8 +#define SYSCLK_PRES_16 PMC_MCKR_PRES_CLK_16 //!< Set master clock prescaler to 16 +#define SYSCLK_PRES_32 PMC_MCKR_PRES_CLK_32 //!< Set master clock prescaler to 32 +#define SYSCLK_PRES_64 PMC_MCKR_PRES_CLK_64 //!< Set master clock prescaler to 64 +#define SYSCLK_PRES_3 PMC_MCKR_PRES_CLK_3 //!< Set master clock prescaler to 3 +//@} + +//! \name USB Clock Sources +//@{ +#define USBCLK_SRC_PLL0 0 //!< Use PLLA +#define USBCLK_SRC_PLL1 1 //!< Use PLLB +//@} + +/** + * \def CONFIG_USBCLK_SOURCE + * \brief Configuration symbol for the USB generic clock source + * + * Sets the clock source to use for the USB. The source must also be properly + * configured. + * + * Define this to one of the \c USBCLK_SRC_xxx settings. Leave it undefined if + * USB is not required. + */ +#ifdef __DOXYGEN__ +# define CONFIG_USBCLK_SOURCE +#endif + +/** + * \def CONFIG_USBCLK_DIV + * \brief Configuration symbol for the USB generic clock divider setting + * + * Sets the clock division for the USB generic clock. If a USB clock source is + * selected with CONFIG_USBCLK_SOURCE, this configuration symbol must also be + * defined. + */ +#ifdef __DOXYGEN__ +# define CONFIG_USBCLK_DIV +#endif + +/** + * \name Querying the system clock + * + * The following functions may be used to query the current frequency of + * the system clock and the CPU and bus clocks derived from it. + * sysclk_get_main_hz() and sysclk_get_cpu_hz() can be assumed to be + * available on all platforms, although some platforms may define + * additional accessors for various chip-internal bus clocks. These are + * usually not intended to be queried directly by generic code. + */ +//@{ + +/** + * \brief Return the current rate in Hz of the main system clock + * + * \todo This function assumes that the main clock source never changes + * once it's been set up, and that PLL0 always runs at the compile-time + * configured default rate. While this is probably the most common + * configuration, which we want to support as a special case for + * performance reasons, we will at some point need to support more + * dynamic setups as well. + */ +#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC) +extern uint32_t sysclk_initialized; +#endif +static inline uint32_t sysclk_get_main_hz(void) +{ +#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC) + if (!sysclk_initialized ) { + return OSC_MAINCK_4M_RC_HZ; + } +#endif + + /* Config system clock setting */ + if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_SLCK_RC) { + return OSC_SLCK_32K_RC_HZ; + } else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_SLCK_XTAL) { + return OSC_SLCK_32K_XTAL_HZ; + } else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_SLCK_BYPASS) { + return OSC_SLCK_32K_BYPASS_HZ; + } else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_4M_RC) { + return OSC_MAINCK_4M_RC_HZ; + } else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_8M_RC) { + return OSC_MAINCK_8M_RC_HZ; + } else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_12M_RC) { + return OSC_MAINCK_12M_RC_HZ; + } else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_XTAL) { + return OSC_MAINCK_XTAL_HZ; + } else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) { + return OSC_MAINCK_BYPASS_HZ; + } +#ifdef CONFIG_PLL0_SOURCE + else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) { + return pll_get_default_rate(0); + } +#endif + +#ifdef CONFIG_PLL1_SOURCE + else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLBCK) { + return pll_get_default_rate(1); + } +#endif + + else { + /* unhandled_case(CONFIG_SYSCLK_SOURCE); */ + return 0; + } +} + +/** + * \brief Return the current rate in Hz of the CPU clock + * + * \todo This function assumes that the CPU always runs at the system + * clock frequency. We want to support at least two more scenarios: + * Fixed CPU/bus clock dividers (config symbols) and dynamic CPU/bus + * clock dividers (which may change at run time). Ditto for all the bus + * clocks. + * + * \return Frequency of the CPU clock, in Hz. + */ +static inline uint32_t sysclk_get_cpu_hz(void) +{ + /* CONFIG_SYSCLK_PRES is the register value for setting the expected */ + /* prescaler, not an immediate value. */ + return sysclk_get_main_hz() / + ((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : + (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))); +} + +/** + * \brief Retrieves the current rate in Hz of the peripheral clocks. + * + * \return Frequency of the peripheral clocks, in Hz. + */ +static inline uint32_t sysclk_get_peripheral_hz(void) +{ + /* CONFIG_SYSCLK_PRES is the register value for setting the expected */ + /* prescaler, not an immediate value. */ + return sysclk_get_main_hz() / + ((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : + (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))); +} + +/** + * \brief Retrieves the current rate in Hz of the Peripheral Bus clock attached + * to the specified peripheral. + * + * \param module Pointer to the module's base address. + * + * \return Frequency of the bus attached to the specified peripheral, in Hz. + */ +static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module) +{ + UNUSED(module); + return sysclk_get_peripheral_hz(); +} +//@} + +//! \name Enabling and disabling synchronous clocks +//@{ + +/** + * \brief Enable a peripheral's clock. + * + * \param ul_id Id (number) of the peripheral clock. + */ +static inline void sysclk_enable_peripheral_clock(uint32_t ul_id) +{ + pmc_enable_periph_clk(ul_id); +} + +/** + * \brief Disable a peripheral's clock. + * + * \param ul_id Id (number) of the peripheral clock. + */ +static inline void sysclk_disable_peripheral_clock(uint32_t ul_id) +{ + pmc_disable_periph_clk(ul_id); +} + +//@} + +//! \name System Clock Source and Prescaler configuration +//@{ + +extern void sysclk_set_prescalers(uint32_t ul_pres); +extern void sysclk_set_source(uint32_t ul_src); + +//@} + +extern void sysclk_enable_usb(void); +extern void sysclk_disable_usb(void); + +extern void sysclk_init(void); + +//! @} + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond + +#endif /* CHIP_SYSCLK_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sysclk.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sysclk.h new file mode 100644 index 0000000..fda18ec --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/clock/sysclk.h @@ -0,0 +1,184 @@ +/** + * \file + * + * \brief System clock management + * + * Copyright (c) 2010-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef SYSCLK_H_INCLUDED +#define SYSCLK_H_INCLUDED + +#include "parts.h" +#include "conf_clock.h" + +#if SAM3S +# include "sam3s/sysclk.h" +#elif SAM3U +# include "sam3u/sysclk.h" +#elif SAM3N +# include "sam3n/sysclk.h" +#elif SAM3XA +# include "sam3x/sysclk.h" +#elif SAM4S +# include "sam4s/sysclk.h" +#elif SAM4E +# include "sam4e/sysclk.h" +#elif SAM4C +# include "sam4c/sysclk.h" +#elif SAM4CM +# include "sam4cm/sysclk.h" +#elif SAM4CP +# include "sam4cp/sysclk.h" +#elif SAM4L +# include "sam4l/sysclk.h" +#elif SAM4N +# include "sam4n/sysclk.h" +#elif SAMG +# include "samg/sysclk.h" +#elif SAMV71 +# include "samv71/sysclk.h" +#elif SAMV70 +# include "samv70/sysclk.h" +#elif SAME70 +# include "same70/sysclk.h" +#elif SAMS70 +# include "sams70/sysclk.h" +#elif (UC3A0 || UC3A1) +# include "uc3a0_a1/sysclk.h" +#elif UC3A3 +# include "uc3a3_a4/sysclk.h" +#elif UC3B +# include "uc3b0_b1/sysclk.h" +#elif UC3C +# include "uc3c/sysclk.h" +#elif UC3D +# include "uc3d/sysclk.h" +#elif UC3L +# include "uc3l/sysclk.h" +#elif XMEGA +# include "xmega/sysclk.h" +#elif MEGA +# include "mega/sysclk.h" +#else +# error Unsupported chip type +#endif + +/** + * \defgroup clk_group Clock Management + */ + +/** + * \ingroup clk_group + * \defgroup sysclk_group System Clock Management + * + * See \ref sysclk_quickstart. + * + * The sysclk API covers the system clock and all + * clocks derived from it. The system clock is a chip-internal clock on + * which all synchronous clocks, i.e. CPU and bus/peripheral + * clocks, are based. The system clock is typically generated from one + * of a variety of sources, which may include crystal and RC oscillators + * as well as PLLs. The clocks derived from the system clock are + * sometimes also known as synchronous clocks, since they + * always run synchronously with respect to each other, as opposed to + * generic clocks which may run from different oscillators or + * PLLs. + * + * Most applications should simply call sysclk_init() to initialize + * everything related to the system clock and its source (oscillator, + * PLL or DFLL), and leave it at that. More advanced applications, and + * platform-specific drivers, may require additional services from the + * clock system, some of which may be platform-specific. + * + * \section sysclk_group_platform Platform Dependencies + * + * The sysclk API is partially chip- or platform-specific. While all + * platforms provide mostly the same functionality, there are some + * variations around how different bus types and clock tree structures + * are handled. + * + * The following functions are available on all platforms with the same + * parameters and functionality. These functions may be called freely by + * portable applications, drivers and services: + * - sysclk_init() + * - sysclk_set_source() + * - sysclk_get_main_hz() + * - sysclk_get_cpu_hz() + * - sysclk_get_peripheral_bus_hz() + * + * The following functions are available on all platforms, but there may + * be variations in the function signature (i.e. parameters) and + * behavior. These functions are typically called by platform-specific + * parts of drivers, and applications that aren't intended to be + * portable: + * - sysclk_enable_peripheral_clock() + * - sysclk_disable_peripheral_clock() + * - sysclk_enable_module() + * - sysclk_disable_module() + * - sysclk_module_is_enabled() + * - sysclk_set_prescalers() + * + * All other functions should be considered platform-specific. + * Enabling/disabling clocks to specific peripherals as well as + * determining the speed of these clocks should be done by calling + * functions provided by the driver for that peripheral. + * + * @{ + */ + +//! \name System Clock Initialization +//@{ +/** + * \fn void sysclk_init(void) + * \brief Initialize the synchronous clock system. + * + * This function will initialize the system clock and its source. This + * includes: + * - Mask all synchronous clocks except for any clocks which are + * essential for normal operation (for example internal memory + * clocks). + * - Set up the system clock prescalers as specified by the + * application's configuration file. + * - Enable the clock source specified by the application's + * configuration file (oscillator or PLL) and wait for it to become + * stable. + * - Set the main system clock source to the clock specified by the + * application's configuration file. + * + * Since all non-essential peripheral clocks are initially disabled, it + * is the responsibility of the peripheral driver to re-enable any + * clocks that are needed for normal operation. + */ +//@} + +//! @} + +#endif /* SYSCLK_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/delay/delay.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/delay/delay.h new file mode 100644 index 0000000..dd01b47 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/delay/delay.h @@ -0,0 +1,129 @@ +/** + * \file + * + * \brief Common Delay Service + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef _DELAY_H_ +#define _DELAY_H_ + +#ifdef __cplusplus +extern "C" { +#endif + +#include + +#if UC3 +# include +#elif XMEGA +# include "xmega/cycle_counter.h" +#elif MEGA +# include "mega/cycle_counter.h" +#elif SAM +# include "sam/cycle_counter.h" +#endif + +/** + * @defgroup group_common_services_delay Busy-Wait Delay Routines + * + * This module provides simple loop-based delay routines for those + * applications requiring a brief wait during execution. Common API + * for UC3, XMEGA, and AVR MEGA. + * + * @{ + */ + +/** + * @def F_CPU + * @brief MCU Clock Frequency (Hertz) + * + * @deprecated + * The \ref F_CPU configuration constant is used for compatibility with the + * \ref group_common_services_delay routines. The common loop-based delay + * routines are designed to use the \ref clk_group modules while anticipating + * support for legacy applications assuming a statically defined clock + * frequency. Applications using a statically configured MCU clock frequency + * can define \ref F_CPU (Hertz), in which case the common delay routines will + * use this value rather than calling sysclk_get_cpu_hz() to get the current + * MCU clock frequency. + */ +#ifndef F_CPU +# define F_CPU sysclk_get_cpu_hz() +#endif + +/** + * @def delay_init + * + * @brief Initialize the delay driver. + * @param fcpu_hz CPU frequency in Hz + * + * @deprecated + * This function is provided for compatibility with ASF applications that + * may not have been updated to configure the system clock via the common + * clock service; e.g. sysclk_init() and a configuration header file are + * used to configure clocks. + * + * The functions in this module call \ref sysclk_get_cpu_hz() function to + * obtain the system clock frequency. + */ +#define delay_init(fcpu_hz) + +/** + * @def delay_s + * @brief Delay in seconds. + * @param delay Delay in seconds + */ +#define delay_s(delay) ((delay) ? cpu_delay_ms(1000 * delay, F_CPU) : cpu_delay_us(1, F_CPU)) + +/** + * @def delay_ms + * @brief Delay in milliseconds. + * @param delay Delay in milliseconds + */ +#define delay_ms(delay) ((delay) ? cpu_delay_ms(delay, F_CPU) : cpu_delay_us(1, F_CPU)) + +/** + * @def delay_us + * @brief Delay in microseconds. + * @param delay Delay in microseconds + */ +#define delay_us(delay) ((delay) ? cpu_delay_us(delay, F_CPU) : cpu_delay_us(1, F_CPU)) + +#ifdef __cplusplus +} +#endif + +/** + * @} + */ + +#endif /* _DELAY_H_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/delay/sam/cycle_counter.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/delay/sam/cycle_counter.c new file mode 100644 index 0000000..ab41bcd --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/delay/sam/cycle_counter.c @@ -0,0 +1,51 @@ +/** + * \file + * + * \brief ARM functions for busy-wait delay loops + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "cycle_counter.h" + +// Delay loop is put to SRAM so that FWS will not affect delay time +OPTIMIZE_HIGH +RAMFUNC +void portable_delay_cycles(unsigned long n) +{ + UNUSED(n); + + __asm ( + "loop: DMB \n" + "SUBS R0, R0, #1 \n" + "BNE.N loop " + ); +} diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/delay/sam/cycle_counter.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/delay/sam/cycle_counter.h new file mode 100644 index 0000000..5cd613f --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/delay/sam/cycle_counter.h @@ -0,0 +1,116 @@ +/** + * \file + * + * \brief ARM functions for busy-wait delay loops + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef _cycle_counter_h_ +#define _cycle_counter_h_ + +#ifdef __cplusplus +extern "C" { +#endif + + +#include + +/** + * @name Convenience functions for busy-wait delay loops + * + * @def delay_cycles + * @brief Delay program execution for a specified number of CPU cycles. + * @param n number of CPU cycles to wait + * + * @def cpu_delay_ms + * @brief Delay program execution for a specified number of milliseconds. + * @param delay number of milliseconds to wait + * @param f_cpu CPU frequency in Hertz + * + * @def cpu_delay_us + * @brief Delay program execution for a specified number of microseconds. + * @param delay number of microseconds to wait + * @param f_cpu CPU frequency in Hertz + * + * @def cpu_ms_2_cy + * @brief Convert milli-seconds into CPU cycles. + * @param ms number of milliseconds + * @param f_cpu CPU frequency in Hertz + * @return the converted number of CPU cycles + * + * @def cpu_us_2_cy + * @brief Convert micro-seconds into CPU cycles. + * @param ms number of microseconds + * @param f_cpu CPU frequency in Hertz + * @return the converted number of CPU cycles + * + * @{ + */ + +/** + * \brief Delay loop to delay n number of cycles + * + * \note The function runs in internal RAM so that flash wait states + * will not affect the delay time. + * + * \param n Number of cycles + */ +void portable_delay_cycles(unsigned long n); + +/* Cortex-M7 is faster than Cortex-M3/M4/M0+ */ +#ifdef __CM7_REV + +# define cpu_ms_2_cy(ms, f_cpu) \ + (((uint64_t)(ms) * (f_cpu) + (uint64_t)(5.932e3 - 1ul)) / (uint64_t)5.932e3) +# define cpu_us_2_cy(us, f_cpu) \ + (((uint64_t)(us) * (f_cpu) + (uint64_t)(5.932e6 - 1ul)) / (uint64_t)5.932e6) + +#else + +# define cpu_ms_2_cy(ms, f_cpu) \ + (((uint64_t)(ms) * (f_cpu) + (uint64_t)(14e3 - 1ul)) / (uint64_t)14e3) +# define cpu_us_2_cy(us, f_cpu) \ + (((uint64_t)(us) * (f_cpu) + (uint64_t)(14e6 - 1ul)) / (uint64_t)14e6) + +#endif + +#define delay_cycles portable_delay_cycles + +#define cpu_delay_ms(delay, f_cpu) delay_cycles(cpu_ms_2_cy(delay, f_cpu)) +#define cpu_delay_us(delay, f_cpu) delay_cycles(cpu_us_2_cy(delay, f_cpu)) +//! @} + + +#ifdef __cplusplus +} +#endif + +#endif /* _cycle_counter_h_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/ioport/ioport.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/ioport/ioport.h new file mode 100644 index 0000000..d392457 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/ioport/ioport.h @@ -0,0 +1,538 @@ +/** + * \file + * + * \brief Common IOPORT service main header file for AVR, UC3 and ARM + * architectures. + * + * Copyright (c) 2012-2020 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef IOPORT_H +#define IOPORT_H + +#ifdef __cplusplus +extern "C" { +#endif + +#include +#include + +/** + * \defgroup ioport_group Common IOPORT API + * + * See \ref ioport_quickstart. + * + * This is common IOPORT service for GPIO pin configuration and control in a + * standardized manner across the MEGA, MEGA_RF, XMEGA, UC3 and ARM devices. + * + * Port pin control code is optimized for each platform, and should produce + * both compact and fast execution times when used with constant values. + * + * \section dependencies Dependencies + * This driver depends on the following modules: + * - \ref sysclk_group for clock speed and functions. + * @{ + */ + +/** + * \def IOPORT_CREATE_PIN(port, pin) + * \brief Create IOPORT pin number + * + * Create a IOPORT pin number for use with the IOPORT functions. + * + * \param port IOPORT port (e.g. PORTA, PA or PIOA depending on chosen + * architecture) + * \param pin IOPORT zero-based index of the I/O pin + */ + +/** \brief IOPORT pin directions */ +enum ioport_direction { + IOPORT_DIR_INPUT, /*!< IOPORT input direction */ + IOPORT_DIR_OUTPUT, /*!< IOPORT output direction */ +}; + +/** \brief IOPORT levels */ +enum ioport_value { + IOPORT_PIN_LEVEL_LOW, /*!< IOPORT pin value low */ + IOPORT_PIN_LEVEL_HIGH, /*!< IOPORT pin value high */ +}; + +#if MEGA_RF +/** \brief IOPORT edge sense modes */ +enum ioport_sense { + IOPORT_SENSE_LEVEL, /*!< IOPORT sense low level */ + IOPORT_SENSE_BOTHEDGES, /*!< IOPORT sense both rising and falling edges */ + IOPORT_SENSE_FALLING, /*!< IOPORT sense falling edges */ + IOPORT_SENSE_RISING, /*!< IOPORT sense rising edges */ +}; +#elif SAM && !SAM4L +/** \brief IOPORT edge sense modes */ +enum ioport_sense { + IOPORT_SENSE_BOTHEDGES, /*!< IOPORT sense both rising and falling edges */ + IOPORT_SENSE_FALLING, /*!< IOPORT sense falling edges */ + IOPORT_SENSE_RISING, /*!< IOPORT sense rising edges */ + IOPORT_SENSE_LEVEL_LOW, /*!< IOPORT sense low level */ + IOPORT_SENSE_LEVEL_HIGH,/*!< IOPORT sense High level */ +}; +#elif XMEGA +enum ioport_sense { + IOPORT_SENSE_BOTHEDGES, /*!< IOPORT sense both rising and falling edges */ + IOPORT_SENSE_RISING, /*!< IOPORT sense rising edges */ + IOPORT_SENSE_FALLING, /*!< IOPORT sense falling edges */ + IOPORT_SENSE_LEVEL_LOW, /*!< IOPORT sense low level */ +}; +#else +enum ioport_sense { + IOPORT_SENSE_BOTHEDGES, /*!< IOPORT sense both rising and falling edges */ + IOPORT_SENSE_RISING, /*!< IOPORT sense rising edges */ + IOPORT_SENSE_FALLING, /*!< IOPORT sense falling edges */ +}; +#endif + + +#if XMEGA +# include "xmega/ioport.h" +# if defined(IOPORT_XMEGA_COMPAT) +# include "xmega/ioport_compat.h" +# endif +#elif MEGA +# include "mega/ioport.h" +#elif UC3 +# include "uc3/ioport.h" +#elif SAM +# if SAM4L +# include "sam/ioport_gpio.h" +# elif (SAMD20 | SAMD21 | SAML21| SAMR34 |SAMR35 | WLR089) +# include "sam0/ioport.h" +# else +# include "sam/ioport_pio.h" +# endif +#endif + +/** + * \brief Initializes the IOPORT service, ready for use. + * + * This function must be called before using any other functions in the IOPORT + * service. + */ +static inline void ioport_init(void) +{ + arch_ioport_init(); +} + +/** + * \brief Enable an IOPORT pin, based on a pin created with \ref + * IOPORT_CREATE_PIN(). + * + * \param pin IOPORT pin to enable + */ +static inline void ioport_enable_pin(ioport_pin_t pin) +{ + arch_ioport_enable_pin(pin); +} + +/** + * \brief Enable multiple pins in a single IOPORT port. + * + * \param port IOPORT port to enable + * \param mask Mask of pins within the port to enable + */ +static inline void ioport_enable_port(ioport_port_t port, + ioport_port_mask_t mask) +{ + arch_ioport_enable_port(port, mask); +} + +/** + * \brief Disable IOPORT pin, based on a pin created with \ref + * IOPORT_CREATE_PIN(). + * + * \param pin IOPORT pin to disable + */ +static inline void ioport_disable_pin(ioport_pin_t pin) +{ + arch_ioport_disable_pin(pin); +} + +/** + * \brief Disable multiple pins in a single IOPORT port. + * + * \param port IOPORT port to disable + * \param mask Pin mask of pins to disable + */ +static inline void ioport_disable_port(ioport_port_t port, + ioport_port_mask_t mask) +{ + arch_ioport_disable_port(port, mask); +} + +/** + * \brief Set multiple pin modes in a single IOPORT port, such as pull-up, + * pull-down, etc. configuration. + * + * \param port IOPORT port to configure + * \param mask Pin mask of pins to configure + * \param mode Mode masks to configure for the specified pins (\ref + * ioport_modes) + */ +static inline void ioport_set_port_mode(ioport_port_t port, + ioport_port_mask_t mask, ioport_mode_t mode) +{ + arch_ioport_set_port_mode(port, mask, mode); +} + +/** + * \brief Set pin mode for one single IOPORT pin. + * + * \param pin IOPORT pin to configure + * \param mode Mode masks to configure for the specified pin (\ref ioport_modes) + */ +static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode) +{ + arch_ioport_set_pin_mode(pin, mode); +} + +/** + * \brief Reset multiple pin modes in a specified IOPORT port to defaults. + * + * \param port IOPORT port to configure + * \param mask Mask of pins whose mode configuration is to be reset + */ +static inline void ioport_reset_port_mode(ioport_port_t port, + ioport_port_mask_t mask) +{ + arch_ioport_set_port_mode(port, mask, 0); +} + +/** + * \brief Reset pin mode configuration for a single IOPORT pin + * + * \param pin IOPORT pin to configure + */ +static inline void ioport_reset_pin_mode(ioport_pin_t pin) +{ + arch_ioport_set_pin_mode(pin, 0); +} + +/** + * \brief Set I/O direction for a group of pins in a single IOPORT. + * + * \param port IOPORT port to configure + * \param mask Pin mask of pins to configure + * \param dir Direction to set for the specified pins (\ref ioport_direction) + */ +static inline void ioport_set_port_dir(ioport_port_t port, + ioport_port_mask_t mask, enum ioport_direction dir) +{ + arch_ioport_set_port_dir(port, mask, dir); +} + +/** + * \brief Set direction for a single IOPORT pin. + * + * \param pin IOPORT pin to configure + * \param dir Direction to set for the specified pin (\ref ioport_direction) + */ +static inline void ioport_set_pin_dir(ioport_pin_t pin, + enum ioport_direction dir) +{ + arch_ioport_set_pin_dir(pin, dir); +} + +/** + * \brief Set an IOPORT pin to a specified logical value. + * + * \param pin IOPORT pin to configure + * \param level Logical value of the pin + */ +static inline void ioport_set_pin_level(ioport_pin_t pin, bool level) +{ + arch_ioport_set_pin_level(pin, level); +} + +/** + * \brief Set a group of IOPORT pins in a single port to a specified logical + * value. + * + * \param port IOPORT port to write to + * \param mask Pin mask of pins to modify + * \param level Level of the pins to be modified + */ +static inline void ioport_set_port_level(ioport_port_t port, + ioport_port_mask_t mask, enum ioport_value level) +{ + arch_ioport_set_port_level(port, mask, level); +} + +/** + * \brief Get current value of an IOPORT pin, which has been configured as an + * input. + * + * \param pin IOPORT pin to read + * \return Current logical value of the specified pin + */ +static inline bool ioport_get_pin_level(ioport_pin_t pin) +{ + return arch_ioport_get_pin_level(pin); +} + +/** + * \brief Get current value of several IOPORT pins in a single port, which have + * been configured as an inputs. + * + * \param port IOPORT port to read + * \param mask Pin mask of pins to read + * \return Logical levels of the specified pins from the read port, returned as + * a mask. + */ +static inline ioport_port_mask_t ioport_get_port_level(ioport_pin_t port, + ioport_port_mask_t mask) +{ + return arch_ioport_get_port_level(port, mask); +} + +/** + * \brief Toggle the value of an IOPORT pin, which has previously configured as + * an output. + * + * \param pin IOPORT pin to toggle + */ +static inline void ioport_toggle_pin_level(ioport_pin_t pin) +{ + arch_ioport_toggle_pin_level(pin); +} + +/** + * \brief Toggle the values of several IOPORT pins located in a single port. + * + * \param port IOPORT port to modify + * \param mask Pin mask of pins to toggle + */ +static inline void ioport_toggle_port_level(ioport_port_t port, + ioport_port_mask_t mask) +{ + arch_ioport_toggle_port_level(port, mask); +} + +/** + * \brief Set the pin sense mode of a single IOPORT pin. + * + * \param pin IOPORT pin to configure + * \param pin_sense Edge to sense for the pin (\ref ioport_sense) + */ +static inline void ioport_set_pin_sense_mode(ioport_pin_t pin, + enum ioport_sense pin_sense) +{ + arch_ioport_set_pin_sense_mode(pin, pin_sense); +} + +/** + * \brief Set the pin sense mode of a multiple IOPORT pins on a single port. + * + * \param port IOPORT port to configure + * \param mask Bitmask if pins whose edge sense is to be configured + * \param pin_sense Edge to sense for the pins (\ref ioport_sense) + */ +static inline void ioport_set_port_sense_mode(ioport_port_t port, + ioport_port_mask_t mask, + enum ioport_sense pin_sense) +{ + arch_ioport_set_port_sense_mode(port, mask, pin_sense); +} + +/** + * \brief Convert a pin ID into a its port ID. + * + * \param pin IOPORT pin ID to convert + * \retval Port ID for the given pin ID + */ +static inline ioport_port_t ioport_pin_to_port_id(ioport_pin_t pin) +{ + return arch_ioport_pin_to_port_id(pin); +} + +/** + * \brief Convert a pin ID into a bitmask mask for the given pin on its port. + * + * \param pin IOPORT pin ID to convert + * \retval Bitmask with a bit set that corresponds to the given pin ID in its port + */ +static inline ioport_port_mask_t ioport_pin_to_mask(ioport_pin_t pin) +{ + return arch_ioport_pin_to_mask(pin); +} + +/** @} */ + +/** + * \page ioport_quickstart Quick start guide for the common IOPORT service + * + * This is the quick start guide for the \ref ioport_group, with + * step-by-step instructions on how to configure and use the service in a + * selection of use cases. + * + * The use cases contain several code fragments. The code fragments in the + * steps for setup can be copied into a custom initialization function, while + * the steps for usage can be copied into, e.g., the main application function. + * + * \section ioport_quickstart_basic Basic use case + * In this use case we will configure one IO pin for button input and one for + * LED control. Then it will read the button state and output it on the LED. + * + * \section ioport_quickstart_basic_setup Setup steps + * + * \subsection ioport_quickstart_basic_setup_code Example code + * \code + #define MY_LED IOPORT_CREATE_PIN(PORTA, 5) + #define MY_BUTTON IOPORT_CREATE_PIN(PORTA, 6) + + ioport_init(); + + ioport_set_pin_dir(MY_LED, IOPORT_DIR_OUTPUT); + ioport_set_pin_dir(MY_BUTTON, IOPORT_DIR_INPUT); + ioport_set_pin_mode(MY_BUTTON, IOPORT_MODE_PULLUP); +\endcode + * + * \subsection ioport_quickstart_basic_setup_flow Workflow + * -# It's useful to give the GPIOs symbolic names and this can be done with + * the \ref IOPORT_CREATE_PIN macro. We define one for a LED and one for a + * button. + * - \code + #define MY_LED IOPORT_CREATE_PIN(PORTA, 5) + #define MY_BUTTON IOPORT_CREATE_PIN(PORTA, 6) +\endcode + * - \note The usefulness of the \ref IOPORT_CREATE_PIN macro and port names + * differ between architectures: + * - MEGA, MEGA_RF and XMEGA: Use \ref IOPORT_CREATE_PIN macro with port definitions + * PORTA, PORTB ... + * - UC3: Most convenient to pick up the device header file pin definition + * and us it directly. E.g.: AVR32_PIN_PB06 + * - SAM: Most convenient to pick up the device header file pin definition + * and us it directly. E.g.: PIO_PA5_IDX
+ * \ref IOPORT_CREATE_PIN can also be used with port definitions + * PIOA, PIOB ... + * -# Initialize the ioport service. This typically enables the IO module if + * needed. + * - \code ioport_init(); \endcode + * -# Set the LED GPIO as output: + * - \code ioport_set_pin_dir(MY_LED, IOPORT_DIR_OUTPUT); \endcode + * -# Set the button GPIO as input: + * - \code ioport_set_pin_dir(MY_BUTTON, IOPORT_DIR_INPUT); \endcode + * -# Enable pull-up for the button GPIO: + * - \code ioport_set_pin_mode(MY_BUTTON, IOPORT_MODE_PULLUP); \endcode + * + * \section ioport_quickstart_basic_usage Usage steps + * + * \subsection ioport_quickstart_basic_usage_code Example code + * \code + bool value; + + value = ioport_get_pin_level(MY_BUTTON); + ioport_set_pin_level(MY_LED, value); +\endcode + * + * \subsection ioport_quickstart_basic_usage_flow Workflow + * -# Define a boolean variable for state storage: + * - \code bool value; \endcode + * -# Read out the button level into variable value: + * - \code value = ioport_get_pin_level(MY_BUTTON); \endcode + * -# Set the LED to read out value from the button: + * - \code ioport_set_pin_level(MY_LED, value); \endcode + * + * \section ioport_quickstart_advanced Advanced use cases + * - \subpage ioport_quickstart_use_case_1 : Port access + */ + +/** + * \page ioport_quickstart_use_case_1 Advanced use case doing port access + * + * In this case we will read out the pins from one whole port and write the + * read value to another port. + * + * \section ioport_quickstart_use_case_1_setup Setup steps + * + * \subsection ioport_quickstart_use_case_1_setup_code Example code + * \code + #define IN_PORT IOPORT_PORTA + #define OUT_PORT IOPORT_PORTB + #define MASK 0x00000060 + + ioport_init(); + + ioport_set_port_dir(IN_PORT, MASK, IOPORT_DIR_INPUT); + ioport_set_port_dir(OUT_PORT, MASK, IOPORT_DIR_OUTPUT); +\endcode + * + * \subsection ioport_quickstart_basic_setup_flow Workflow + * -# It's useful to give the ports symbolic names: + * - \code + #define IN_PORT IOPORT_PORTA + #define OUT_PORT IOPORT_PORTB +\endcode + * - \note The port names differ between architectures: + * - MEGA_RF, MEGA and XMEGA: There are predefined names for ports: IOPORT_PORTA, + * IOPORT_PORTB ... + * - UC3: Use the index value of the different IO blocks: 0, 1 ... + * - SAM: There are predefined names for ports: IOPORT_PIOA, IOPORT_PIOB + * ... + * -# Also useful to define a mask for the bits to work with: + * - \code #define MASK 0x00000060 \endcode + * -# Initialize the ioport service. This typically enables the IO module if + * needed. + * - \code ioport_init(); \endcode + * -# Set one of the ports as input: + * - \code ioport_set_pin_dir(IN_PORT, MASK, IOPORT_DIR_INPUT); \endcode + * -# Set the other port as output: + * - \code ioport_set_pin_dir(OUT_PORT, MASK, IOPORT_DIR_OUTPUT); \endcode + * + * \section ioport_quickstart_basic_usage Usage steps + * + * \subsection ioport_quickstart_basic_usage_code Example code + * \code + ioport_port_mask_t value; + + value = ioport_get_port_level(IN_PORT, MASK); + ioport_set_port_level(OUT_PORT, MASK, value); +\endcode + * + * \subsection ioport_quickstart_basic_usage_flow Workflow + * -# Define a variable for port date storage: + * - \code ioport_port_mask_t value; \endcode + * -# Read out from one port: + * - \code value = ioport_get_port_level(IN_PORT, MASK); \endcode + * -# Put the read data out on the other port: + * - \code ioport_set_port_level(OUT_PORT, MASK, value); \endcode + */ + +#ifdef __cplusplus +} +#endif + +#endif /* IOPORT_H */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/ioport/sam/ioport_pio.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/ioport/sam/ioport_pio.h new file mode 100644 index 0000000..76b4d06 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/services/ioport/sam/ioport_pio.h @@ -0,0 +1,373 @@ +/** + * \file + * + * \brief SAM architecture specific IOPORT service implementation header file. + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef IOPORT_SAM_H +#define IOPORT_SAM_H + +#include + +#define IOPORT_CREATE_PIN(port, pin) ((IOPORT_ ## port) * 32 + (pin)) +#define IOPORT_BASE_ADDRESS (uintptr_t)PIOA +#define IOPORT_PIO_OFFSET ((uintptr_t)PIOB - (uintptr_t)PIOA) + +#define IOPORT_PIOA 0 +#define IOPORT_PIOB 1 +#define IOPORT_PIOC 2 +#define IOPORT_PIOD 3 +#define IOPORT_PIOE 4 +#define IOPORT_PIOF 5 + +/** + * \weakgroup ioport_group + * \section ioport_modes IOPORT Modes + * + * For details on these please see the SAM Manual. + * + * @{ + */ + +/** \name IOPORT Mode bit definitions */ +/** @{ */ +#define IOPORT_MODE_MUX_MASK (0x7 << 0) /*!< MUX bits mask */ +#define IOPORT_MODE_MUX_BIT0 ( 1 << 0) /*!< MUX BIT0 mask */ + +#if SAM3N || SAM3S || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAMG || SAM4CP || SAMV71 || SAMV70 || SAME70 || SAMS70 +#define IOPORT_MODE_MUX_BIT1 ( 1 << 1) /*!< MUX BIT1 mask */ +#endif + +#define IOPORT_MODE_MUX_A ( 0 << 0) /*!< MUX function A */ +#define IOPORT_MODE_MUX_B ( 1 << 0) /*!< MUX function B */ + +#if SAM3N || SAM3S || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAMG || SAM4CP || SAMV71 || SAMV70 || SAME70 || SAMS70 +#define IOPORT_MODE_MUX_C ( 2 << 0) /*!< MUX function C */ +#define IOPORT_MODE_MUX_D ( 3 << 0) /*!< MUX function D */ +#endif + +#define IOPORT_MODE_PULLUP ( 1 << 3) /*!< Pull-up */ + +#if SAM3N || SAM3S || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAMG || SAM4CP || SAMV71 || SAMV70 || SAME70 || SAMS70 +#define IOPORT_MODE_PULLDOWN ( 1 << 4) /*!< Pull-down */ +#endif + +#define IOPORT_MODE_OPEN_DRAIN ( 1 << 5) /*!< Open drain */ + +#define IOPORT_MODE_GLITCH_FILTER ( 1 << 6) /*!< Glitch filter */ +#define IOPORT_MODE_DEBOUNCE ( 1 << 7) /*!< Input debounce */ +/** @} */ + +/** @} */ + +typedef uint32_t ioport_mode_t; +typedef uint32_t ioport_pin_t; +typedef uint32_t ioport_port_t; +typedef uint32_t ioport_port_mask_t; + +__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin) +{ + return pin >> 5; +} + +__always_inline static Pio *arch_ioport_port_to_base(ioport_port_t port) +{ +#if (SAM4C || SAM4CM || SAM4CP) + if (port == IOPORT_PIOC) { + return (Pio *)(uintptr_t)PIOC; +# ifdef ID_PIOD + } else if (port == IOPORT_PIOD) { + return (Pio *)(uintptr_t)PIOD; +# endif + } else { + return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS + + (IOPORT_PIO_OFFSET * port)); + } +#else + return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS + + (IOPORT_PIO_OFFSET * port)); +#endif +} + +__always_inline static Pio *arch_ioport_pin_to_base(ioport_pin_t pin) +{ + return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin)); +} + +__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin) +{ + return 1U << (pin & 0x1F); +} + +__always_inline static void arch_ioport_init(void) +{ +#ifdef ID_PIOA + sysclk_enable_peripheral_clock(ID_PIOA); +#endif +#ifdef ID_PIOB + sysclk_enable_peripheral_clock(ID_PIOB); +#endif +#ifdef ID_PIOC + sysclk_enable_peripheral_clock(ID_PIOC); +#endif +#ifdef ID_PIOD + sysclk_enable_peripheral_clock(ID_PIOD); +#endif +#ifdef ID_PIOE + sysclk_enable_peripheral_clock(ID_PIOE); +#endif +#ifdef ID_PIOF + sysclk_enable_peripheral_clock(ID_PIOF); +#endif +} + +__always_inline static void arch_ioport_enable_port(ioport_port_t port, + ioport_port_mask_t mask) +{ + arch_ioport_port_to_base(port)->PIO_PER = mask; +} + +__always_inline static void arch_ioport_disable_port(ioport_port_t port, + ioport_port_mask_t mask) +{ + arch_ioport_port_to_base(port)->PIO_PDR = mask; +} + +__always_inline static void arch_ioport_enable_pin(ioport_pin_t pin) +{ + arch_ioport_enable_port(arch_ioport_pin_to_port_id(pin), + arch_ioport_pin_to_mask(pin)); +} + +__always_inline static void arch_ioport_disable_pin(ioport_pin_t pin) +{ + arch_ioport_disable_port(arch_ioport_pin_to_port_id(pin), + arch_ioport_pin_to_mask(pin)); +} + +__always_inline static void arch_ioport_set_port_mode(ioport_port_t port, + ioport_port_mask_t mask, ioport_mode_t mode) +{ + Pio *base = arch_ioport_port_to_base(port); + + if (mode & IOPORT_MODE_PULLUP) { + base->PIO_PUER = mask; + } else { + base->PIO_PUDR = mask; + } + +#if defined(IOPORT_MODE_PULLDOWN) + if (mode & IOPORT_MODE_PULLDOWN) { + base->PIO_PPDER = mask; + } else { + base->PIO_PPDDR = mask; + } +#endif + + if (mode & IOPORT_MODE_OPEN_DRAIN) { + base->PIO_MDER = mask; + } else { + base->PIO_MDDR = mask; + } + + if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) { + base->PIO_IFER = mask; + } else { + base->PIO_IFDR = mask; + } + + if (mode & IOPORT_MODE_DEBOUNCE) { +#if SAM3U || SAM3XA + base->PIO_DIFSR = mask; +#else + base->PIO_IFSCER = mask; +#endif + } else { +#if SAM3U || SAM3XA + base->PIO_SCIFSR = mask; +#else + base->PIO_IFSCDR = mask; +#endif + } + +#if !defined(IOPORT_MODE_MUX_BIT1) + if (mode & IOPORT_MODE_MUX_BIT0) { + base->PIO_ABSR |= mask; + } else { + base->PIO_ABSR &= ~mask; + } +#else + if (mode & IOPORT_MODE_MUX_BIT0) { + base->PIO_ABCDSR[0] |= mask; + } else { + base->PIO_ABCDSR[0] &= ~mask; + } + + if (mode & IOPORT_MODE_MUX_BIT1) { + base->PIO_ABCDSR[1] |= mask; + } else { + base->PIO_ABCDSR[1] &= ~mask; + } +#endif +} + +__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin, + ioport_mode_t mode) +{ + arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin), + arch_ioport_pin_to_mask(pin), mode); +} + +__always_inline static void arch_ioport_set_port_dir(ioport_port_t port, + ioport_port_mask_t mask, enum ioport_direction group_direction) +{ + Pio *base = arch_ioport_port_to_base(port); + + if (group_direction == IOPORT_DIR_OUTPUT) { + base->PIO_OER = mask; + } else if (group_direction == IOPORT_DIR_INPUT) { + base->PIO_ODR = mask; + } + + base->PIO_OWER = mask; +} + +__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin, + enum ioport_direction dir) +{ + Pio *base = arch_ioport_pin_to_base(pin); + + if (dir == IOPORT_DIR_OUTPUT) { + base->PIO_OER = arch_ioport_pin_to_mask(pin); + } else if (dir == IOPORT_DIR_INPUT) { + base->PIO_ODR = arch_ioport_pin_to_mask(pin); + } + + base->PIO_OWER = arch_ioport_pin_to_mask(pin); +} + +__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin, + bool level) +{ + Pio *base = arch_ioport_pin_to_base(pin); + + if (level) { + base->PIO_SODR = arch_ioport_pin_to_mask(pin); + } else { + base->PIO_CODR = arch_ioport_pin_to_mask(pin); + } +} + +__always_inline static void arch_ioport_set_port_level(ioport_port_t port, + ioport_port_mask_t mask, enum ioport_value level) +{ + Pio *base = arch_ioport_port_to_base(port); + + if (level){ + base->PIO_SODR = mask; + } else { + base->PIO_CODR = mask; + } +} + +__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin) +{ + return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin); +} + +__always_inline static ioport_port_mask_t arch_ioport_get_port_level( + ioport_port_t port, ioport_port_mask_t mask) +{ + return arch_ioport_port_to_base(port)->PIO_PDSR & mask; +} + +__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin) +{ + Pio *port = arch_ioport_pin_to_base(pin); + ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin); + + if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) { + port->PIO_CODR = mask; + } else { + port->PIO_SODR = mask; + } +} + +__always_inline static void arch_ioport_toggle_port_level(ioport_port_t port, + ioport_port_mask_t mask) +{ + arch_ioport_port_to_base(port)->PIO_ODSR ^= mask; +} + +__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port, + ioport_port_mask_t mask, enum ioport_sense pin_sense) +{ + Pio *base = arch_ioport_port_to_base(port); + /* AIMMR ELSR FRLHSR + * 0 X X IOPORT_SENSE_BOTHEDGES (Default) + * 1 0 0 IOPORT_SENSE_FALLING + * 1 0 1 IOPORT_SENSE_RISING + * 1 1 0 IOPORT_SENSE_LEVEL_LOW + * 1 1 1 IOPORT_SENSE_LEVEL_HIGH + */ + switch(pin_sense) { + case IOPORT_SENSE_LEVEL_LOW: + base->PIO_LSR = mask; + base->PIO_FELLSR = mask; + break; + case IOPORT_SENSE_LEVEL_HIGH: + base->PIO_LSR = mask; + base->PIO_REHLSR = mask; + break; + case IOPORT_SENSE_FALLING: + base->PIO_ESR = mask; + base->PIO_FELLSR = mask; + break; + case IOPORT_SENSE_RISING: + base->PIO_ESR = mask; + base->PIO_REHLSR = mask; + break; + default: + base->PIO_AIMDR = mask; + return; + } + base->PIO_AIMER = mask; +} + +__always_inline static void arch_ioport_set_pin_sense_mode(ioport_pin_t pin, + enum ioport_sense pin_sense) +{ + arch_ioport_set_port_sense_mode(arch_ioport_pin_to_port_id(pin), + arch_ioport_pin_to_mask(pin), pin_sense); +} + +#endif /* IOPORT_SAM_H */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/interrupt.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/interrupt.h new file mode 100644 index 0000000..450d0f9 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/interrupt.h @@ -0,0 +1,132 @@ +/** + * \file + * + * \brief Global interrupt management for 8- and 32-bit AVR + * + * Copyright (c) 2010-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ +#ifndef UTILS_INTERRUPT_H +#define UTILS_INTERRUPT_H + +#include + +#if XMEGA || MEGA +# include "interrupt/interrupt_avr8.h" +#elif UC3 +# include "interrupt/interrupt_avr32.h" +#elif SAM || SAMB +# include "interrupt/interrupt_sam_nvic.h" +#else +# error Unsupported device. +#endif + +/** + * \defgroup interrupt_group Global interrupt management + * + * This is a driver for global enabling and disabling of interrupts. + * + * @{ + */ + +#if defined(__DOXYGEN__) +/** + * \def CONFIG_INTERRUPT_FORCE_INTC + * \brief Force usage of the ASF INTC driver + * + * Predefine this symbol when preprocessing to force the use of the ASF INTC driver. + * This is useful to ensure compatibility across compilers and shall be used only when required + * by the application needs. + */ +# define CONFIG_INTERRUPT_FORCE_INTC +#endif + +//! \name Global interrupt flags +//@{ +/** + * \typedef irqflags_t + * \brief Type used for holding state of interrupt flag + */ + +/** + * \def cpu_irq_enable + * \brief Enable interrupts globally + */ + +/** + * \def cpu_irq_disable + * \brief Disable interrupts globally + */ + +/** + * \fn irqflags_t cpu_irq_save(void) + * \brief Get and clear the global interrupt flags + * + * Use in conjunction with \ref cpu_irq_restore. + * + * \return Current state of interrupt flags. + * + * \note This function leaves interrupts disabled. + */ + +/** + * \fn void cpu_irq_restore(irqflags_t flags) + * \brief Restore global interrupt flags + * + * Use in conjunction with \ref cpu_irq_save. + * + * \param flags State to set interrupt flag to. + */ + +/** + * \fn bool cpu_irq_is_enabled_flags(irqflags_t flags) + * \brief Check if interrupts are globally enabled in supplied flags + * + * \param flags Currents state of interrupt flags. + * + * \return True if interrupts are enabled. + */ + +/** + * \def cpu_irq_is_enabled + * \brief Check if interrupts are globally enabled + * + * \return True if interrupts are enabled. + */ +//@} + +//! @} + +/** + * \ingroup interrupt_group + * \defgroup interrupt_deprecated_group Deprecated interrupt definitions + */ + +#endif /* UTILS_INTERRUPT_H */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/interrupt/interrupt_sam_nvic.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/interrupt/interrupt_sam_nvic.c new file mode 100644 index 0000000..269b4ce --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/interrupt/interrupt_sam_nvic.c @@ -0,0 +1,76 @@ +/** + * \file + * + * \brief Global interrupt management for SAM D20, SAM3 and SAM4 (NVIC based) + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "interrupt_sam_nvic.h" + +#if !defined(__DOXYGEN__) +/* Deprecated - global flag to determine the global interrupt state. Required by + * QTouch library, however new applications should use cpu_irq_is_enabled() + * which probes the true global interrupt state from the CPU special registers. + */ +volatile bool g_interrupt_enabled = true; +#endif + +void cpu_irq_enter_critical(void) +{ + if (cpu_irq_critical_section_counter == 0) { + if (cpu_irq_is_enabled()) { + cpu_irq_disable(); + cpu_irq_prev_interrupt_state = true; + } else { + /* Make sure the to save the prev state as false */ + cpu_irq_prev_interrupt_state = false; + } + + } + + cpu_irq_critical_section_counter++; +} + +void cpu_irq_leave_critical(void) +{ + /* Check if the user is trying to leave a critical section when not in a critical section */ + Assert(cpu_irq_critical_section_counter > 0); + + cpu_irq_critical_section_counter--; + + /* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag + was enabled when entering critical state */ + if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) { + cpu_irq_enable(); + } +} + diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/interrupt/interrupt_sam_nvic.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/interrupt/interrupt_sam_nvic.h new file mode 100644 index 0000000..7d215cf --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/interrupt/interrupt_sam_nvic.h @@ -0,0 +1,179 @@ +/** + * \file + * + * \brief Global interrupt management for SAM D20, SAM3 and SAM4 (NVIC based) + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef UTILS_INTERRUPT_INTERRUPT_H +#define UTILS_INTERRUPT_INTERRUPT_H + +#include +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/** + * \weakgroup interrupt_group + * + * @{ + */ + +/** + * \name Interrupt Service Routine definition + * + * @{ + */ + +/** + * \brief Define service routine + * + * \note For NVIC devices the interrupt service routines are predefined to + * add to vector table in binary generation, so there is no service + * register at run time. The routine collections are in exceptions.h. + * + * Usage: + * \code + ISR(foo_irq_handler) + { + // Function definition + ... + } +\endcode + * + * \param func Name for the function. + */ +# define ISR(func) \ + void func (void) + +/** + * \brief Initialize interrupt vectors + * + * For NVIC the interrupt vectors are put in vector table. So nothing + * to do to initialize them, except defined the vector function with + * right name. + * + * This must be called prior to \ref irq_register_handler. + */ +# define irq_initialize_vectors() \ + do { \ + } while(0) + +/** + * \brief Register handler for interrupt + * + * For NVIC the interrupt vectors are put in vector table. So nothing + * to do to register them, except defined the vector function with + * right name. + * + * Usage: + * \code + irq_initialize_vectors(); + irq_register_handler(foo_irq_handler); +\endcode + * + * \note The function \a func must be defined with the \ref ISR macro. + * \note The functions prototypes can be found in the device exception header + * files (exceptions.h). + */ +# define irq_register_handler(int_num, int_prio) \ + NVIC_ClearPendingIRQ( (IRQn_Type)int_num); \ + NVIC_SetPriority( (IRQn_Type)int_num, int_prio); \ + NVIC_EnableIRQ( (IRQn_Type)int_num); \ + +//@} + +# define cpu_irq_enable() \ + do { \ + g_interrupt_enabled = true; \ + __DMB(); \ + __enable_irq(); \ + } while (0) +# define cpu_irq_disable() \ + do { \ + __disable_irq(); \ + __DMB(); \ + g_interrupt_enabled = false; \ + } while (0) + +typedef uint32_t irqflags_t; + +#if !defined(__DOXYGEN__) +extern volatile bool g_interrupt_enabled; +#endif + +#define cpu_irq_is_enabled() (__get_PRIMASK() == 0) + +static volatile uint32_t cpu_irq_critical_section_counter; +static volatile bool cpu_irq_prev_interrupt_state; + +static inline irqflags_t cpu_irq_save(void) +{ + volatile irqflags_t flags = cpu_irq_is_enabled(); + cpu_irq_disable(); + return flags; +} + +static inline bool cpu_irq_is_enabled_flags(irqflags_t flags) +{ + return (flags); +} + +static inline void cpu_irq_restore(irqflags_t flags) +{ + if (cpu_irq_is_enabled_flags(flags)) + cpu_irq_enable(); +} + +void cpu_irq_enter_critical(void); +void cpu_irq_leave_critical(void); + +/** + * \weakgroup interrupt_deprecated_group + * @{ + */ + +#define Enable_global_interrupt() cpu_irq_enable() +#define Disable_global_interrupt() cpu_irq_disable() +#define Is_global_interrupt_enabled() cpu_irq_is_enabled() + +//@} + +//@} + +#ifdef __cplusplus +} +#endif + +#endif /* UTILS_INTERRUPT_INTERRUPT_H */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/parts.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/parts.h new file mode 100644 index 0000000..85689a8 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/common/utils/parts.h @@ -0,0 +1,1768 @@ +/** + * \file + * + * \brief Atmel part identification macros + * + * Copyright (c) 2012-2020 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef ATMEL_PARTS_H +#define ATMEL_PARTS_H + +/** + * \defgroup part_macros_group Atmel part identification macros + * + * This collection of macros identify which series and families that the various + * Atmel parts belong to. These can be used to select part-dependent sections of + * code at compile time. + * + * @{ + */ + +/** + * \name Convenience macros for part checking + * @{ + */ +/* ! Check GCC and IAR part definition for 8-bit AVR */ +#define AVR8_PART_IS_DEFINED(part) \ + (defined(__ ## part ## __) || defined(__AVR_ ## part ## __)) + +/* ! Check GCC and IAR part definition for 32-bit AVR */ +#define AVR32_PART_IS_DEFINED(part) \ + (defined(__AT32 ## part ## __) || defined(__AVR32_ ## part ## __)) + +/* ! Check GCC and IAR part definition for SAM */ +#define SAM_PART_IS_DEFINED(part) (defined(__ ## part ## __)) +/** @} */ + +/** + * \defgroup uc3_part_macros_group AVR UC3 parts + * @{ + */ + +/** + * \name AVR UC3 A series + * @{ + */ +#define UC3A0 ( \ + AVR32_PART_IS_DEFINED(UC3A0128) || \ + AVR32_PART_IS_DEFINED(UC3A0256) || \ + AVR32_PART_IS_DEFINED(UC3A0512) \ + ) + +#define UC3A1 ( \ + AVR32_PART_IS_DEFINED(UC3A1128) || \ + AVR32_PART_IS_DEFINED(UC3A1256) || \ + AVR32_PART_IS_DEFINED(UC3A1512) \ + ) + +#define UC3A3 ( \ + AVR32_PART_IS_DEFINED(UC3A364) || \ + AVR32_PART_IS_DEFINED(UC3A364S) || \ + AVR32_PART_IS_DEFINED(UC3A3128) || \ + AVR32_PART_IS_DEFINED(UC3A3128S) || \ + AVR32_PART_IS_DEFINED(UC3A3256) || \ + AVR32_PART_IS_DEFINED(UC3A3256S) \ + ) + +#define UC3A4 ( \ + AVR32_PART_IS_DEFINED(UC3A464) || \ + AVR32_PART_IS_DEFINED(UC3A464S) || \ + AVR32_PART_IS_DEFINED(UC3A4128) || \ + AVR32_PART_IS_DEFINED(UC3A4128S) || \ + AVR32_PART_IS_DEFINED(UC3A4256) || \ + AVR32_PART_IS_DEFINED(UC3A4256S) \ + ) +/** @} */ + +/** + * \name AVR UC3 B series + * @{ + */ +#define UC3B0 ( \ + AVR32_PART_IS_DEFINED(UC3B064) || \ + AVR32_PART_IS_DEFINED(UC3B0128) || \ + AVR32_PART_IS_DEFINED(UC3B0256) || \ + AVR32_PART_IS_DEFINED(UC3B0512) \ + ) + +#define UC3B1 ( \ + AVR32_PART_IS_DEFINED(UC3B164) || \ + AVR32_PART_IS_DEFINED(UC3B1128) || \ + AVR32_PART_IS_DEFINED(UC3B1256) || \ + AVR32_PART_IS_DEFINED(UC3B1512) \ + ) +/** @} */ + +/** + * \name AVR UC3 C series + * @{ + */ +#define UC3C0 ( \ + AVR32_PART_IS_DEFINED(UC3C064C) || \ + AVR32_PART_IS_DEFINED(UC3C0128C) || \ + AVR32_PART_IS_DEFINED(UC3C0256C) || \ + AVR32_PART_IS_DEFINED(UC3C0512C) \ + ) + +#define UC3C1 ( \ + AVR32_PART_IS_DEFINED(UC3C164C) || \ + AVR32_PART_IS_DEFINED(UC3C1128C) || \ + AVR32_PART_IS_DEFINED(UC3C1256C) || \ + AVR32_PART_IS_DEFINED(UC3C1512C) \ + ) + +#define UC3C2 ( \ + AVR32_PART_IS_DEFINED(UC3C264C) || \ + AVR32_PART_IS_DEFINED(UC3C2128C) || \ + AVR32_PART_IS_DEFINED(UC3C2256C) || \ + AVR32_PART_IS_DEFINED(UC3C2512C) \ + ) +/** @} */ + +/** + * \name AVR UC3 D series + * @{ + */ +#define UC3D3 ( \ + AVR32_PART_IS_DEFINED(UC64D3) || \ + AVR32_PART_IS_DEFINED(UC128D3) \ + ) + +#define UC3D4 ( \ + AVR32_PART_IS_DEFINED(UC64D4) || \ + AVR32_PART_IS_DEFINED(UC128D4) \ + ) +/** @} */ + +/** + * \name AVR UC3 L series + * @{ + */ +#define UC3L0 ( \ + AVR32_PART_IS_DEFINED(UC3L016) || \ + AVR32_PART_IS_DEFINED(UC3L032) || \ + AVR32_PART_IS_DEFINED(UC3L064) \ + ) + +#define UC3L0128 ( \ + AVR32_PART_IS_DEFINED(UC3L0128) \ + ) + +#define UC3L0256 ( \ + AVR32_PART_IS_DEFINED(UC3L0256) \ + ) + +#define UC3L3 ( \ + AVR32_PART_IS_DEFINED(UC64L3U) || \ + AVR32_PART_IS_DEFINED(UC128L3U) || \ + AVR32_PART_IS_DEFINED(UC256L3U) \ + ) + +#define UC3L4 ( \ + AVR32_PART_IS_DEFINED(UC64L4U) || \ + AVR32_PART_IS_DEFINED(UC128L4U) || \ + AVR32_PART_IS_DEFINED(UC256L4U) \ + ) + +#define UC3L3_L4 (UC3L3 || UC3L4) +/** @} */ + +/** + * \name AVR UC3 families + * @{ + */ +/** AVR UC3 A family */ +#define UC3A (UC3A0 || UC3A1 || UC3A3 || UC3A4) + +/** AVR UC3 B family */ +#define UC3B (UC3B0 || UC3B1) + +/** AVR UC3 C family */ +#define UC3C (UC3C0 || UC3C1 || UC3C2) + +/** AVR UC3 D family */ +#define UC3D (UC3D3 || UC3D4) + +/** AVR UC3 L family */ +#define UC3L (UC3L0 || UC3L0128 || UC3L0256 || UC3L3_L4) +/** @} */ + +/** AVR UC3 product line */ +#define UC3 (UC3A || UC3B || UC3C || UC3D || UC3L) + +/** @} */ + +/** + * \defgroup xmega_part_macros_group AVR XMEGA parts + * @{ + */ + +/** + * \name AVR XMEGA A series + * @{ + */ +#define XMEGA_A1 ( \ + AVR8_PART_IS_DEFINED(ATxmega64A1) || \ + AVR8_PART_IS_DEFINED(ATxmega128A1) \ + ) + +#define XMEGA_A3 ( \ + AVR8_PART_IS_DEFINED(ATxmega64A3) || \ + AVR8_PART_IS_DEFINED(ATxmega128A3) || \ + AVR8_PART_IS_DEFINED(ATxmega192A3) || \ + AVR8_PART_IS_DEFINED(ATxmega256A3) \ + ) + +#define XMEGA_A3B ( \ + AVR8_PART_IS_DEFINED(ATxmega256A3B) \ + ) + +#define XMEGA_A4 ( \ + AVR8_PART_IS_DEFINED(ATxmega16A4) || \ + AVR8_PART_IS_DEFINED(ATxmega32A4) \ + ) +/** @} */ + +/** + * \name AVR XMEGA AU series + * @{ + */ +#define XMEGA_A1U ( \ + AVR8_PART_IS_DEFINED(ATxmega64A1U) || \ + AVR8_PART_IS_DEFINED(ATxmega128A1U) \ + ) + +#define XMEGA_A3U ( \ + AVR8_PART_IS_DEFINED(ATxmega64A3U) || \ + AVR8_PART_IS_DEFINED(ATxmega128A3U) || \ + AVR8_PART_IS_DEFINED(ATxmega192A3U) || \ + AVR8_PART_IS_DEFINED(ATxmega256A3U) \ + ) + +#define XMEGA_A3BU ( \ + AVR8_PART_IS_DEFINED(ATxmega256A3BU) \ + ) + +#define XMEGA_A4U ( \ + AVR8_PART_IS_DEFINED(ATxmega16A4U) || \ + AVR8_PART_IS_DEFINED(ATxmega32A4U) || \ + AVR8_PART_IS_DEFINED(ATxmega64A4U) || \ + AVR8_PART_IS_DEFINED(ATxmega128A4U) \ + ) +/** @} */ + +/** + * \name AVR XMEGA B series + * @{ + */ +#define XMEGA_B1 ( \ + AVR8_PART_IS_DEFINED(ATxmega64B1) || \ + AVR8_PART_IS_DEFINED(ATxmega128B1) \ + ) + +#define XMEGA_B3 ( \ + AVR8_PART_IS_DEFINED(ATxmega64B3) || \ + AVR8_PART_IS_DEFINED(ATxmega128B3) \ + ) +/** @} */ + +/** + * \name AVR XMEGA C series + * @{ + */ +#define XMEGA_C3 ( \ + AVR8_PART_IS_DEFINED(ATxmega384C3) || \ + AVR8_PART_IS_DEFINED(ATxmega256C3) || \ + AVR8_PART_IS_DEFINED(ATxmega192C3) || \ + AVR8_PART_IS_DEFINED(ATxmega128C3) || \ + AVR8_PART_IS_DEFINED(ATxmega64C3) || \ + AVR8_PART_IS_DEFINED(ATxmega32C3) \ + ) + +#define XMEGA_C4 ( \ + AVR8_PART_IS_DEFINED(ATxmega32C4) || \ + AVR8_PART_IS_DEFINED(ATxmega16C4) \ + ) +/** @} */ + +/** + * \name AVR XMEGA D series + * @{ + */ +#define XMEGA_D3 ( \ + AVR8_PART_IS_DEFINED(ATxmega32D3) || \ + AVR8_PART_IS_DEFINED(ATxmega64D3) || \ + AVR8_PART_IS_DEFINED(ATxmega128D3) || \ + AVR8_PART_IS_DEFINED(ATxmega192D3) || \ + AVR8_PART_IS_DEFINED(ATxmega256D3) || \ + AVR8_PART_IS_DEFINED(ATxmega384D3) \ + ) + +#define XMEGA_D4 ( \ + AVR8_PART_IS_DEFINED(ATxmega16D4) || \ + AVR8_PART_IS_DEFINED(ATxmega32D4) || \ + AVR8_PART_IS_DEFINED(ATxmega64D4) || \ + AVR8_PART_IS_DEFINED(ATxmega128D4) \ + ) +/** @} */ + +/** + * \name AVR XMEGA E series + * @{ + */ +#define XMEGA_E5 ( \ + AVR8_PART_IS_DEFINED(ATxmega8E5) || \ + AVR8_PART_IS_DEFINED(ATxmega16E5) || \ + AVR8_PART_IS_DEFINED(ATxmega32E5) \ + ) +/** @} */ + + +/** + * \name AVR XMEGA families + * @{ + */ +/** AVR XMEGA A family */ +#define XMEGA_A (XMEGA_A1 || XMEGA_A3 || XMEGA_A3B || XMEGA_A4) + +/** AVR XMEGA AU family */ +#define XMEGA_AU (XMEGA_A1U || XMEGA_A3U || XMEGA_A3BU || XMEGA_A4U) + +/** AVR XMEGA B family */ +#define XMEGA_B (XMEGA_B1 || XMEGA_B3) + +/** AVR XMEGA C family */ +#define XMEGA_C (XMEGA_C3 || XMEGA_C4) + +/** AVR XMEGA D family */ +#define XMEGA_D (XMEGA_D3 || XMEGA_D4) + +/** AVR XMEGA E family */ +#define XMEGA_E (XMEGA_E5) +/** @} */ + + +/** AVR XMEGA product line */ +#define XMEGA (XMEGA_A || XMEGA_AU || XMEGA_B || XMEGA_C || XMEGA_D || XMEGA_E) + +/** @} */ + +/** + * \defgroup mega_part_macros_group megaAVR parts + * + * \note These megaAVR groupings are based on the groups in AVR Libc for the + * part header files. They are not names of official megaAVR device series or + * families. + * + * @{ + */ + +/** + * \name ATmegaxx0/xx1 subgroups + * @{ + */ +#define MEGA_XX0 ( \ + AVR8_PART_IS_DEFINED(ATmega640) || \ + AVR8_PART_IS_DEFINED(ATmega1280) || \ + AVR8_PART_IS_DEFINED(ATmega2560) \ + ) + +#define MEGA_XX1 ( \ + AVR8_PART_IS_DEFINED(ATmega1281) || \ + AVR8_PART_IS_DEFINED(ATmega2561) \ + ) +/** @} */ + +/** + * \name megaAVR groups + * @{ + */ +/** ATmegaxx0/xx1 group */ +#define MEGA_XX0_1 (MEGA_XX0 || MEGA_XX1) + +/** ATmegaxx4 group */ +#define MEGA_XX4 ( \ + AVR8_PART_IS_DEFINED(ATmega164A) || \ + AVR8_PART_IS_DEFINED(ATmega164PA) || \ + AVR8_PART_IS_DEFINED(ATmega324A) || \ + AVR8_PART_IS_DEFINED(ATmega324PA) || \ + AVR8_PART_IS_DEFINED(ATmega324PB) || \ + AVR8_PART_IS_DEFINED(ATmega644) || \ + AVR8_PART_IS_DEFINED(ATmega644A) || \ + AVR8_PART_IS_DEFINED(ATmega644PA) || \ + AVR8_PART_IS_DEFINED(ATmega1284P) || \ + AVR8_PART_IS_DEFINED(ATmega128RFA1) \ + ) + +/** ATmegaxx4 group */ +#define MEGA_XX4_A ( \ + AVR8_PART_IS_DEFINED(ATmega164A) || \ + AVR8_PART_IS_DEFINED(ATmega164PA) || \ + AVR8_PART_IS_DEFINED(ATmega324A) || \ + AVR8_PART_IS_DEFINED(ATmega324PA) || \ + AVR8_PART_IS_DEFINED(ATmega644A) || \ + AVR8_PART_IS_DEFINED(ATmega644PA) || \ + AVR8_PART_IS_DEFINED(ATmega1284P) \ + ) + +/** ATmegaxx8 group */ +#define MEGA_XX8 ( \ + AVR8_PART_IS_DEFINED(ATmega48) || \ + AVR8_PART_IS_DEFINED(ATmega48A) || \ + AVR8_PART_IS_DEFINED(ATmega48PA) || \ + AVR8_PART_IS_DEFINED(ATmega48PB) || \ + AVR8_PART_IS_DEFINED(ATmega88) || \ + AVR8_PART_IS_DEFINED(ATmega88A) || \ + AVR8_PART_IS_DEFINED(ATmega88PA) || \ + AVR8_PART_IS_DEFINED(ATmega88PB) || \ + AVR8_PART_IS_DEFINED(ATmega168) || \ + AVR8_PART_IS_DEFINED(ATmega168A) || \ + AVR8_PART_IS_DEFINED(ATmega168PA) || \ + AVR8_PART_IS_DEFINED(ATmega168PB) || \ + AVR8_PART_IS_DEFINED(ATmega328) || \ + AVR8_PART_IS_DEFINED(ATmega328P) || \ + AVR8_PART_IS_DEFINED(ATmega328PB) \ + ) + +/** ATmegaxx8A/P/PA group */ +#define MEGA_XX8_A ( \ + AVR8_PART_IS_DEFINED(ATmega48A) || \ + AVR8_PART_IS_DEFINED(ATmega48PA) || \ + AVR8_PART_IS_DEFINED(ATmega88A) || \ + AVR8_PART_IS_DEFINED(ATmega88PA) || \ + AVR8_PART_IS_DEFINED(ATmega168A) || \ + AVR8_PART_IS_DEFINED(ATmega168PA) || \ + AVR8_PART_IS_DEFINED(ATmega328P) \ + ) + +/** ATmegaxx group */ +#define MEGA_XX ( \ + AVR8_PART_IS_DEFINED(ATmega16) || \ + AVR8_PART_IS_DEFINED(ATmega16A) || \ + AVR8_PART_IS_DEFINED(ATmega32) || \ + AVR8_PART_IS_DEFINED(ATmega32A) || \ + AVR8_PART_IS_DEFINED(ATmega64) || \ + AVR8_PART_IS_DEFINED(ATmega64A) || \ + AVR8_PART_IS_DEFINED(ATmega128) || \ + AVR8_PART_IS_DEFINED(ATmega128A) \ + ) + +/** ATmegaxxA/P/PA group */ +#define MEGA_XX_A ( \ + AVR8_PART_IS_DEFINED(ATmega16A) || \ + AVR8_PART_IS_DEFINED(ATmega32A) || \ + AVR8_PART_IS_DEFINED(ATmega64A) || \ + AVR8_PART_IS_DEFINED(ATmega128A) \ + ) +/** ATmegaxxRFA1 group */ +#define MEGA_RFA1 ( \ + AVR8_PART_IS_DEFINED(ATmega128RFA1) \ + ) + +/** ATmegaxxRFR2 group */ +#define MEGA_RFR2 ( \ + AVR8_PART_IS_DEFINED(ATmega64RFR2) || \ + AVR8_PART_IS_DEFINED(ATmega128RFR2) || \ + AVR8_PART_IS_DEFINED(ATmega256RFR2) || \ + AVR8_PART_IS_DEFINED(ATmega644RFR2) || \ + AVR8_PART_IS_DEFINED(ATmega1284RFR2) || \ + AVR8_PART_IS_DEFINED(ATmega2564RFR2) \ + ) + + +/** ATmegaxxRFxx group */ +#define MEGA_RF (MEGA_RFA1 || MEGA_RFR2) + +/** + * \name ATmegaxx_un0/un1/un2 subgroups + * @{ + */ +#define MEGA_XX_UN0 ( \ + AVR8_PART_IS_DEFINED(ATmega16) || \ + AVR8_PART_IS_DEFINED(ATmega16A) || \ + AVR8_PART_IS_DEFINED(ATmega32) || \ + AVR8_PART_IS_DEFINED(ATmega32A) \ + ) + +/** ATmegaxx group without power reduction and + * And interrupt sense register. + */ +#define MEGA_XX_UN1 ( \ + AVR8_PART_IS_DEFINED(ATmega64) || \ + AVR8_PART_IS_DEFINED(ATmega64A) || \ + AVR8_PART_IS_DEFINED(ATmega128) || \ + AVR8_PART_IS_DEFINED(ATmega128A) \ + ) + +/** ATmegaxx group without power reduction and + * And interrupt sense register. + */ +#define MEGA_XX_UN2 ( \ + AVR8_PART_IS_DEFINED(ATmega169P) || \ + AVR8_PART_IS_DEFINED(ATmega169PA) || \ + AVR8_PART_IS_DEFINED(ATmega329P) || \ + AVR8_PART_IS_DEFINED(ATmega329PA) \ + ) + +/** Devices added to complete megaAVR offering. + * Please do not use this group symbol as it is not intended + * to be permanent: the devices should be regrouped. + */ +#define MEGA_UNCATEGORIZED ( \ + AVR8_PART_IS_DEFINED(AT90CAN128) || \ + AVR8_PART_IS_DEFINED(AT90CAN32) || \ + AVR8_PART_IS_DEFINED(AT90CAN64) || \ + AVR8_PART_IS_DEFINED(AT90PWM1) || \ + AVR8_PART_IS_DEFINED(AT90PWM216) || \ + AVR8_PART_IS_DEFINED(AT90PWM2B) || \ + AVR8_PART_IS_DEFINED(AT90PWM316) || \ + AVR8_PART_IS_DEFINED(AT90PWM3B) || \ + AVR8_PART_IS_DEFINED(AT90PWM81) || \ + AVR8_PART_IS_DEFINED(AT90USB1286) || \ + AVR8_PART_IS_DEFINED(AT90USB1287) || \ + AVR8_PART_IS_DEFINED(AT90USB162) || \ + AVR8_PART_IS_DEFINED(AT90USB646) || \ + AVR8_PART_IS_DEFINED(AT90USB647) || \ + AVR8_PART_IS_DEFINED(AT90USB82) || \ + AVR8_PART_IS_DEFINED(ATmega1284) || \ + AVR8_PART_IS_DEFINED(ATmega162) || \ + AVR8_PART_IS_DEFINED(ATmega164P) || \ + AVR8_PART_IS_DEFINED(ATmega165A) || \ + AVR8_PART_IS_DEFINED(ATmega165P) || \ + AVR8_PART_IS_DEFINED(ATmega165PA) || \ + AVR8_PART_IS_DEFINED(ATmega168P) || \ + AVR8_PART_IS_DEFINED(ATmega169A) || \ + AVR8_PART_IS_DEFINED(ATmega16M1) || \ + AVR8_PART_IS_DEFINED(ATmega16U2) || \ + AVR8_PART_IS_DEFINED(ATmega16U4) || \ + AVR8_PART_IS_DEFINED(ATmega256RFA2) || \ + AVR8_PART_IS_DEFINED(ATmega324P) || \ + AVR8_PART_IS_DEFINED(ATmega325) || \ + AVR8_PART_IS_DEFINED(ATmega3250) || \ + AVR8_PART_IS_DEFINED(ATmega3250A) || \ + AVR8_PART_IS_DEFINED(ATmega3250P) || \ + AVR8_PART_IS_DEFINED(ATmega3250PA) || \ + AVR8_PART_IS_DEFINED(ATmega325A) || \ + AVR8_PART_IS_DEFINED(ATmega325P) || \ + AVR8_PART_IS_DEFINED(ATmega325PA) || \ + AVR8_PART_IS_DEFINED(ATmega329) || \ + AVR8_PART_IS_DEFINED(ATmega3290) || \ + AVR8_PART_IS_DEFINED(ATmega3290A) || \ + AVR8_PART_IS_DEFINED(ATmega3290P) || \ + AVR8_PART_IS_DEFINED(ATmega3290PA) || \ + AVR8_PART_IS_DEFINED(ATmega329A) || \ + AVR8_PART_IS_DEFINED(ATmega32M1) || \ + AVR8_PART_IS_DEFINED(ATmega32U2) || \ + AVR8_PART_IS_DEFINED(ATmega32U4) || \ + AVR8_PART_IS_DEFINED(ATmega48P) || \ + AVR8_PART_IS_DEFINED(ATmega644P) || \ + AVR8_PART_IS_DEFINED(ATmega645) || \ + AVR8_PART_IS_DEFINED(ATmega6450) || \ + AVR8_PART_IS_DEFINED(ATmega6450A) || \ + AVR8_PART_IS_DEFINED(ATmega6450P) || \ + AVR8_PART_IS_DEFINED(ATmega645A) || \ + AVR8_PART_IS_DEFINED(ATmega645P) || \ + AVR8_PART_IS_DEFINED(ATmega649) || \ + AVR8_PART_IS_DEFINED(ATmega6490) || \ + AVR8_PART_IS_DEFINED(ATmega6490A) || \ + AVR8_PART_IS_DEFINED(ATmega6490P) || \ + AVR8_PART_IS_DEFINED(ATmega649A) || \ + AVR8_PART_IS_DEFINED(ATmega649P) || \ + AVR8_PART_IS_DEFINED(ATmega64M1) || \ + AVR8_PART_IS_DEFINED(ATmega64RFA2) || \ + AVR8_PART_IS_DEFINED(ATmega8) || \ + AVR8_PART_IS_DEFINED(ATmega8515) || \ + AVR8_PART_IS_DEFINED(ATmega8535) || \ + AVR8_PART_IS_DEFINED(ATmega88P) || \ + AVR8_PART_IS_DEFINED(ATmega8A) || \ + AVR8_PART_IS_DEFINED(ATmega8U2) \ + ) + +/** Unspecified group */ +#define MEGA_UNSPECIFIED (MEGA_XX_UN0 || MEGA_XX_UN1 || MEGA_XX_UN2 || \ + MEGA_UNCATEGORIZED) + +/** @} */ + +/** megaAVR product line */ +#define MEGA (MEGA_XX0_1 || MEGA_XX4 || MEGA_XX8 || MEGA_XX || MEGA_RF || \ + MEGA_UNSPECIFIED) + +/** @} */ + +/** + * \defgroup sam_part_macros_group SAM parts + * @{ + */ + +/** + * \name SAM3S series + * @{ + */ +#define SAM3S1 ( \ + SAM_PART_IS_DEFINED(SAM3S1A) || \ + SAM_PART_IS_DEFINED(SAM3S1B) || \ + SAM_PART_IS_DEFINED(SAM3S1C) \ + ) + +#define SAM3S2 ( \ + SAM_PART_IS_DEFINED(SAM3S2A) || \ + SAM_PART_IS_DEFINED(SAM3S2B) || \ + SAM_PART_IS_DEFINED(SAM3S2C) \ + ) + +#define SAM3S4 ( \ + SAM_PART_IS_DEFINED(SAM3S4A) || \ + SAM_PART_IS_DEFINED(SAM3S4B) || \ + SAM_PART_IS_DEFINED(SAM3S4C) \ + ) + +#define SAM3S8 ( \ + SAM_PART_IS_DEFINED(SAM3S8B) || \ + SAM_PART_IS_DEFINED(SAM3S8C) \ + ) + +#define SAM3SD8 ( \ + SAM_PART_IS_DEFINED(SAM3SD8B) || \ + SAM_PART_IS_DEFINED(SAM3SD8C) \ + ) +/** @} */ + +/** + * \name SAM3U series + * @{ + */ +#define SAM3U1 ( \ + SAM_PART_IS_DEFINED(SAM3U1C) || \ + SAM_PART_IS_DEFINED(SAM3U1E) \ + ) + +#define SAM3U2 ( \ + SAM_PART_IS_DEFINED(SAM3U2C) || \ + SAM_PART_IS_DEFINED(SAM3U2E) \ + ) + +#define SAM3U4 ( \ + SAM_PART_IS_DEFINED(SAM3U4C) || \ + SAM_PART_IS_DEFINED(SAM3U4E) \ + ) +/** @} */ + +/** + * \name SAM3N series + * @{ + */ +#define SAM3N00 ( \ + SAM_PART_IS_DEFINED(SAM3N00A) || \ + SAM_PART_IS_DEFINED(SAM3N00B) \ + ) + +#define SAM3N0 ( \ + SAM_PART_IS_DEFINED(SAM3N0A) || \ + SAM_PART_IS_DEFINED(SAM3N0B) || \ + SAM_PART_IS_DEFINED(SAM3N0C) \ + ) + +#define SAM3N1 ( \ + SAM_PART_IS_DEFINED(SAM3N1A) || \ + SAM_PART_IS_DEFINED(SAM3N1B) || \ + SAM_PART_IS_DEFINED(SAM3N1C) \ + ) + +#define SAM3N2 ( \ + SAM_PART_IS_DEFINED(SAM3N2A) || \ + SAM_PART_IS_DEFINED(SAM3N2B) || \ + SAM_PART_IS_DEFINED(SAM3N2C) \ + ) + +#define SAM3N4 ( \ + SAM_PART_IS_DEFINED(SAM3N4A) || \ + SAM_PART_IS_DEFINED(SAM3N4B) || \ + SAM_PART_IS_DEFINED(SAM3N4C) \ + ) +/** @} */ + +/** + * \name SAM3X series + * @{ + */ +#define SAM3X4 ( \ + SAM_PART_IS_DEFINED(SAM3X4C) || \ + SAM_PART_IS_DEFINED(SAM3X4E) \ + ) + +#define SAM3X8 ( \ + SAM_PART_IS_DEFINED(SAM3X8C) || \ + SAM_PART_IS_DEFINED(SAM3X8E) || \ + SAM_PART_IS_DEFINED(SAM3X8H) \ + ) +/** @} */ + +/** + * \name SAM3A series + * @{ + */ +#define SAM3A4 ( \ + SAM_PART_IS_DEFINED(SAM3A4C) \ + ) + +#define SAM3A8 ( \ + SAM_PART_IS_DEFINED(SAM3A8C) \ + ) +/** @} */ + +/** + * \name SAM4S series + * @{ + */ +#define SAM4S2 ( \ + SAM_PART_IS_DEFINED(SAM4S2A) || \ + SAM_PART_IS_DEFINED(SAM4S2B) || \ + SAM_PART_IS_DEFINED(SAM4S2C) \ + ) + +#define SAM4S4 ( \ + SAM_PART_IS_DEFINED(SAM4S4A) || \ + SAM_PART_IS_DEFINED(SAM4S4B) || \ + SAM_PART_IS_DEFINED(SAM4S4C) \ + ) + +#define SAM4S8 ( \ + SAM_PART_IS_DEFINED(SAM4S8B) || \ + SAM_PART_IS_DEFINED(SAM4S8C) \ + ) + +#define SAM4S16 ( \ + SAM_PART_IS_DEFINED(SAM4S16B) || \ + SAM_PART_IS_DEFINED(SAM4S16C) \ + ) + +#define SAM4SA16 ( \ + SAM_PART_IS_DEFINED(SAM4SA16B) || \ + SAM_PART_IS_DEFINED(SAM4SA16C) \ + ) + +#define SAM4SD16 ( \ + SAM_PART_IS_DEFINED(SAM4SD16B) || \ + SAM_PART_IS_DEFINED(SAM4SD16C) \ + ) + +#define SAM4SD32 ( \ + SAM_PART_IS_DEFINED(SAM4SD32B) || \ + SAM_PART_IS_DEFINED(SAM4SD32C) \ + ) +/** @} */ + +/** + * \name SAM4L series + * @{ + */ +#define SAM4LS ( \ + SAM_PART_IS_DEFINED(SAM4LS2A) || \ + SAM_PART_IS_DEFINED(SAM4LS2B) || \ + SAM_PART_IS_DEFINED(SAM4LS2C) || \ + SAM_PART_IS_DEFINED(SAM4LS4A) || \ + SAM_PART_IS_DEFINED(SAM4LS4B) || \ + SAM_PART_IS_DEFINED(SAM4LS4C) || \ + SAM_PART_IS_DEFINED(SAM4LS8A) || \ + SAM_PART_IS_DEFINED(SAM4LS8B) || \ + SAM_PART_IS_DEFINED(SAM4LS8C) \ + ) + +#define SAM4LC ( \ + SAM_PART_IS_DEFINED(SAM4LC2A) || \ + SAM_PART_IS_DEFINED(SAM4LC2B) || \ + SAM_PART_IS_DEFINED(SAM4LC2C) || \ + SAM_PART_IS_DEFINED(SAM4LC4A) || \ + SAM_PART_IS_DEFINED(SAM4LC4B) || \ + SAM_PART_IS_DEFINED(SAM4LC4C) || \ + SAM_PART_IS_DEFINED(SAM4LC8A) || \ + SAM_PART_IS_DEFINED(SAM4LC8B) || \ + SAM_PART_IS_DEFINED(SAM4LC8C) \ + ) +/** @} */ + +/** + * \name SAMD20 series + * @{ + */ +#define SAMD20J ( \ + SAM_PART_IS_DEFINED(SAMD20J14) || \ + SAM_PART_IS_DEFINED(SAMD20J15) || \ + SAM_PART_IS_DEFINED(SAMD20J16) || \ + SAM_PART_IS_DEFINED(SAMD20J14B) || \ + SAM_PART_IS_DEFINED(SAMD20J15B) || \ + SAM_PART_IS_DEFINED(SAMD20J16B) || \ + SAM_PART_IS_DEFINED(SAMD20J17) || \ + SAM_PART_IS_DEFINED(SAMD20J18) \ + ) + +#define SAMD20G ( \ + SAM_PART_IS_DEFINED(SAMD20G14) || \ + SAM_PART_IS_DEFINED(SAMD20G15) || \ + SAM_PART_IS_DEFINED(SAMD20G16) || \ + SAM_PART_IS_DEFINED(SAMD20G14B) || \ + SAM_PART_IS_DEFINED(SAMD20G15B) || \ + SAM_PART_IS_DEFINED(SAMD20G16B) || \ + SAM_PART_IS_DEFINED(SAMD20G17) || \ + SAM_PART_IS_DEFINED(SAMD20G17U) || \ + SAM_PART_IS_DEFINED(SAMD20G18) || \ + SAM_PART_IS_DEFINED(SAMD20G18U) \ + ) + +#define SAMD20E ( \ + SAM_PART_IS_DEFINED(SAMD20E14) || \ + SAM_PART_IS_DEFINED(SAMD20E15) || \ + SAM_PART_IS_DEFINED(SAMD20E16) || \ + SAM_PART_IS_DEFINED(SAMD20E14B) || \ + SAM_PART_IS_DEFINED(SAMD20E15B) || \ + SAM_PART_IS_DEFINED(SAMD20E16B) || \ + SAM_PART_IS_DEFINED(SAMD20E17) || \ + SAM_PART_IS_DEFINED(SAMD20E18) \ + ) + +/** @} */ + +/** + * \name SAMD21 series + * @{ + */ +#define SAMD21J ( \ + SAM_PART_IS_DEFINED(SAMD21J15A) || \ + SAM_PART_IS_DEFINED(SAMD21J16A) || \ + SAM_PART_IS_DEFINED(SAMD21J17A) || \ + SAM_PART_IS_DEFINED(SAMD21J18A) || \ + SAM_PART_IS_DEFINED(SAMD21J15B) || \ + SAM_PART_IS_DEFINED(SAMD21J16B) || \ + SAM_PART_IS_DEFINED(SAMD21J17D) \ + ) + +#define SAMD21G ( \ + SAM_PART_IS_DEFINED(SAMD21G15A) || \ + SAM_PART_IS_DEFINED(SAMD21G16A) || \ + SAM_PART_IS_DEFINED(SAMD21G17A) || \ + SAM_PART_IS_DEFINED(SAMD21G17AU) || \ + SAM_PART_IS_DEFINED(SAMD21G18A) || \ + SAM_PART_IS_DEFINED(SAMD21G18AU) || \ + SAM_PART_IS_DEFINED(SAMD21G15B) || \ + SAM_PART_IS_DEFINED(SAMD21G16B) || \ + SAM_PART_IS_DEFINED(SAMD21G15L) || \ + SAM_PART_IS_DEFINED(SAMD21G16L) || \ + SAM_PART_IS_DEFINED(SAMD21G17D) || \ + SAM_PART_IS_DEFINED(SAMD21G17L) \ + ) + +#define SAMD21GXXL ( \ + SAM_PART_IS_DEFINED(SAMD21G15L) || \ + SAM_PART_IS_DEFINED(SAMD21G16L) || \ + SAM_PART_IS_DEFINED(SAMD21G17L) \ + ) + +#define SAMD21E ( \ + SAM_PART_IS_DEFINED(SAMD21E15A) || \ + SAM_PART_IS_DEFINED(SAMD21E16A) || \ + SAM_PART_IS_DEFINED(SAMD21E17A) || \ + SAM_PART_IS_DEFINED(SAMD21E18A) || \ + SAM_PART_IS_DEFINED(SAMD21E15B) || \ + SAM_PART_IS_DEFINED(SAMD21E15BU) || \ + SAM_PART_IS_DEFINED(SAMD21E16B) || \ + SAM_PART_IS_DEFINED(SAMD21E16BU) || \ + SAM_PART_IS_DEFINED(SAMD21E15L) || \ + SAM_PART_IS_DEFINED(SAMD21E16L) || \ + SAM_PART_IS_DEFINED(SAMD21E17D) || \ + SAM_PART_IS_DEFINED(SAMD21E17DU) || \ + SAM_PART_IS_DEFINED(SAMD21E17L) \ + ) + +#define SAMD21EXXL ( \ + SAM_PART_IS_DEFINED(SAMD21E15L) || \ + SAM_PART_IS_DEFINED(SAMD21E16L) || \ + SAM_PART_IS_DEFINED(SAMD21E17L) \ + ) + +/** @} */ + +/** + * \name SAMR21 series + * @{ + */ +#define SAMR21G ( \ + SAM_PART_IS_DEFINED(SAMR21G16A) || \ + SAM_PART_IS_DEFINED(SAMR21G17A) || \ + SAM_PART_IS_DEFINED(SAMR21G18A) \ + ) + +#define SAMR21E ( \ + SAM_PART_IS_DEFINED(SAMR21E16A) || \ + SAM_PART_IS_DEFINED(SAMR21E17A) || \ + SAM_PART_IS_DEFINED(SAMR21E18A) || \ + SAM_PART_IS_DEFINED(SAMR21E19A) \ + ) +/** @} */ + +/** + * \name SAMR30 series + * @{ + */ +#define SAMR30G ( \ + SAM_PART_IS_DEFINED(SAMR30G18A) \ + ) + +#define SAMR30E ( \ + SAM_PART_IS_DEFINED(SAMR30E18A) \ + ) +/** @} */ + +/** + * \name SAMR34 series + * @{ + */ +#define SAMR34J ( \ + SAM_PART_IS_DEFINED(SAMR34J18A) || \ + SAM_PART_IS_DEFINED(SAMR34J17A) || \ + SAM_PART_IS_DEFINED(SAMR34J16A) || \ + SAM_PART_IS_DEFINED(SAMR34J18B) || \ + SAM_PART_IS_DEFINED(SAMR34J17B) || \ + SAM_PART_IS_DEFINED(SAMR34J16B) \ + ) + +/* Group for SAMR34 A variant: SAMR34J [16/17/18]A */ +#define SAMR34JXXA ( \ + SAM_PART_IS_DEFINED(SAMR34J18A) || \ + SAM_PART_IS_DEFINED(SAMR34J17A) || \ + SAM_PART_IS_DEFINED(SAMR34J16A) \ +) +/* Group for SAMR34 B variant: SAMR34J [16/17/18]B */ +#define SAMR34JXXB ( \ + SAM_PART_IS_DEFINED(SAMR34J18B) || \ + SAM_PART_IS_DEFINED(SAMR34J17B) || \ + SAM_PART_IS_DEFINED(SAMR34J16B) \ +) + +/* Group for SAMR35 B variant: SAMR35J [16/17/18]B */ +#define SAMR35J ( \ + SAM_PART_IS_DEFINED(SAMR35J18B) || \ + SAM_PART_IS_DEFINED(SAMR35J17B) || \ + SAM_PART_IS_DEFINED(SAMR35J16B) \ +) + +/* Group for SAMR35 B variant: SAMR35J [16/17/18]B */ +#define SAMR35JXXB ( \ + SAM_PART_IS_DEFINED(SAMR35J18B) || \ + SAM_PART_IS_DEFINED(SAMR35J17B) || \ + SAM_PART_IS_DEFINED(SAMR35J16B) \ +) + +/* Group for SAMR35 B variant: SAMR35J [16/17/18]B */ +#define WLR089U ( \ + SAM_PART_IS_DEFINED(WLR089U0) \ +) + +/* Group for WLR089U variant: SAMR35U [0] */ +#define WLR089U0 ( \ + SAM_PART_IS_DEFINED(WLR089U0) \ +) + +/** + * \name SAMB11 series + * @{ + */ +#define SAMB11G ( \ + SAM_PART_IS_DEFINED(SAMB11G18A) || \ + SAM_PART_IS_DEFINED(SAMB11ZR) \ + ) +#define BTLC1000 ( \ + SAM_PART_IS_DEFINED(BTLC1000WLCSP) \ + ) + +/** @} */ + +/** + * \name SAMD09 series + * @{ + */ +#define SAMD09C ( \ + SAM_PART_IS_DEFINED(SAMD09C13A) \ + ) + +#define SAMD09D ( \ + SAM_PART_IS_DEFINED(SAMD09D14A) \ + ) +/** @} */ + +/** + * \name SAMD10 series + * @{ + */ +#define SAMD10C ( \ + SAM_PART_IS_DEFINED(SAMD10C12A) || \ + SAM_PART_IS_DEFINED(SAMD10C13A) || \ + SAM_PART_IS_DEFINED(SAMD10C14A) \ + ) + +#define SAMD10DS ( \ + SAM_PART_IS_DEFINED(SAMD10D12AS) || \ + SAM_PART_IS_DEFINED(SAMD10D13AS) || \ + SAM_PART_IS_DEFINED(SAMD10D14AS) \ + ) + +#define SAMD10DM ( \ + SAM_PART_IS_DEFINED(SAMD10D12AM) || \ + SAM_PART_IS_DEFINED(SAMD10D13AM) || \ + SAM_PART_IS_DEFINED(SAMD10D14AM) \ + ) + +#define SAMD10DU ( \ + SAM_PART_IS_DEFINED(SAMD10D14AU) \ + ) +/** @} */ + +/** + * \name SAMD11 series + * @{ + */ +#define SAMD11C ( \ + SAM_PART_IS_DEFINED(SAMD11C14A) \ + ) + +#define SAMD11DS ( \ + SAM_PART_IS_DEFINED(SAMD11D14AS) \ + ) + +#define SAMD11DM ( \ + SAM_PART_IS_DEFINED(SAMD11D14AM) \ + ) + +#define SAMD11DU ( \ + SAM_PART_IS_DEFINED(SAMD11D14AU) \ + ) +/** @} */ + +/** + * \name SAML21 series + * @{ + */ +#define SAML21E ( \ + SAM_PART_IS_DEFINED(SAML21E18A) || \ + SAM_PART_IS_DEFINED(SAML21E15B) || \ + SAM_PART_IS_DEFINED(SAML21E16B) || \ + SAM_PART_IS_DEFINED(SAML21E17B) || \ + SAM_PART_IS_DEFINED(SAML21E18B) \ + ) + +#define SAML21G ( \ + SAM_PART_IS_DEFINED(SAML21G18A) || \ + SAM_PART_IS_DEFINED(SAML21G16B) || \ + SAM_PART_IS_DEFINED(SAML21G17B) || \ + SAM_PART_IS_DEFINED(SAML21G18B) \ + ) + +#define SAML21J ( \ + SAM_PART_IS_DEFINED(SAML21J18A) || \ + SAM_PART_IS_DEFINED(SAML21J16B) || \ + SAM_PART_IS_DEFINED(SAML21J17B) || \ + SAM_PART_IS_DEFINED(SAML21J18B) \ + ) + +/* Group for SAML21 A variant: SAML21[E/G/J][18]A */ +#define SAML21XXXA ( \ + SAM_PART_IS_DEFINED(SAML21E18A) || \ + SAM_PART_IS_DEFINED(SAML21G18A) || \ + SAM_PART_IS_DEFINED(SAML21J18A) \ + ) + +/* Group for SAML21 B variant: SAML21[E/G/J][15/16/1718]B */ +#define SAML21XXXB ( \ + SAM_PART_IS_DEFINED(SAML21E15B) || \ + SAM_PART_IS_DEFINED(SAML21E16B) || \ + SAM_PART_IS_DEFINED(SAML21E17B) || \ + SAM_PART_IS_DEFINED(SAML21E18B) || \ + SAM_PART_IS_DEFINED(SAML21G16B) || \ + SAM_PART_IS_DEFINED(SAML21G17B) || \ + SAM_PART_IS_DEFINED(SAML21G18B) || \ + SAM_PART_IS_DEFINED(SAML21J16B) || \ + SAM_PART_IS_DEFINED(SAML21J17B) || \ + SAM_PART_IS_DEFINED(SAML21J18B) \ + ) + +/** @} */ + +/** + * \name SAML22 series + * @{ + */ +#define SAML22N ( \ + SAM_PART_IS_DEFINED(SAML22N16A) || \ + SAM_PART_IS_DEFINED(SAML22N17A) || \ + SAM_PART_IS_DEFINED(SAML22N18A) \ + ) + +#define SAML22G ( \ + SAM_PART_IS_DEFINED(SAML22G16A) || \ + SAM_PART_IS_DEFINED(SAML22G17A) || \ + SAM_PART_IS_DEFINED(SAML22G18A) \ + ) + +#define SAML22J ( \ + SAM_PART_IS_DEFINED(SAML22J16A) || \ + SAM_PART_IS_DEFINED(SAML22J17A) || \ + SAM_PART_IS_DEFINED(SAML22J18A) \ + ) +/** @} */ + +/** + * \name SAMDA1 series + * @{ + */ +#define SAMDA1J ( \ + SAM_PART_IS_DEFINED(SAMDA1J14A) || \ + SAM_PART_IS_DEFINED(SAMDA1J15B) || \ + SAM_PART_IS_DEFINED(SAMDA1J15A) || \ + SAM_PART_IS_DEFINED(SAMDA1J15B) || \ + SAM_PART_IS_DEFINED(SAMDA1J16A) || \ + SAM_PART_IS_DEFINED(SAMDA1J16B) \ + ) + +#define SAMDA1G ( \ + SAM_PART_IS_DEFINED(SAMDA1G14A) || \ + SAM_PART_IS_DEFINED(SAMDA1G14B) || \ + SAM_PART_IS_DEFINED(SAMDA1G15A) || \ + SAM_PART_IS_DEFINED(SAMDA1G15B) || \ + SAM_PART_IS_DEFINED(SAMDA1G16A) || \ + SAM_PART_IS_DEFINED(SAMDA1G16B) \ + ) + +#define SAMDA1E ( \ + SAM_PART_IS_DEFINED(SAMDA1E14A) || \ + SAM_PART_IS_DEFINED(SAMDA1E14B) || \ + SAM_PART_IS_DEFINED(SAMDA1E15A) || \ + SAM_PART_IS_DEFINED(SAMDA1E15B) || \ + SAM_PART_IS_DEFINED(SAMDA1E16A) || \ + SAM_PART_IS_DEFINED(SAMDA1E16B) \ + ) +/** @} */ + +/** + * \name SAMHA1 series + * @{ + */ +#define SAMHA1G ( \ + SAM_PART_IS_DEFINED(SAMHA1G14A) || \ + SAM_PART_IS_DEFINED(SAMHA1G15A) || \ + SAM_PART_IS_DEFINED(SAMHA1G16A) || \ + SAM_PART_IS_DEFINED(SAMHA1G14AB) || \ + SAM_PART_IS_DEFINED(SAMHA1G15AB) || \ + SAM_PART_IS_DEFINED(SAMHA1G16AB) \ + ) + +#define SAMHA1E ( \ + SAM_PART_IS_DEFINED(SAMHA1E14A) || \ + SAM_PART_IS_DEFINED(SAMHA1E15A) || \ + SAM_PART_IS_DEFINED(SAMHA1E16A) || \ + SAM_PART_IS_DEFINED(SAMHA1E14AB) || \ + SAM_PART_IS_DEFINED(SAMHA1E15AB) || \ + SAM_PART_IS_DEFINED(SAMHA1E16AB) \ + ) + +/** @} */ + +/** + * \name SAMHA0 series + * @{ + */ +#define SAMHA0G ( \ + SAM_PART_IS_DEFINED(SAMHA0G14AB) || \ + SAM_PART_IS_DEFINED(SAMHA0G15AB) || \ + SAM_PART_IS_DEFINED(SAMHA0G16AB) \ + ) + +#define SAMHA0E ( \ + SAM_PART_IS_DEFINED(SAMHA0E14AB) || \ + SAM_PART_IS_DEFINED(SAMHA0E15AB) || \ + SAM_PART_IS_DEFINED(SAMHA0E16AB) \ + ) + +/** @} */ + +/** + * \name SAMC20 series + * @{ + */ +#define SAMC20E ( \ + SAM_PART_IS_DEFINED(SAMC20E15A) || \ + SAM_PART_IS_DEFINED(SAMC20E16A) || \ + SAM_PART_IS_DEFINED(SAMC20E17A) || \ + SAM_PART_IS_DEFINED(SAMC20E18A) \ + ) + +#define SAMC20G ( \ + SAM_PART_IS_DEFINED(SAMC20G15A) || \ + SAM_PART_IS_DEFINED(SAMC20G16A) || \ + SAM_PART_IS_DEFINED(SAMC20G17A) || \ + SAM_PART_IS_DEFINED(SAMC20G18A) \ + ) + +#define SAMC20J ( \ + SAM_PART_IS_DEFINED(SAMC20J15A) || \ + SAM_PART_IS_DEFINED(SAMC20J16A) || \ + SAM_PART_IS_DEFINED(SAMC20J17A) || \ + SAM_PART_IS_DEFINED(SAMC20J18A) \ + ) +/** @} */ + +/** + * \name SAMC21 series + * @{ + */ +#define SAMC21E ( \ + SAM_PART_IS_DEFINED(SAMC21E15A) || \ + SAM_PART_IS_DEFINED(SAMC21E16A) || \ + SAM_PART_IS_DEFINED(SAMC21E17A) || \ + SAM_PART_IS_DEFINED(SAMC21E18A) \ + ) + +#define SAMC21G ( \ + SAM_PART_IS_DEFINED(SAMC21G15A) || \ + SAM_PART_IS_DEFINED(SAMC21G16A) || \ + SAM_PART_IS_DEFINED(SAMC21G17A) || \ + SAM_PART_IS_DEFINED(SAMC21G18A) \ + ) + +#define SAMC21J ( \ + SAM_PART_IS_DEFINED(SAMC21J15A) || \ + SAM_PART_IS_DEFINED(SAMC21J16A) || \ + SAM_PART_IS_DEFINED(SAMC21J17A) || \ + SAM_PART_IS_DEFINED(SAMC21J18A) \ + ) +/** @} */ + +/** + * \name SAM4E series + * @{ + */ +#define SAM4E8 ( \ + SAM_PART_IS_DEFINED(SAM4E8C) || \ + SAM_PART_IS_DEFINED(SAM4E8CB) || \ + SAM_PART_IS_DEFINED(SAM4E8E) \ + ) + +#define SAM4E16 ( \ + SAM_PART_IS_DEFINED(SAM4E16C) || \ + SAM_PART_IS_DEFINED(SAM4E16CB) || \ + SAM_PART_IS_DEFINED(SAM4E16E) \ + ) +/** @} */ + +/** + * \name SAM4N series + * @{ + */ +#define SAM4N8 ( \ + SAM_PART_IS_DEFINED(SAM4N8A) || \ + SAM_PART_IS_DEFINED(SAM4N8B) || \ + SAM_PART_IS_DEFINED(SAM4N8C) \ + ) + +#define SAM4N16 ( \ + SAM_PART_IS_DEFINED(SAM4N16B) || \ + SAM_PART_IS_DEFINED(SAM4N16C) \ + ) +/** @} */ + +/** + * \name SAM4C series + * @{ + */ +#define SAM4C4_0 ( \ + SAM_PART_IS_DEFINED(SAM4C4C_0) \ + ) + +#define SAM4C4_1 ( \ + SAM_PART_IS_DEFINED(SAM4C4C_1) \ + ) + +#define SAM4C4 (SAM4C4_0 || SAM4C4_1) + +#define SAM4C8_0 ( \ + SAM_PART_IS_DEFINED(SAM4C8C_0) \ + ) + +#define SAM4C8_1 ( \ + SAM_PART_IS_DEFINED(SAM4C8C_1) \ + ) + +#define SAM4C8 (SAM4C8_0 || SAM4C8_1) + +#define SAM4C16_0 ( \ + SAM_PART_IS_DEFINED(SAM4C16C_0) \ + ) + +#define SAM4C16_1 ( \ + SAM_PART_IS_DEFINED(SAM4C16C_1) \ + ) + +#define SAM4C16 (SAM4C16_0 || SAM4C16_1) + +#define SAM4C32_0 ( \ + SAM_PART_IS_DEFINED(SAM4C32C_0) ||\ + SAM_PART_IS_DEFINED(SAM4C32E_0) \ + ) + +#define SAM4C32_1 ( \ + SAM_PART_IS_DEFINED(SAM4C32C_1) ||\ + SAM_PART_IS_DEFINED(SAM4C32E_1) \ + ) + + +#define SAM4C32 (SAM4C32_0 || SAM4C32_1) + +/** @} */ + +/** + * \name SAM4CM series + * @{ + */ +#define SAM4CMP8_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMP8C_0) \ + ) + +#define SAM4CMP8_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMP8C_1) \ + ) + +#define SAM4CMP8 (SAM4CMP8_0 || SAM4CMP8_1) + +#define SAM4CMP16_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMP16C_0) \ + ) + +#define SAM4CMP16_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMP16C_1) \ + ) + +#define SAM4CMP16 (SAM4CMP16_0 || SAM4CMP16_1) + +#define SAM4CMP32_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMP32C_0) \ + ) + +#define SAM4CMP32_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMP32C_1) \ + ) + +#define SAM4CMP32 (SAM4CMP32_0 || SAM4CMP32_1) + +#define SAM4CMS4_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMS4C_0) \ + ) + +#define SAM4CMS4_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMS4C_1) \ + ) + +#define SAM4CMS4 (SAM4CMS4_0 || SAM4CMS4_1) + +#define SAM4CMS8_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMS8C_0) \ + ) + +#define SAM4CMS8_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMS8C_1) \ + ) + +#define SAM4CMS8 (SAM4CMS8_0 || SAM4CMS8_1) + +#define SAM4CMS16_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMS16C_0) \ + ) + +#define SAM4CMS16_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMS16C_1) \ + ) + +#define SAM4CMS16 (SAM4CMS16_0 || SAM4CMS16_1) + +#define SAM4CMS32_0 ( \ + SAM_PART_IS_DEFINED(SAM4CMS32C_0) \ + ) + +#define SAM4CMS32_1 ( \ + SAM_PART_IS_DEFINED(SAM4CMS32C_1) \ + ) + +#define SAM4CMS32 (SAM4CMS32_0 || SAM4CMS32_1) + +/** @} */ + +/** + * \name SAM4CP series + * @{ + */ +#define SAM4CP16_0 ( \ + SAM_PART_IS_DEFINED(SAM4CP16B_0) \ + ) + +#define SAM4CP16_1 ( \ + SAM_PART_IS_DEFINED(SAM4CP16B_1) \ + ) + +#define SAM4CP16 (SAM4CP16_0 || SAM4CP16_1) +/** @} */ + +/** + * \name SAMG series + * @{ + */ +#define SAMG51 ( \ + SAM_PART_IS_DEFINED(SAMG51G18) \ + ) + +#define SAMG53 ( \ + SAM_PART_IS_DEFINED(SAMG53G19) ||\ + SAM_PART_IS_DEFINED(SAMG53N19) \ + ) + +#define SAMG54 ( \ + SAM_PART_IS_DEFINED(SAMG54G19) ||\ + SAM_PART_IS_DEFINED(SAMG54J19) ||\ + SAM_PART_IS_DEFINED(SAMG54N19) \ + ) + +#define SAMG55 ( \ + SAM_PART_IS_DEFINED(SAMG55G18) ||\ + SAM_PART_IS_DEFINED(SAMG55G19) ||\ + SAM_PART_IS_DEFINED(SAMG55J18) ||\ + SAM_PART_IS_DEFINED(SAMG55J19) ||\ + SAM_PART_IS_DEFINED(SAMG55N19) \ + ) +/** @} */ + +/** + * \name SAMV71 series + * @{ + */ +#define SAMV71J ( \ + SAM_PART_IS_DEFINED(SAMV71J19) || \ + SAM_PART_IS_DEFINED(SAMV71J20) || \ + SAM_PART_IS_DEFINED(SAMV71J21) \ + ) + +#define SAMV71JB ( \ + SAM_PART_IS_DEFINED(SAMV71J19B) || \ + SAM_PART_IS_DEFINED(SAMV71J20B) || \ + SAM_PART_IS_DEFINED(SAMV71J21B) \ + ) + +#define SAMV71N ( \ + SAM_PART_IS_DEFINED(SAMV71N19) || \ + SAM_PART_IS_DEFINED(SAMV71N20) || \ + SAM_PART_IS_DEFINED(SAMV71N21) \ + ) + +#define SAMV71NB ( \ + SAM_PART_IS_DEFINED(SAMV71N19B) || \ + SAM_PART_IS_DEFINED(SAMV71N20B) || \ + SAM_PART_IS_DEFINED(SAMV71N21B) \ + ) + +#define SAMV71Q ( \ + SAM_PART_IS_DEFINED(SAMV71Q19) || \ + SAM_PART_IS_DEFINED(SAMV71Q20) || \ + SAM_PART_IS_DEFINED(SAMV71Q21) \ + ) + +#define SAMV71QB ( \ + SAM_PART_IS_DEFINED(SAMV71Q19B) || \ + SAM_PART_IS_DEFINED(SAMV71Q20B) || \ + SAM_PART_IS_DEFINED(SAMV71Q21B) \ + ) + +/** @} */ + +/** + * \name SAMV70 series + * @{ + */ +#define SAMV70J ( \ + SAM_PART_IS_DEFINED(SAMV70J19) || \ + SAM_PART_IS_DEFINED(SAMV70J20) \ + ) + +#define SAMV70JB ( \ + SAM_PART_IS_DEFINED(SAMV70J19B) || \ + SAM_PART_IS_DEFINED(SAMV70J20B) \ + ) + +#define SAMV70N ( \ + SAM_PART_IS_DEFINED(SAMV70N19) || \ + SAM_PART_IS_DEFINED(SAMV70N20) \ + ) + +#define SAMV70NB ( \ + SAM_PART_IS_DEFINED(SAMV70N19B) || \ + SAM_PART_IS_DEFINED(SAMV70N20B) \ + ) + +#define SAMV70Q ( \ + SAM_PART_IS_DEFINED(SAMV70Q19) || \ + SAM_PART_IS_DEFINED(SAMV70Q20) \ + ) +#define SAMV70QB ( \ + SAM_PART_IS_DEFINED(SAMV70Q19B) || \ + SAM_PART_IS_DEFINED(SAMV70Q20B) \ + ) +/** @} */ + +/** + * \name SAMS70 series + * @{ + */ +#define SAMS70J ( \ + SAM_PART_IS_DEFINED(SAMS70J19) || \ + SAM_PART_IS_DEFINED(SAMS70J20) || \ + SAM_PART_IS_DEFINED(SAMS70J21) \ + ) + +#define SAMS70JB ( \ + SAM_PART_IS_DEFINED(SAMS70J19B) || \ + SAM_PART_IS_DEFINED(SAMS70J20B) || \ + SAM_PART_IS_DEFINED(SAMS70J21B) \ + ) + +#define SAMS70N ( \ + SAM_PART_IS_DEFINED(SAMS70N19) || \ + SAM_PART_IS_DEFINED(SAMS70N20) || \ + SAM_PART_IS_DEFINED(SAMS70N21) \ + ) + +#define SAMS70NB ( \ + SAM_PART_IS_DEFINED(SAMS70N19B) || \ + SAM_PART_IS_DEFINED(SAMS70N20B) || \ + SAM_PART_IS_DEFINED(SAMS70N21B) \ + ) + +#define SAMS70Q ( \ + SAM_PART_IS_DEFINED(SAMS70Q19) || \ + SAM_PART_IS_DEFINED(SAMS70Q20) || \ + SAM_PART_IS_DEFINED(SAMS70Q21) \ + ) + +#define SAMS70QB ( \ + SAM_PART_IS_DEFINED(SAMS70Q19B) || \ + SAM_PART_IS_DEFINED(SAMS70Q20B) || \ + SAM_PART_IS_DEFINED(SAMS70Q21B) \ + ) +/** @} */ + +/** + * \name SAME70 series + * @{ + */ +#define SAME70J ( \ + SAM_PART_IS_DEFINED(SAME70J19) || \ + SAM_PART_IS_DEFINED(SAME70J20) || \ + SAM_PART_IS_DEFINED(SAME70J21) \ + ) + +#define SAME70JB ( \ + SAM_PART_IS_DEFINED(SAME70J19B) || \ + SAM_PART_IS_DEFINED(SAME70J20B) || \ + SAM_PART_IS_DEFINED(SAME70J21B) \ + ) + +#define SAME70N ( \ + SAM_PART_IS_DEFINED(SAME70N19) || \ + SAM_PART_IS_DEFINED(SAME70N20) || \ + SAM_PART_IS_DEFINED(SAME70N21) \ + ) + +#define SAME70NB ( \ + SAM_PART_IS_DEFINED(SAME70N19B) || \ + SAM_PART_IS_DEFINED(SAME70N20B) || \ + SAM_PART_IS_DEFINED(SAME70N21B) \ + ) + +#define SAME70Q ( \ + SAM_PART_IS_DEFINED(SAME70Q19) || \ + SAM_PART_IS_DEFINED(SAME70Q20) || \ + SAM_PART_IS_DEFINED(SAME70Q21) \ + ) + +#define SAME70QB ( \ + SAM_PART_IS_DEFINED(SAME70Q19B) || \ + SAM_PART_IS_DEFINED(SAME70Q20B) || \ + SAM_PART_IS_DEFINED(SAME70Q21B) \ + ) +/** @} */ + +/** + * \name SAM families + * @{ + */ +/** SAM3S Family */ +#define SAM3S (SAM3S1 || SAM3S2 || SAM3S4 || SAM3S8 || SAM3SD8) + +/** SAM3U Family */ +#define SAM3U (SAM3U1 || SAM3U2 || SAM3U4) + +/** SAM3N Family */ +#define SAM3N (SAM3N00 || SAM3N0 || SAM3N1 || SAM3N2 || SAM3N4) + +/** SAM3XA Family */ +#define SAM3XA (SAM3X4 || SAM3X8 || SAM3A4 || SAM3A8) + +/** SAM4S Family */ +#define SAM4S (SAM4S2 || SAM4S4 || SAM4S8 || SAM4S16 || SAM4SA16 || SAM4SD16 || SAM4SD32) + +/** SAM4L Family */ +#define SAM4L (SAM4LS || SAM4LC) + +/** SAMD20 Family */ +#define SAMD20 (SAMD20J || SAMD20G || SAMD20E) + +/** SAMD21 Family */ +#define SAMD21 (SAMD21J || SAMD21G || SAMD21E) + +/** SAMD09 Family */ +#define SAMD09 (SAMD09C || SAMD09D) + +/** SAMD10 Family */ +#define SAMD10 (SAMD10C || SAMD10DS || SAMD10DM || SAMD10DU) + +/** SAMD11 Family */ +#define SAMD11 (SAMD11C || SAMD11DS || SAMD11DM || SAMD11DU) + +/** SAMDA1 Family */ +#define SAMDA1 (SAMDA1J || SAMDA1G || SAMDA1E) + +/** SAMHA1 Family */ +#define SAMHA1 (SAMHA1G || SAMHA1E) + +/** SAMHA0 Family */ +#define SAMHA0 (SAMHA0G || SAMHA0E) + +/** SAMD Family */ +#define SAMD (SAMD20 || SAMD21 || SAMD09 || SAMD10 || SAMD11 || SAMDA1) + +/** SAMR21 Family */ +#define SAMR21 (SAMR21G || SAMR21E) + +/** SAMR30 Family */ +#define SAMR30 (SAMR30G || SAMR30E) + +/** SAMR34 Family */ +#define SAMR34 (SAMR34J) + +/** SAMR35 Family */ +#define SAMR35 (SAMR35J) + +/** SAMR35 Family */ +#define WLR089 (WLR089U) + +/** SAMB11 Family */ +#define SAMB11 (SAMB11G || BTLC1000) + +/** SAML21 Family */ +#define SAML21 (SAML21J || SAML21G || SAML21E) + +/** SAML22 Family */ +#define SAML22 (SAML22J || SAML22G || SAML22N) +/** SAMC20 Family */ +#define SAMC20 (SAMC20J || SAMC20G || SAMC20E) + +/** SAMC21 Family */ +#define SAMC21 (SAMC21J || SAMC21G || SAMC21E) + +/** SAM4E Family */ +#define SAM4E (SAM4E8 || SAM4E16) + +/** SAM4N Family */ +#define SAM4N (SAM4N8 || SAM4N16) + +/** SAM4C Family */ +#define SAM4C_0 (SAM4C4_0 || SAM4C8_0 || SAM4C16_0 || SAM4C32_0) +#define SAM4C_1 (SAM4C4_1 || SAM4C8_1 || SAM4C16_1 || SAM4C32_1) +#define SAM4C (SAM4C4 || SAM4C8 || SAM4C16 || SAM4C32) + +/** SAM4CM Family */ +#define SAM4CM_0 (SAM4CMP8_0 || SAM4CMP16_0 || SAM4CMP32_0 || \ + SAM4CMS4_0 || SAM4CMS8_0 || SAM4CMS16_0 || SAM4CMS32_0) +#define SAM4CM_1 (SAM4CMP8_1 || SAM4CMP16_1 || SAM4CMP32_1 || \ + SAM4CMS4_1 || SAM4CMS8_1 || SAM4CMS16_1 || SAM4CMS32_1) +#define SAM4CM (SAM4CMP8 || SAM4CMP16 || SAM4CMP32 || \ + SAM4CMS4 || SAM4CMS8 || SAM4CMS16 || SAM4CMS32) + +/** SAM4CP Family */ +#define SAM4CP_0 (SAM4CP16_0) +#define SAM4CP_1 (SAM4CP16_1) +#define SAM4CP (SAM4CP16) + +/** SAMG Family */ +#define SAMG (SAMG51 || SAMG53 || SAMG54 || SAMG55) + +/** SAMB Family */ +#define SAMB (SAMB11) + +/** SAMV71 Family */ +#define SAMV71 (SAMV71J || SAMV71N || SAMV71Q || SAMV71JB || SAMV71NB || SAMV71QB) +#define SAMV71B (SAMV71JB || SAMV71NB || SAMV71QB) + +/** SAMV70 Family */ +#define SAMV70 (SAMV70J || SAMV70N || SAMV70Q || SAMV70JB || SAMV70NB || SAMV70QB) +#define SAMV70B (SAMV70JB || SAMV70NB || SAMV70QB) + +/** SAME70 Family */ +#define SAME70 (SAME70J || SAME70N || SAME70Q || SAME70JB || SAME70NB || SAME70QB) +#define SAME70B (SAME70JB || SAME70NB || SAME70QB) + +/** SAMS70 Family */ +#define SAMS70 (SAMS70J || SAMS70N || SAMS70Q || SAMS70JB || SAMS70NB || SAMS70QB) +#define SAMS70B (SAMS70JB || SAMS70NB || SAMS70QB) + +/** SAM0 product line (cortex-m0+) */ +#define SAM0 (SAMD20 || SAMD21 || SAMR21 || SAMD10 || SAMD11 || SAML21 ||\ + SAMDA1 || SAMC20 || SAMC21 || SAML22 || SAMD09 || SAMR30 || SAMHA1 ||\ + SAMHA0 || SAMR34 || SAMR35 || WLR089) + +/** @} */ + +/** SAM product line */ +#define SAM (SAM3S || SAM3U || SAM3N || SAM3XA || SAM4S || SAM4L || SAM4E || \ + SAM0 || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAME70 || SAMS70) + +/** @} */ + +/** @} */ + +/** @} */ + +#endif /* ATMEL_PARTS_H */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/adc/adc.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/adc/adc.c new file mode 100644 index 0000000..d8c237c --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/adc/adc.c @@ -0,0 +1,1015 @@ +/** + * \file + * + * \brief Analog-to-Digital Converter (ADC/ADC12B) driver for SAM. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "adc.h" +#include +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/** + * \defgroup sam_drivers_adc_group Analog-to-digital Converter (ADC) + * + * See \ref sam_adc_quickstart. + * + * Driver for the Analog-to-digital Converter. This driver provides access to the main + * features of the ADC controller. + * + * @{ + */ + +#if SAM3S || SAM4S || SAM3N || SAM3XA || SAM4C || SAM4CP || SAM4CM +/** + * \brief Initialize the given ADC with the specified ADC clock and startup time. + * + * \param p_adc Pointer to an ADC instance. + * \param ul_mck Main clock of the device (value in Hz). + * \param ul_adc_clock Analog-to-Digital conversion clock (value in Hz). + * \param uc_startup ADC start up time. Please refer to the product datasheet + * for details. + * + * \return 0 on success. + */ +uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck, + const uint32_t ul_adc_clock, const enum adc_startup_time startup) +{ + uint32_t ul_prescal; + + /* Reset the controller. */ + p_adc->ADC_CR = ADC_CR_SWRST; + + /* Reset Mode Register. */ + p_adc->ADC_MR = 0; + + /* Reset PDC transfer. */ + p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS); + p_adc->ADC_RCR = 0; + p_adc->ADC_RNCR = 0; + + ul_prescal = ul_mck / (2 * ul_adc_clock) - 1; + p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup; + return 0; +} +#elif SAM3U +/** + * \brief Initialize the given ADC with the specified ADC clock and startup time. + * + * \param p_adc Pointer to an ADC instance. + * \param ul_mck Main clock of the device (value in Hz). + * \param ul_adc_clock Analog-to-Digital conversion clock (in Hz). + * \param ul_startuptime ADC startup time value (value in us). + * Please refer to the product datasheet for details. + * \param ul_offmode_startuptime ADC off mode startup time value (in us). + * Please refer to the product datasheet for details. + * + * \return 0 on success. + */ +uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck, const uint32_t ul_adc_clock, + const uint32_t ul_startuptime) +{ + uint32_t ul_prescal, ul_startup; + p_adc->ADC_CR = ADC_CR_SWRST; + + /* Reset Mode Register. */ + p_adc->ADC_MR = 0; + + /* Reset PDC transfer. */ + p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS); + p_adc->ADC_RCR = 0; + p_adc->ADC_RNCR = 0; + ul_prescal = ul_mck / (2 * ul_adc_clock) - 1; + ul_startup = ((ul_adc_clock / 1000000) * ul_startuptime / 8) - 1; + p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | + ((ul_startup << ADC_MR_STARTUP_Pos) & + ADC_MR_STARTUP_Msk); + return 0; +} + +#endif + +/** + * \brief Configure the conversion resolution. + * + * \param p_adc Pointer to an ADC instance. + * \param resolution ADC resolution. + * + */ +void adc_set_resolution(Adc *p_adc, const enum adc_resolution_t resolution) +{ +#if SAM4C || SAM4CP || SAM4CM + p_adc->ADC_EMR &= ~ADC_EMR_OSR_Msk; + switch (resolution) { + case ADC_8_BITS: + p_adc->ADC_MR |= ADC_MR_LOWRES; + break; + case ADC_10_BITS: + p_adc->ADC_MR &= ~ADC_MR_LOWRES; + break; + case ADC_11_BITS: + case ADC_12_BITS: + p_adc->ADC_MR &= ~ADC_MR_LOWRES; + p_adc->ADC_EMR |= resolution; + break; + } +#else + p_adc->ADC_MR &= ~ADC_MR_LOWRES; + p_adc->ADC_MR |= resolution; +#endif +} + + +#if SAM3S || SAM4S || SAM3N || SAM3XA || SAM4C || SAM4CP || SAM4CM +/** + * \brief Configure conversion trigger and free run mode. + * + * \param p_adc Pointer to an ADC instance. + * \param trigger Conversion trigger. + * \param uc_freerun ADC_MR_FREERUN_ON enables freerun mode, + * ADC_MR_FREERUN_OFF disables freerun mode. + * + */ +void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger, + uint8_t uc_freerun) +{ + p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN); +} +#elif SAM3U +/** + * \brief Configure conversion trigger and free run mode. + * + * \param p_adc Pointer to an ADC instance. + * \param trigger Conversion trigger. + */ +void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger) +{ + p_adc->ADC_MR |= trigger; +} +#endif + +#if SAM3S8 || SAM4S || SAM3N || SAM3SD8 +/** + * \brief Configures ADC power saving mode. + * + * \param p_adc Pointer to an ADC instance. + * \param uc_sleep ADC_MR_SLEEP_NORMAL keeps the ADC Core and reference voltage + * circuitry ON between conversions. + * ADC_MR_SLEEP_SLEEP keeps the ADC Core and reference voltage circuitry OFF + * between conversions. + * \param uc_fwup ADC_MR_FWUP_OFF configures sleep mode as uc_sleep setting, + * ADC_MR_FWUP_ON keeps voltage reference ON and ADC Core OFF between conversions. + */ +void adc_configure_power_save(Adc *p_adc, const uint8_t uc_sleep, const uint8_t uc_fwup) +{ + p_adc->ADC_MR |= (((uc_sleep << 5) & ADC_MR_SLEEP) | + ((uc_fwup << 6) & ADC_MR_FWUP)); +} +#elif SAM3U || SAM4C || SAM4CP || SAM4CM +/** + * \brief Configure ADC power saving mode. + * + * \param p_adc Pointer to an ADC instance. + * \param uc_sleep ADC_MR_SLEEP_NORMAL keeps the ADC Core and reference + * voltage circuitry ON between conversions. + * ADC_MR_SLEEP_SLEEP keeps the ADC Core and reference voltage circuitry + * OFF between conversions. + * \param uc_offmode 0 for Standby Mode (if Sleep Bit = 1), 1 for Off Mode. + */ +void adc_configure_power_save(Adc *p_adc, const uint8_t uc_sleep) +{ + p_adc->ADC_MR |= ((uc_sleep << 5) & ADC_MR_SLEEP); +} +#endif + +#if SAM3S || SAM4S || SAM3N || SAM3XA || SAM4C || SAM4CP || SAM4CM +/** + * \brief Configure conversion sequence. + * + * \param p_adc Pointer to an ADC instance. + * \param ch_list Channel sequence list. + * \param number Number of channels in the list. + */ +void adc_configure_sequence(Adc *p_adc, const enum adc_channel_num_t ch_list[], + uint8_t uc_num) +{ + uint8_t uc_counter; + volatile uint32_t *adc_seqr = &p_adc->ADC_SEQR1; + + if (uc_num <= 8) { + for (uc_counter = 0; uc_counter < uc_num; uc_counter++) { + adc_seqr[0] |= + ch_list[uc_counter] << (4 * uc_counter); + } + } else { + for (uc_counter = 0; uc_counter < 8; uc_counter++) { + adc_seqr[0] |= + ch_list[uc_counter] << (4 * uc_counter); + } + for (uc_counter = 0; uc_counter < uc_num - 8; uc_counter++) { + adc_seqr[1] |= + ch_list[8 + uc_counter] << (4 * uc_counter); + } + } +} +#endif + +#if SAM3S || SAM4S || SAM3XA +/** + * \brief Configure ADC timing. + * + * \param p_adc Pointer to an ADC instance. + * \param uc_tracking ADC tracking time = uc_tracking / ADC clock. + * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock. + * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock. + */ +void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking, + const enum adc_settling_time_t settling,const uint8_t uc_transfer) +{ + p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer) + | settling | ADC_MR_TRACKTIM(uc_tracking); +} +#elif SAM3N || SAM4C || SAM4CP || SAM4CM +/** + * \brief Configure ADC timing. + * + * \param p_adc Pointer to an ADC instance. + * \param uc_tracking ADC tracking time = uc_tracking / ADC clock. + */ +void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking) +{ + p_adc->ADC_MR |= ADC_MR_TRACKTIM(uc_tracking); +} +#elif SAM3U +/** + * \brief Configure ADC timing. + * + * \param p_adc Pointer to an ADC instance. + * \param ul_sh ADC sample and hold time = uc_sh / ADC clock. + */ +void adc_configure_timing(Adc *p_adc, const uint32_t ul_sh) +{ + p_adc->ADC_MR |= ADC_MR_SHTIM(ul_sh); +} +#endif + +#if SAM3S || SAM4S || SAM3XA +/** + * \brief Enable analog change. + * + * \note It allows different analog settings for each channel. + * + * \param p_Adc Pointer to an ADC instance. + */ +void adc_enable_anch(Adc *p_adc) +{ + p_adc->ADC_MR |= ADC_MR_ANACH; +} + +/** + * \brief Disable analog change. + * + * \note DIFF0, GAIN0 and OFF0 are used for all channels. + * + * \param p_Adc Pointer to an ADC instance. + */ +void adc_disable_anch(Adc *p_adc) +{ + p_adc->ADC_MR &= ~ADC_MR_ANACH; +} +#endif + +/** + * \brief Start analog-to-digital conversion. + * + * \note If one of the hardware event is selected as ADC trigger, + * this function can NOT start analog to digital conversion. + * + * \param p_adc Pointer to an ADC instance. + */ + +void adc_start(Adc *p_adc) +{ + p_adc->ADC_CR = ADC_CR_START; +} + +/** + * \brief Reset ADC. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc_reset(Adc *p_adc) +{ + p_adc->ADC_CR = ADC_CR_SWRST; +} + +/** + * \brief Enable the specified ADC channel. + * + * \param p_adc Pointer to an ADC instance. + * \param adc_ch ADC channel number. + */ +void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch) +{ + p_adc->ADC_CHER = 1 << adc_ch; +} + +/** + * \brief Enable all ADC channels. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc_enable_all_channel(Adc *p_adc) +{ +#if SAM3S || SAM4S || SAM3N || SAM3XA + p_adc->ADC_CHER = 0xFFFF; +#elif SAM3U || SAM4C || SAM4CP || SAM4CM + p_adc->ADC_CHER = 0xFF; +#endif +} + +/** + * \brief Disable the specified ADC channel. + * + * \param p_adc Pointer to an ADC instance. + * \param adc_ch ADC channel number. + */ +void adc_disable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch) +{ + p_adc->ADC_CHDR = 1 << adc_ch; +} + +/** + * \brief Disable all ADC channel. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc_disable_all_channel(Adc *p_adc) +{ +#if SAM3S || SAM4S || SAM3N || SAM3XA + p_adc->ADC_CHDR = 0xFFFF; +#elif SAM3U || SAM4C || SAM4CP || SAM4CM + p_adc->ADC_CHDR = 0xFF; +#endif +} + +/** + * \brief Read the ADC channel status. + * + * \param p_adc Pointer to an ADC instance. + * \param adc_ch ADC channel number. + * + * \retval 1 if channel is enabled. + * \retval 0 if channel is disabled. + */ +uint32_t adc_get_channel_status(const Adc *p_adc, const enum adc_channel_num_t adc_ch) +{ + return p_adc->ADC_CHSR & (1 << adc_ch); +} + +/** + * \brief Read the ADC result data of the specified channel. + * + * \param p_adc Pointer to an ADC instance. + * \param adc_ch ADC channel number. + * + * \return ADC value of the specified channel. + */ +uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch) +{ + uint32_t ul_data = 0; + + if (15 >= adc_ch) { + ul_data = *(p_adc->ADC_CDR + adc_ch); + } + + return ul_data; +} + +/** + * \brief Read the last ADC result data. + * + * \param p_adc Pointer to an ADC instance. + * + * \return ADC latest value. + */ +uint32_t adc_get_latest_value(const Adc *p_adc) +{ + return p_adc->ADC_LCDR; +} + +#if SAM3S || SAM4S || SAM3N || SAM3XA || SAM4C || SAM4CP || SAM4CM +/** + * \brief Enable TAG option so that the number of the last converted channel + * can be indicated. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc_enable_tag(Adc *p_adc) +{ + p_adc->ADC_EMR |= ADC_EMR_TAG; +} + +/** + * \brief Disable TAG option. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc_disable_tag(Adc *p_adc) +{ + p_adc->ADC_EMR &= ~ADC_EMR_TAG; +} + +/** + * \brief Indicate the last converted channel. + * + * \note If TAG option is NOT enabled before, an incorrect channel + * number is returned. + * + * \param p_adc Pointer to an ADC instance. + * + * \return The last converted channel number. + */ +enum adc_channel_num_t adc_get_tag(const Adc *p_adc) +{ + return (enum adc_channel_num_t) + ((p_adc->ADC_LCDR & ADC_LCDR_CHNB_Msk) >> ADC_LCDR_CHNB_Pos); +} + +/** + * \brief Enable conversion sequencer. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc_start_sequencer(Adc *p_adc) +{ + p_adc->ADC_MR |= ADC_MR_USEQ; +} + +/** + * \brief Disable conversion sequencer. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc_stop_sequencer(Adc *p_adc) +{ + p_adc->ADC_MR &= ~ADC_MR_USEQ; +} + +/** + * \brief Configure comparison mode. + * + * \param p_adc Pointer to an ADC instance. + * \param uc_mode ADC comparison mode. + */ +void adc_set_comparison_mode(Adc *p_adc, const uint8_t uc_mode) +{ + p_adc->ADC_EMR &= (uint32_t) ~ (ADC_EMR_CMPMODE_Msk); + p_adc->ADC_EMR |= (uc_mode & ADC_EMR_CMPMODE_Msk); +} + +/** + * \brief Get comparison mode. + * + * \param p_adc Pointer to an ADC instance. + * + * \retval Compare mode value. + */ +uint32_t adc_get_comparison_mode(const Adc *p_adc) +{ + return p_adc->ADC_EMR & ADC_EMR_CMPMODE_Msk; +} + +/** + * \brief Configure ADC compare window. + * + * \param p_adc Pointer to an ADC instance. + * \param w_low_threshold Low threshold of compare window. + * \param w_high_threshold High threshold of compare window. + */ +void adc_set_comparison_window(Adc *p_adc, const uint16_t us_low_threshold, + const uint16_t us_high_threshold) +{ + p_adc->ADC_CWR = ADC_CWR_LOWTHRES(us_low_threshold) | + ADC_CWR_HIGHTHRES(us_high_threshold); +} + +/** + * \brief Configure comparison selected channel. + * + * \param p_adc Pointer to an ADC instance. + * \param channel ADC channel number. + */ +void adc_set_comparison_channel(Adc *p_adc, const enum adc_channel_num_t channel) +{ + if (channel < 16) { + p_adc->ADC_EMR &= (uint32_t) ~ (ADC_EMR_CMPALL); + p_adc->ADC_EMR &= (uint32_t) ~ (ADC_EMR_CMPSEL_Msk); + p_adc->ADC_EMR |= (channel << ADC_EMR_CMPSEL_Pos); + } else { + p_adc->ADC_EMR |= ADC_EMR_CMPALL; + } +} +#endif + +#if SAM3S || SAM4S || SAM3XA +/** + * \brief Enable differential input for the specified channel. + * + * \param p_adc Pointer to an ADC instance. + * \param channel ADC channel number. + */ +void adc_enable_channel_differential_input(Adc *p_adc, const enum adc_channel_num_t channel) +{ + p_adc->ADC_COR |= 0x01u << (16 + channel); +} + +/** + * \brief Disable differential input for the specified channel. + * + * \param p_adc Pointer to an ADC instance. + * \param channel ADC channel number. + */ +void adc_disable_channel_differential_input(Adc *p_adc, const enum adc_channel_num_t channel) +{ + uint32_t ul_temp; + ul_temp = p_adc->ADC_COR; + p_adc->ADC_COR &= 0xfffeffffu << channel; + p_adc->ADC_COR |= ul_temp; +} + +/** + * \brief Enable analog signal offset for the specified channel. + * + * \param p_adc Pointer to an ADC instance. + * \param channel ADC channel number. + */ +void adc_enable_channel_input_offset(Adc *p_adc, const enum adc_channel_num_t channel) +{ + p_adc->ADC_COR |= 0x01u << channel; +} + +/** + * \brief Disable analog signal offset for the specified channel. + * + * \param p_adc Pointer to an ADC instance. + * \param channel ADC channel number. + */ +void adc_disable_channel_input_offset(Adc *p_adc, const enum adc_channel_num_t channel) +{ + uint32_t ul_temp; + ul_temp = p_adc->ADC_COR; + p_adc->ADC_COR &= (0xfffffffeu << channel); + p_adc->ADC_COR |= ul_temp; +} + +/** + * \brief Configure input gain for the specified channel. + * + * \param p_adc Pointer to an ADC instance. + * \param channel ADC channel number. + * \param gain Gain value for the input. + */ +void adc_set_channel_input_gain(Adc *p_adc, const enum adc_channel_num_t channel, + const enum adc_gainvalue_t gain) +{ + p_adc->ADC_CGR |= (0x03u << (2 * channel)) & (gain << (2 * channel)); +} +#endif + +#if SAM3S8 || SAM3SD8 || SAM4S +/** + * \brief Set ADC auto calibration mode. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc_set_calibmode(Adc * p_adc) +{ + p_adc->ADC_CR |= ADC_CR_AUTOCAL; +} +#endif + +/** + * \brief Return the actual ADC clock. + * + * \param p_adc Pointer to an ADC instance. + * \param ul_mck Main clock of the device (in Hz). + * + * \return The actual ADC clock (in Hz). + */ +uint32_t adc_get_actual_adc_clock(const Adc *p_adc, const uint32_t ul_mck) +{ + uint32_t ul_adcfreq; + uint32_t ul_prescal; + + /* ADCClock = MCK / ( (PRESCAL+1) * 2 ) */ + ul_prescal = ((p_adc->ADC_MR & ADC_MR_PRESCAL_Msk) >> ADC_MR_PRESCAL_Pos); + ul_adcfreq = ul_mck / ((ul_prescal + 1) * 2); + return ul_adcfreq; +} + +/** + * \brief Enable ADC interrupts. + * + * \param p_adc Pointer to an ADC instance. + * \param ul_source Interrupts to be enabled. + */ +void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source) +{ + p_adc->ADC_IER = ul_source; +} + +/** + * \brief Disable ADC interrupts. + * + * \param p_adc Pointer to an ADC instance. + * \param ul_source Interrupts to be disabled. + */ +void adc_disable_interrupt(Adc *p_adc, const uint32_t ul_source) +{ + p_adc->ADC_IDR = ul_source; +} + +#if SAM3S || SAM4S || SAM3N || SAM3XA || SAM4C || SAM4CP || SAM4CM +/** + * \brief Get ADC interrupt and overrun error status. + * + * \param p_adc Pointer to an ADC instance. + * + * \return ADC status structure. + */ +uint32_t adc_get_status(const Adc *p_adc) +{ + return p_adc->ADC_ISR; +} + +/** + * \brief Get ADC interrupt and overrun error status. + * + * \param p_adc Pointer to an ADC instance. + * + * \return ADC status structure. + */ +uint32_t adc_get_overrun_status(const Adc *p_adc) +{ + return p_adc->ADC_OVER; +} +#elif SAM3U +/** + * \brief Read ADC interrupt and overrun error status. + * + * \param p_adc Pointer to an ADC instance. + * + * \retval ADC status structure. + */ +uint32_t adc_get_status(const Adc *p_adc) +{ + return p_adc->ADC_SR; +} +#endif + +/** + * \brief Read ADC interrupt mask. + * + * \param p_adc Pointer to an ADC instance. + * + * \return The interrupt mask value. + */ +uint32_t adc_get_interrupt_mask(const Adc *p_adc) +{ + return p_adc->ADC_IMR; +} + +#if SAM3S || SAM4S || SAM3XA +/** + * \brief Adapt performance versus power consumption. + * + * \note Please refer to ADC Characteristics in the product datasheet + * for more details. + * + * \param p_adc Pointer to an ADC instance. + * \param ibctl ADC Bias current control. + */ +void adc_set_bias_current(Adc *p_adc, const uint8_t uc_ibctl) +{ + p_adc->ADC_ACR |= ADC_ACR_IBCTL(uc_ibctl); +} + +/** + * \brief Turn on temperature sensor. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc_enable_ts(Adc *p_adc) +{ + p_adc->ADC_ACR |= ADC_ACR_TSON; +} + +/** + * \brief Turn off temperature sensor. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc_disable_ts(Adc *p_adc) +{ + p_adc->ADC_ACR &= ~ADC_ACR_TSON; +} +#endif + +#if SAM3S || SAM4S || SAM3N || SAM3XA || SAM4C || SAM4CP || SAM4CM +#ifndef ADC_WPMR_WPKEY_PASSWD +#define ADC_WPMR_WPKEY_PASSWD ADC_WPMR_WPKEY(0x414443u) +#endif +/** + * \brief Enable or disable write protection of ADC registers. + * + * \param p_adc Pointer to an ADC instance. + * \param ul_enable 1 to enable, 0 to disable. + */ +void adc_set_writeprotect(Adc *p_adc, const uint32_t ul_enable) +{ + p_adc->ADC_WPMR = ADC_WPMR_WPKEY_PASSWD | (ul_enable & ADC_WPMR_WPEN); +} + +/** + * \brief Indicate write protect status. + * + * \param p_adc Pointer to an ADC instance. + * + * \return 0 if no write protect violation occurred, or 16-bit write protect + * violation source. + */ +uint32_t adc_get_writeprotect_status(const Adc *p_adc) +{ + uint32_t reg_value; + + reg_value = p_adc->ADC_WPSR; + if (reg_value & ADC_WPSR_WPVS) { + return (reg_value & ADC_WPSR_WPVSRC_Msk) >> ADC_WPSR_WPVSRC_Pos; + } else { + return 0; + } +} + +/** + * \brief calcul_startup + */ +static uint32_t calcul_startup(const uint32_t ul_startup) +{ + uint32_t ul_startup_value = 0; + + if (ul_startup == 0) + ul_startup_value = 0; + else if (ul_startup == 1) + ul_startup_value = 8; + else if (ul_startup == 2) + ul_startup_value = 16; + else if (ul_startup == 3) + ul_startup_value = 24; + else if (ul_startup == 4) + ul_startup_value = 64; + else if (ul_startup == 5) + ul_startup_value = 80; + else if (ul_startup == 6) + ul_startup_value = 96; + else if (ul_startup == 7) + ul_startup_value = 112; + else if (ul_startup == 8) + ul_startup_value = 512; + else if (ul_startup == 9) + ul_startup_value = 576; + else if (ul_startup == 10) + ul_startup_value = 640; + else if (ul_startup == 11) + ul_startup_value = 704; + else if (ul_startup == 12) + ul_startup_value = 768; + else if (ul_startup == 13) + ul_startup_value = 832; + else if (ul_startup == 14) + ul_startup_value = 896; + else if (ul_startup == 15) + ul_startup_value = 960; + + return ul_startup_value; +} + +/** + * \brief Check ADC configurations. + * + * \param p_adc Pointer to an ADC instance. + * \param ul_mck Main clock of the device (in Hz). + */ +void adc_check(Adc *p_adc, const uint32_t ul_mck) +{ + uint32_t ul_adcfreq; + uint32_t ul_prescal; + uint32_t ul_startup; + + /* ADCClock = MCK / ( (PRESCAL+1) * 2 ) */ + ul_prescal = ((p_adc->ADC_MR & ADC_MR_PRESCAL_Msk) >> + ADC_MR_PRESCAL_Pos); + ul_adcfreq = ul_mck / ((ul_prescal + 1) * 2); + printf("ADC clock frequency = %d Hz\r\n", (int)ul_adcfreq); + + if (ul_adcfreq < ADC_FREQ_MIN) { + printf("adc frequency too low (out of specification: %d Hz)\r\n", + (int)ADC_FREQ_MIN); + } + if (ul_adcfreq > ADC_FREQ_MAX) { + printf("adc frequency too high (out of specification: %d Hz)\r\n", + (int)ADC_FREQ_MAX); + } + + ul_startup = ((p_adc->ADC_MR & ADC_MR_STARTUP_Msk) >> + ADC_MR_STARTUP_Pos); + if (!(p_adc->ADC_MR & ADC_MR_SLEEP_SLEEP)) { + /* 40ms */ + if (ADC_STARTUP_NORM * ul_adcfreq / 1000000 > + calcul_startup(ul_startup)) { + printf("Startup time too small: %d, programmed: %d\r\n", + (int)(ADC_STARTUP_NORM * ul_adcfreq / + 1000000), + (int)calcul_startup(ul_startup)); + } + } else { + if (p_adc->ADC_MR & ADC_MR_FREERUN_ON) { + puts("FreeRun forbidden in sleep mode\r"); + } +#if !SAM4C && !SAM4CP && !SAM4CM + if (!(p_adc->ADC_MR & ADC_MR_FWUP_ON)) { + /* Sleep 40ms */ + if (ADC_STARTUP_NORM * ul_adcfreq / 1000000 > + calcul_startup(ul_startup)) { + printf("Startup time too small: %d, programmed: %d\r\n", + (int)(ADC_STARTUP_NORM * ul_adcfreq / 1000000), + (int)(calcul_startup(ul_startup))); + } + } else { + if (p_adc->ADC_MR & ADC_MR_FWUP_ON) { + /* Fast Wake Up Sleep Mode: 12ms */ + if (ADC_STARTUP_FAST * ul_adcfreq / 1000000 > + calcul_startup(ul_startup)) { + printf("Startup time too small: %d, programmed: %d\r\n", + (int)(ADC_STARTUP_NORM * ul_adcfreq / 1000000), + (int)(calcul_startup(ul_startup))); + } + } + } +#endif + } +} +#endif + +/** + * \brief Get PDC registers base address. + * + * \param p_adc Pointer to an ADC instance. + * + * \return ADC PDC register base address. + */ +Pdc *adc_get_pdc_base(const Adc *p_adc) +{ + UNUSED(p_adc); + return PDC_ADC; +} + +#if SAM4C || SAM4CP || SAM4CM +/** + * \brief Set digital averaging trigger. + * + * \param p_adc Pointer to an ADC instance. + * \param multi The average requests several trigger events if true. The + * average requests only one trigger event. + */ +void adc_set_averaging_trigger(Adc *p_adc, bool multi) +{ + if (multi) { + p_adc->ADC_EMR &= ~ADC_EMR_ASTE; + } else { + p_adc->ADC_EMR |= ADC_EMR_ASTE; + } +} + +/** + * \brief Set comparison filter. + * + * \param p_adc Pointer to an ADC instance. + * \param filter Number of consecutive compare events necessary to raise the + * flag = filter + 1. + */ +void adc_set_comparison_filter(Adc *p_adc, uint8_t filter) +{ + p_adc->ADC_EMR &= ~ADC_EMR_CMPFILTER_Msk; + p_adc->ADC_EMR |= ADC_EMR_CMPFILTER(filter); +} + +/** + * \brief Turn on temperature sensor. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc_enable_ts(Adc *p_adc) +{ + p_adc->ADC_TEMPMR |= ADC_TEMPMR_TEMPON; +} + +/** + * \brief Turn off temperature sensor. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc_disable_ts(Adc *p_adc) +{ + p_adc->ADC_TEMPMR &= ~ADC_TEMPMR_TEMPON; +} + +/** + * \brief Configure temperature sensor comparison. + * + * \param p_adc Pointer to an ADC instance. + * \param mode Temperature comparison mode. + * \param low_threshold Temperature low threshold. + * \param high_threshold Temperature high threshold. + */ +void adc_configure_ts_comparison(Adc *p_adc, enum adc_temp_cmp_mode mode, + uint16_t low_threshold, uint16_t high_threshold) +{ + uint32_t tmp = p_adc->ADC_TEMPMR; + tmp &= ~ADC_TEMPMR_TEMPCMPMOD_Msk; + tmp |= mode; + + p_adc->ADC_TEMPCWR = ADC_TEMPCWR_TLOWTHRES(low_threshold) | + ADC_TEMPCWR_THIGHTHRES(high_threshold); + p_adc->ADC_TEMPMR = tmp; +} + +/** + * \brief Set ADC analog control(internal reference voltage). + * + * \param p_adc Pointer to an ADC instance. + * \param ref Pointer to an ADC internal reference voltage setup. + * + * \return ERR_INVALID_ARG if the argument is invalid, STATUS_OK otherwise. + */ +enum status_code adc_set_internal_reference_voltage(Adc *p_adc, + struct adc_internal_ref *ref) +{ + uint32_t tmp = 0; + + if (ref->adc_force_internal_ref && ref->adc_internal_ref_on) { + return ERR_INVALID_ARG; + } + tmp = (ref->adc_internal_ref_change_enable ? ADC_ACR_IRVCE_SELECTION : 0) | + ADC_ACR_IRVS(ref->volt) | + (ref->adc_force_internal_ref ? ADC_ACR_FORCEREF : 0) | + (ref->adc_internal_ref_on ? ADC_ACR_ONREF : 0); + p_adc->ADC_ACR = tmp; + return STATUS_OK; +} +#endif + +//@} + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/adc/adc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/adc/adc.h new file mode 100644 index 0000000..9360d50 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/adc/adc.h @@ -0,0 +1,583 @@ +/** + * \file + * + * \brief Analog-to-Digital Converter (ADC/ADC12B) driver for SAM. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef ADC_H_INCLUDED +#define ADC_H_INCLUDED + +#include "compiler.h" + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/* The max ADC clock freq definition*/ +#if !SAM4C && !SAM4CP && !SAM4CM +#define ADC_FREQ_MAX 20000000 +#else +#define ADC_FREQ_MAX 16000000 +#endif +/* The min ADC clock freq definition*/ +#define ADC_FREQ_MIN 1000000 +/* The normal ADC startup time*/ +#define ADC_STARTUP_NORM 40 +/* The fast ADC startup time*/ +#define ADC_STARTUP_FAST 12 + +/* Definitions for ADC resolution */ +#if SAM3S || SAM4S || SAM3XA +enum adc_resolution_t { + ADC_10_BITS = ADC_MR_LOWRES_BITS_10, /* ADC 10-bit resolution */ + ADC_12_BITS = ADC_MR_LOWRES_BITS_12 /* ADC 12-bit resolution */ +}; +#elif SAM3N +enum adc_resolution_t { + ADC_8_BITS = ADC_MR_LOWRES_BITS_8, /* ADC 8-bit resolution */ + ADC_10_BITS = ADC_MR_LOWRES_BITS_10 /* ADC 10-bit resolution */ +}; +#elif SAM3U +enum adc_resolution_t { + ADC_8_BITS = ADC_MR_LOWRES_BITS_8, /* ADC 8-bit resolution */ + ADC_10_BITS = ADC12B_MR_LOWRES_BITS_10, /* ADC 10-bit resolution */ + ADC_12_BITS = ADC12B_MR_LOWRES_BITS_12 /* ADC 12-bit resolution */ +}; +#elif SAM4C || SAM4CP || SAM4CM +enum adc_resolution_t { + ADC_8_BITS = ADC_MR_LOWRES_BITS_8, /* ADC 8-bit resolution */ + ADC_10_BITS = ADC_MR_LOWRES_BITS_10, /* ADC 10-bit resolution */ + ADC_11_BITS = ADC_EMR_OSR_OSR4, /* ADC 11-bit resolution */ + ADC_12_BITS = ADC_EMR_OSR_OSR16 /* ADC 12-bit resolution */ +}; +#endif + +/* Definitions for ADC trigger */ +enum adc_trigger_t { + /* Starting a conversion is only possible by software. */ + ADC_TRIG_SW = ADC_MR_TRGEN_DIS, + /* External trigger */ + ADC_TRIG_EXT = ADC_MR_TRGSEL_ADC_TRIG0 | ADC_MR_TRGEN, + /* TIO Output of the Timer Counter Channel 0 */ + ADC_TRIG_TIO_CH_0 = ADC_MR_TRGSEL_ADC_TRIG1 | ADC_MR_TRGEN, + /* TIO Output of the Timer Counter Channel 1 */ + ADC_TRIG_TIO_CH_1 = ADC_MR_TRGSEL_ADC_TRIG2 | ADC_MR_TRGEN, + /* TIO Output of the Timer Counter Channel 2 */ + ADC_TRIG_TIO_CH_2 = ADC_MR_TRGSEL_ADC_TRIG3 | ADC_MR_TRGEN, +#if SAM4C || SAM4CP || SAM4CM + /* TIO Output of the Timer Counter Channel 3 */ + ADC_TRIG_TIO_CH_3 = ADC_MR_TRGSEL_ADC_TRIG3 | ADC_MR_TRGEN, + /* TIO Output of the Timer Counter Channel 4 */ + ADC_TRIG_TIO_CH_4 = ADC_MR_TRGSEL_ADC_TRIG4 | ADC_MR_TRGEN, + /* TIO Output of the Timer Counter Channel 5 */ + ADC_TRIG_TIO_CH_5 = ADC_MR_TRGSEL_ADC_TRIG5 | ADC_MR_TRGEN, + /* TIO Output of the Timer Counter Channel 6 */ + ADC_TRIG_TIO_CH_6 = ADC_MR_TRGSEL_ADC_TRIG6 | ADC_MR_TRGEN, +#endif +#if SAM3S || SAM4S || SAM3XA || SAM3U + /* PWM Event Line 0 */ + ADC_TRIG_PWM_EVENT_LINE_0 = ADC_MR_TRGSEL_ADC_TRIG4 | ADC_MR_TRGEN, + /* PWM Event Line 1 */ + ADC_TRIG_PWM_EVENT_LINE_1 = ADC_MR_TRGSEL_ADC_TRIG5 | ADC_MR_TRGEN +#endif +}; + +#if SAM3U +/* Definitions for ADC trigger */ +enum adc12b_trigger_t { + /* Starting a conversion is only possible by software. */ + ADC12B_TRIG_SW = ADC12B_MR_TRGEN_DIS, + /* External trigger */ + ADC12B_TRIG_EXT = ADC12B_MR_TRGSEL_ADC_TRIG0 | ADC12B_MR_TRGEN, + /* TIO Output of the Timer Counter Channel 0 */ + ADC12B_TRIG_TIO_CH_0 = ADC12B_MR_TRGSEL_ADC_TRIG1 | ADC12B_MR_TRGEN, + /* TIO Output of the Timer Counter Channel 1 */ + ADC12B_TRIG_TIO_CH_1 = ADC12B_MR_TRGSEL_ADC_TRIG2 | ADC12B_MR_TRGEN, + /* TIO Output of the Timer Counter Channel 2 */ + ADC12B_TRIG_TIO_CH_2 = ADC12B_MR_TRGSEL_ADC_TRIG3 | ADC12B_MR_TRGEN, + /* PWM Event Line 0 */ + ADC12B_TRIG_PWM_EVENT_LINE_0 = ADC12B_MR_TRGSEL_ADC_TRIG4 | ADC12B_MR_TRGEN, + /* PWM Event Line 1 */ + ADC12B_TRIG_PWM_EVENT_LINE_1 = ADC12B_MR_TRGSEL_ADC_TRIG5 | ADC12B_MR_TRGEN +}; +#endif + +#if SAM3S || SAM4S || SAM3N || SAM3XA || SAM4C || SAM4CP || SAM4CM +/* Definitions for ADC channel number */ +enum adc_channel_num_t { + ADC_CHANNEL_0 = 0, + ADC_CHANNEL_1 = 1, + ADC_CHANNEL_2 = 2, + ADC_CHANNEL_3 = 3, + ADC_CHANNEL_4 = 4, + ADC_CHANNEL_5 = 5, + ADC_CHANNEL_6 = 6, +#if SAM4C || SAM4CP || SAM4CM + ADC_TEMPERATURE_SENSOR = 7, +#else + ADC_CHANNEL_7 = 7, + ADC_CHANNEL_8 = 8, + ADC_CHANNEL_9 = 9, + ADC_CHANNEL_10 = 10, + ADC_CHANNEL_11 = 11, + ADC_CHANNEL_12 = 12, + ADC_CHANNEL_13 = 13, + ADC_CHANNEL_14 = 14, + ADC_TEMPERATURE_SENSOR = 15, +#endif +}; +#elif SAM3U +/* Definitions for ADC channel number */ +enum adc_channel_num_t { + ADC_CHANNEL_0 = 0, + ADC_CHANNEL_1 = 1, + ADC_CHANNEL_2 = 2, + ADC_CHANNEL_3 = 3, + ADC_CHANNEL_4 = 4, + ADC_CHANNEL_5 = 5, + ADC_CHANNEL_6 = 6, + ADC_CHANNEL_7 = 7, +}; +#endif +#if !SAM4C && !SAM4CP && !SAM4CM +/* Definitions for ADC gain value */ +enum adc_gainvalue_t { + ADC_GAINVALUE_0 = 0, + ADC_GAINVALUE_1 = 1, + ADC_GAINVALUE_2 = 2, + ADC_GAINVALUE_3 = 3 +}; +#endif +/* Definitions for ADC analog settling time */ +#if SAM3S || SAM4S || SAM3XA +enum adc_settling_time_t { + ADC_SETTLING_TIME_0 = ADC_MR_SETTLING_AST3, + ADC_SETTLING_TIME_1 = ADC_MR_SETTLING_AST5, + ADC_SETTLING_TIME_2 = ADC_MR_SETTLING_AST9, + ADC_SETTLING_TIME_3 = ADC_MR_SETTLING_AST17 +}; +#endif + +#if SAM3S || SAM4S || SAM3N || SAM3XA || SAM4C || SAM4CP || SAM4CM +/** Definitions for ADC Start Up Time */ +enum adc_startup_time { + ADC_STARTUP_TIME_0 = ADC_MR_STARTUP_SUT0, + ADC_STARTUP_TIME_1 = ADC_MR_STARTUP_SUT8, + ADC_STARTUP_TIME_2 = ADC_MR_STARTUP_SUT16, + ADC_STARTUP_TIME_3 = ADC_MR_STARTUP_SUT24, + ADC_STARTUP_TIME_4 = ADC_MR_STARTUP_SUT64, + ADC_STARTUP_TIME_5 = ADC_MR_STARTUP_SUT80, + ADC_STARTUP_TIME_6 = ADC_MR_STARTUP_SUT96, + ADC_STARTUP_TIME_7 = ADC_MR_STARTUP_SUT112, + ADC_STARTUP_TIME_8 = ADC_MR_STARTUP_SUT512, + ADC_STARTUP_TIME_9 = ADC_MR_STARTUP_SUT576, + ADC_STARTUP_TIME_10 = ADC_MR_STARTUP_SUT640, + ADC_STARTUP_TIME_11 = ADC_MR_STARTUP_SUT704, + ADC_STARTUP_TIME_12 = ADC_MR_STARTUP_SUT768, + ADC_STARTUP_TIME_13 = ADC_MR_STARTUP_SUT832, + ADC_STARTUP_TIME_14 = ADC_MR_STARTUP_SUT896, + ADC_STARTUP_TIME_15 = ADC_MR_STARTUP_SUT960 +}; +#endif + +#if SAM3S || SAM4S || SAM3N || SAM3XA || SAM4C || SAM4CP || SAM4CM +uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck, + const uint32_t ul_adc_clock, const enum adc_startup_time startup); +void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger, + const uint8_t uc_freerun); +void adc_configure_sequence(Adc *p_adc, const enum adc_channel_num_t ch_list[], + const uint8_t uc_num); +void adc_enable_tag(Adc *p_adc); +void adc_disable_tag(Adc *p_adc); +enum adc_channel_num_t adc_get_tag(const Adc *p_adc); +void adc_start_sequencer(Adc *p_adc); +void adc_stop_sequencer(Adc *p_adc); +void adc_set_comparison_mode(Adc *p_adc, const uint8_t uc_mode); +#if SAM4C || SAM4CP || SAM4CM +void adc_set_comparison_filter(Adc *p_adc, uint8_t filter); +#endif +uint32_t adc_get_comparison_mode(const Adc *p_adc); +void adc_set_comparison_window(Adc *p_adc, const uint16_t us_low_threshold, + const uint16_t us_high_threshold); +void adc_set_comparison_channel(Adc *p_adc, + const enum adc_channel_num_t channel); +void adc_set_writeprotect(Adc *p_adc, const uint32_t ul_enable); +uint32_t adc_get_writeprotect_status(const Adc *p_adc); +void adc_check(Adc* p_adc, const uint32_t ul_mck); +uint32_t adc_get_overrun_status(const Adc *p_adc); +#elif SAM3U +uint32_t adc_init(Adc * p_adc, const uint32_t ul_mck, const uint32_t ul_adc_clock, + const uint32_t ul_startuptime); +void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger); +void adc_configure_power_save(Adc *p_adc, const uint8_t uc_sleep); +#endif + +#if SAM3S8 || SAM4S || SAM3N || SAM3SD8 +void adc_configure_power_save(Adc *p_adc, const uint8_t uc_sleep, + const uint8_t uc_fwup); +#elif SAM3U || SAM4C || SAM4CP || SAM4CM +void adc_configure_power_save(Adc *p_adc, const uint8_t uc_sleep); +#endif +void adc_set_resolution(Adc *p_adc, const enum adc_resolution_t resolution); +void adc_start(Adc *p_adc); +void adc_reset(Adc *p_adc); +void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch); +void adc_disable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch); +void adc_enable_all_channel(Adc *p_adc); +void adc_disable_all_channel(Adc *p_adc); +uint32_t adc_get_channel_status(const Adc *p_adc, const enum adc_channel_num_t adc_ch); +uint32_t adc_get_channel_value(const Adc *p_adc,const enum adc_channel_num_t adc_ch); +uint32_t adc_get_latest_value(const Adc *p_adc); +uint32_t adc_get_actual_adc_clock(const Adc *p_adc, const uint32_t ul_mck); +void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source); +void adc_disable_interrupt(Adc *p_adc, const uint32_t ul_source); +uint32_t adc_get_status(const Adc *p_adc); +uint32_t adc_get_interrupt_mask(const Adc *p_adc); +Pdc *adc_get_pdc_base(const Adc *p_adc); + +#if SAM3S || SAM4S || SAM3XA +void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking, + const enum adc_settling_time_t settling, const uint8_t uc_transfer); +void adc_enable_anch( Adc *p_adc ); +void adc_disable_anch( Adc *p_adc ); +void adc_enable_channel_differential_input(Adc *p_adc, const enum adc_channel_num_t channel); +void adc_disable_channel_differential_input(Adc *p_adc, const enum adc_channel_num_t channel); +void adc_enable_channel_input_offset(Adc *p_adc, const enum adc_channel_num_t channel); +void adc_disable_channel_input_offset(Adc *p_adc, const enum adc_channel_num_t channel); +void adc_set_channel_input_gain(Adc *p_adc, const enum adc_channel_num_t channel, + const enum adc_gainvalue_t uc_gain); +void adc_set_bias_current(Adc *p_adc, const uint8_t uc_ibctl); +#elif SAM3N || SAM4C || SAM4CP || SAM4CM +void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking); +#elif SAM3U +void adc_configure_timing(Adc *p_adc, const uint32_t ul_sh); +#endif + +#if SAM3S || SAM4S || SAM3XA || SAM4C || SAM4CP || SAM4CM +void adc_enable_ts(Adc *p_adc); +void adc_disable_ts(Adc *p_adc); +#if SAM4C || SAM4CP || SAM4CM +/** Definitions for Temperature Comparison Mode */ +enum adc_temp_cmp_mode { + ADC_TEMP_CMP_MODE_0 = ADC_TEMPMR_TEMPCMPMOD_LOW, + ADC_TEMP_CMP_MODE_1 = ADC_TEMPMR_TEMPCMPMOD_HIGH, + ADC_TEMP_CMP_MODE_2 = ADC_TEMPMR_TEMPCMPMOD_IN, + ADC_TEMP_CMP_MODE_3 = ADC_TEMPMR_TEMPCMPMOD_OUT +}; +void adc_configure_ts_comparison(Adc *p_adc, enum adc_temp_cmp_mode mode, + uint16_t low_threshold, uint16_t high_threshold); +#endif +#endif + +#if SAM3S8 || SAM3SD8 || SAM4S +void adc_set_calibmode(Adc *p_adc); +#endif + +#if SAM4C || SAM4CP | SAM4CM +void adc_set_averaging_trigger(Adc *p_adc, bool multi); +enum adc_internal_ref_voltage { + ADC_INTERNAL_REF_2426MV = 0, + ADC_INTERNAL_REF_2305MV, + ADC_INTERNAL_REF_2184MV, + ADC_INTERNAL_REF_2063MV, + ADC_INTERNAL_REF_1941MV, + ADC_INTERNAL_REF_1820MV, + ADC_INTERNAL_REF_1699MV, + ADC_INTERNAL_REF_1578MV, + ADC_INTERNAL_REF_3396MV, + ADC_INTERNAL_REF_3275MV, + ADC_INTERNAL_REF_3154MV, + ADC_INTERNAL_REF_3032MV, + ADC_INTERNAL_REF_2911MV, + ADC_INTERNAL_REF_2790MV, + ADC_INTERNAL_REF_2699MV, + ADC_INTERNAL_REF_2547MV, +}; +struct adc_internal_ref { + bool adc_internal_ref_change_enable; + enum adc_internal_ref_voltage volt; + bool adc_force_internal_ref; + bool adc_internal_ref_on; +}; +enum status_code adc_set_internal_reference_voltage(Adc *p_adc, + struct adc_internal_ref *ref); +#endif + +#if SAM3U +uint32_t adc12b_init(Adc12b *p_adc, const uint32_t ul_mck, const uint32_t ul_adc_clock, + const uint32_t ul_startuptime, const uint32_t ul_offmode_startuptime); +void adc12b_set_resolution(Adc12b *p_adc, const enum adc_resolution_t resolution); +void adc12b_configure_trigger(Adc12b *p_adc, const enum adc12b_trigger_t trigger); +void adc12b_configure_power_save(Adc12b *p_adc, const uint8_t uc_sleep, + const uint8_t uc_offmode); +void adc12b_configure_timing(Adc12b *p_adc, const uint32_t ul_sh); +void adc12b_start(Adc12b *p_adc); +void adc12b_reset(Adc12b *p_adc); +void adc12b_enable_channel(Adc12b *p_adc, const enum adc_channel_num_t adc_ch); +void adc12b_disable_channel(Adc12b *p_adc, const enum adc_channel_num_t adc_ch); +void adc12b_enable_all_channel(Adc12b *p_adc); +void adc12b_disable_all_channel(Adc12b *p_adc); +uint32_t adc12b_get_channel_status(const Adc12b *p_adc,const enum adc_channel_num_t adc_ch); +uint32_t adc12b_get_channel_value(const Adc12b *p_adc, const enum adc_channel_num_t adc_ch); +uint32_t adc12b_get_latest_value(const Adc12b *p_adc); +void adc12b_enable_differential_input(Adc12b *p_adc); +void adc12b_disable_differential_input(Adc12b *p_adc); +void adc12b_enable_input_offset(Adc12b *p_adc); +void adc12b_disable_input_offset(Adc12b *p_adc); +void adc12b_set_input_gain(Adc12b *p_adc, const enum adc_gainvalue_t uc_gain); +uint32_t adc12b_get_actual_adc_clock(const Adc12b *p_adc, const uint32_t ul_mck); +void adc12b_enable_interrupt(Adc12b *p_adc, const uint32_t ul_source); +void adc12b_disable_interrupt(Adc12b *p_adc, const uint32_t ul_source); +uint32_t adc12b_get_interrupt_mask(const Adc12b *p_adc); +uint32_t adc12b_get_status(const Adc12b *p_adc); +void adc12b_set_bias_current(Adc12b *p_adc, const uint8_t uc_ibctl); +Pdc *adc12b_get_pdc_base(const Adc12b *p_adc); +#endif + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond + +/** + * \page sam_adc_quickstart Quickstart guide for SAM ADC driver + * + * This is the quickstart guide for the \ref adc_group "SAM ADC driver", + * with step-by-step instructions on how to configure and use the driver in a + * selection of use cases. + * + * The use cases contain several code fragments. The code fragments in the + * steps for setup can be copied into a custom initialization function, while + * the steps for usage can be copied into, e.g., the main application function. + * + * \section adc_basic_use_case Basic use case + * In this basic use case, the ADC module and single channel are configured for: + * - 12-bit, unsigned conversions + * - Internal bandgap as 3.3 V reference + * - ADC clock rate of at most 6.4 MHz and maximum sample rate is 1 MHz + * - Software triggering of conversions + * - Interrupt-based conversion handling + * - Single channel measurement + * - ADC_CHANNEL_5 as positive input + * + * \subsection sam_adc_quickstart_prereq Prerequisites + * -# \ref sysclk_group "System Clock Management (Sysclock)" + * -# \ref pmc_group "Power Management Controller (PMC)" + * + * \section adc_basic_use_case_setup Setup steps + * \subsection adc_basic_use_case_setup_code Example code + * Add to application C-file: + * \code + void ADC_IrqHandler(void) + { + // Check the ADC conversion status + if ((adc_get_status(ADC) & ADC_ISR_DRDY) == ADC_ISR_DRDY) + { + // Get latest digital data value from ADC and can be used by application + uint32_t result = adc_get_latest_value(ADC); + } + } + void adc_setup(void) + { + adc_init(ADC, sysclk_get_main_hz(), ADC_CLOCK, 8); + + adc_configure_timing(ADC, 0, ADC_SETTLING_TIME_3, 1); + + adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12); + + adc_enable_channel(ADC, ADC_CHANNEL_5); + + adc_enable_interrupt(ADC, ADC_IER_DRDY); + + adc_configure_trigger(ADC, ADC_TRIG_SW, 0); + } +\endcode + * + * \subsection adc_basic_use_case_setup_flow Workflow + * -# Define the interrupt service handler in the application: + * - \code + void ADC_IrqHandler(void) + { + //Check the ADC conversion status + if ((adc_get_status(ADC) & ADC_ISR_DRDY) == ADC_ISR_DRDY) + { + //Get latest digital data value from ADC and can be used by application + uint32_t result = adc_get_latest_value(ADC); + } + } +\endcode + * - \note Get ADC status and check if the conversion is finished. If done, read the last ADC result data. + * -# Initialize the given ADC with the specified ADC clock and startup time: + * - \code adc_init(ADC, sysclk_get_main_hz(), ADC_CLOCK, 8); \endcode + * - \note The ADC clock range is between master clock / 2 and master clock / 512. + * The function sysclk_get_main_hz() is used to get the master clock frequency while ADC_CLOCK gives the ADC clock frequency. + * -# Configure ADC timing: + * - \code adc_configure_timing(ADC, 0, ADC_SETTLING_TIME_3, 1); \endcode + * - \note Tracking Time = (0 + 1) * ADC Clock period + * Settling Time = ADC_SETTLING_TIME_3 * ADC Clock period + * Transfer Time = (1 * 2 + 3) * ADC Clock period + * -# Set the ADC resolution. + * - \code adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12); \endcode + * - \note The resolution value can be set to 10 bits or 12 bits. + * -# Enable the specified ADC channel: + * - \code adc_enable_channel(ADC, ADC_CHANNEL_5); \endcode + * -# Enable ADC interrupts: + * - \code adc_enable_interrupt(ADC, ADC_IER_DRDY); \endcode + * -# Configure software conversion trigger: + * - \code adc_configure_trigger(ADC, ADC_TRIG_SW, 0); \endcode + * + * \section adc_basic_use_case_usage Usage steps + * \subsection adc_basic_use_case_usage_code Example code + * Add to, e.g., main loop in application C-file: + * \code + adc_start(ADC); +\endcode + * + * \subsection adc_basic_use_case_usage_flow Workflow + * -# Start ADC conversion on channel: + * - \code adc_start(ADC); \endcode + * + * \section adc_use_cases Advanced use cases + * For more advanced use of the ADC driver, see the following use cases: + * - \subpage adc_use_case_1 : 12-bits unsigned, comparison event happen and interrupt + * driven + */ +/** + * \page adc_use_case_1 Advanced use cases + * In this use case the ADC module and one channel are configured for: + * - 12-bit, unsigned conversions + * - Internal bandgap as 3.3 V reference + * - ADC clock rate of at most 6.4 MHz and maximum sample rate is 1 MHz + * - Software triggering of conversions + * - Comparison event happen and interrupt handling + * - Single channel measurement + * - ADC_CHANNEL_5 as positive input + * + * \section adc_use_case_1_setup Setup steps + * \subsection adc_use_case_1_setup_code Example code + * Add to application C-file: + * \code + void ADC_IrqHandler(void) + { + // Check the ADC conversion status + if ((adc_get_status(ADC) & ADC_ISR_COMPE) == ADC_ISR_COMPE) + { + // Get comparison mode of ADC + uint32_t ul_mode = adc_get_comparison_mode(ADC); + // Get latest digital data value from ADC and can be used by application + uint16_t us_adc = adc_get_channel_value(ADC, ADC_CHANNEL_5); + } + } +\endcode + * + * \code + void adc_setup(void) + { + adc_init(ADC, sysclk_get_main_hz(), ADC_CLOCK, 8); + + adc_configure_timing(ADC, 0, ADC_SETTLING_TIME_3, 1); + + adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12); + + adc_enable_channel(ADC, ADC_CHANNEL_5); + + adc_set_comparison_channel(ADC, ADC_CHANNEL_5); + adc_set_comparison_mode(ADC, ADC_EMR_CMPMODE_IN); + adc_set_comparison_window(ADC, MAX_DIGITAL, 0); + + adc_enable_interrupt(ADC, ADC_IER_COMPE); + + adc_configure_trigger(ADC, ADC_TRIG_TIO_CH_0, 0); + } +\endcode + * + * \subsection adc_basic_use_case_setup_flow Workflow + * -# Define the interrupt service handler in the application: + * - \code + void ADC_IrqHandler(void) + { + // Check the ADC conversion status + if ((adc_get_status(ADC) & ADC_ISR_COMPE) == ADC_ISR_COMPE) + { + // Get comparison mode of ADC + uint32_t ul_mode = adc_get_comparison_mode(ADC); + // Get latest digital data value from ADC and can be used by application + uint16_t us_adc = adc_get_channel_value(ADC, ADC_CHANNEL_5); + } + } +\endcode + * - \note Get ADC status and check if comparison event occurred. If occurred, read the ADC channel value and comparison mode. + * -# Initialize the given ADC with the specified ADC clock and startup time: + * - \code adc_init(ADC, sysclk_get_main_hz(), ADC_CLOCK, 10); \endcode + * - \note The ADC clock range is between master clock/2 and master clock/512. + * The function sysclk_get_main_hz() is used to get the master clock frequency while ADC_CLOCK gives the ADC clock frequency. + * -# Configure ADC timing: + * - \code adc_configure_timing(ADC, 0, ADC_SETTLING_TIME_3, 1); \endcode + * - \note Tracking Time = (0 + 1) * ADC Clock period + * Settling Time = ADC_SETTLING_TIME_3 * ADC Clock period + * Transfer Time = (1 * 2 + 3) * ADC Clock period + * -# Set the ADC resolution. + * - \code adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12); \endcode + * - \note The resolution value can be set to 10 bits or 12 bits. + * -# Enable the specified ADC channel: + * - \code adc_enable_channel(ADC, ADC_CHANNEL_5); \endcode + * -# Set the comparison ADC channel, mode and window: + * - \code adc_set_comparison_channel(ADC, ADC_CHANNEL_5); + adc_set_comparison_mode(ADC, ADC_EMR_CMPMODE_IN); + adc_set_comparison_window(ADC, us_high_threshold, us_low_threshold); \endcode + * - \note The high and low threshold of comparison window can be set by the user. + * An event will be generated whenever the converted data is in the comparison window. + * -# Enable ADC interrupts: + * - \code adc_enable_interrupt(ADC, ADC_IER_COMPE); \endcode + * -# Configure software conversion trigger: + * - \code adc_configure_trigger(ADC, ADC_TRIG_SW, 0); \endcode + * + * \section adc_use_case_1_usage Usage steps + * \subsection adc_use_case_1_usage_code Example code + * Add to, e.g., main loop in application C-file: + * \code + adc_start(ADC); +\endcode + * + * \subsection adc_use_case_1_usage_flow Workflow + * -# Start ADC conversion on the configured channels: + * - \code adc_start(ADC); \endcode + */ +#endif /* ADC_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/adc/adc_sam3u.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/adc/adc_sam3u.c new file mode 100644 index 0000000..2e53bf2 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/adc/adc_sam3u.c @@ -0,0 +1,396 @@ +/** + * \file + * + * \brief Analog-to-Digital Converter (ADC/ADC12B) driver for SAM. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "adc.h" + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +#if SAM3U + +/** + * \brief Initialize the given ADC with the specified ADC clock and startup time. + * + * \param p_adc Pointer to an ADC instance. + * \param ul_mck Main clock of the device (in Hz). + * \param ul_adc_clock Analog-to-Digital conversion clock (in Hz). + * \param ul_startuptime ADC startup time value (value in us). + * Please refer to the product datasheet for more details. + * \param ul_offmode_startuptime ADC off mode startup time value (value in us). + * Please refer to the product datasheet for more details. + * + * \return 0 on success. + */ +uint32_t adc12b_init(Adc12b *p_adc, const uint32_t ul_mck, const uint32_t ul_adc_clock, + const uint32_t ul_startuptime, const uint32_t ul_offmode_startuptime) +{ + uint32_t ul_prescal, ul_startup, ul_offmode; + p_adc->ADC12B_CR = ADC12B_CR_SWRST; + + /* Reset Mode Register */ + p_adc->ADC12B_MR = 0; + + /* Reset PDC transfer */ + p_adc->ADC12B_PTCR = (ADC12B_PTCR_RXTDIS | ADC12B_PTCR_TXTDIS); + p_adc->ADC12B_RCR = 0; + p_adc->ADC12B_RNCR = 0; + ul_prescal = ul_mck / (2 * ul_adc_clock) - 1; + ul_startup = ((ul_adc_clock / 1000000) * ul_startuptime / 8) - 1; + ul_offmode = ((ul_adc_clock / 1000000) * ul_offmode_startuptime / 8) - + 1; + p_adc->ADC12B_MR |= + ADC12B_MR_PRESCAL(ul_prescal) | ((ul_startup << + ADC12B_MR_STARTUP_Pos) & + ADC12B_MR_STARTUP_Msk); + p_adc->ADC12B_EMR |= (ul_offmode << 16) & (0xffu << 16); + return 0; +} + +/** + * \brief Configure conversion resolution. + * + * \param p_adc Pointer to an ADC instance. + * \param resolution ADC resolution. + */ +void adc12b_set_resolution(Adc12b *p_adc, const enum adc_resolution_t resolution) +{ + p_adc->ADC12B_MR |= (resolution << 4) & ADC12B_MR_LOWRES; +} + +/** + * \brief Configure conversion trigger and free run mode. + * + * \param p_adc Pointer to an ADC instance. + * \param trigger Conversion trigger. + */ +void adc12b_configure_trigger(Adc12b *p_adc, const enum adc12b_trigger_t trigger) +{ + p_adc->ADC12B_MR |= trigger; +} + +/** + * \brief Configure ADC power saving mode. + * + * \param p_adc Pointer to an ADC instance. + * \param uc_sleep ADC_MR_SLEEP_NORMAL keeps the ADC Core and reference + * voltage circuitry ON between conversions. + * ADC_MR_SLEEP_SLEEP keeps the ADC Core and reference voltage circuitry + * OFF between conversions. + * \param uc_offmode 0 Standby Mode (if Sleep Bit = 1), 1 Off Mode. + */ +void adc12b_configure_power_save(Adc12b *p_adc, const uint8_t uc_sleep, + uint8_t uc_offmode) +{ + p_adc->ADC12B_MR |= ((uc_sleep << 5) & ADC12B_MR_SLEEP); + p_adc->ADC12B_EMR |= uc_offmode; +} + +/** + * \brief Configure ADC timing. + * + * \param p_adc Pointer to an ADC instance. + * \param ul_sh ADC sample and hold time = uc_sh / ADC clock. + */ +void adc12b_configure_timing(Adc12b *p_adc, const uint32_t ul_sh) +{ + p_adc->ADC12B_MR |= ADC12B_MR_SHTIM(ul_sh); +} + +/** + * \brief Start ADC conversion. + * + * \note If one of the hardware event is selected as ADC trigger, + * this function can NOT start ADC conversion. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc12b_start(Adc12b *p_adc) +{ + p_adc->ADC12B_CR = ADC12B_CR_START; +} + +/** + * \brief Reset ADC. + * \param p_adc Pointer to an ADC instance. + */ +void adc12b_reset(Adc12b *p_adc) +{ + p_adc->ADC12B_CR = ADC12B_CR_SWRST; +} + +/** + * \brief Enable the specified ADC channel. + * + * \param p_adc Pointer to an ADC instance. + * \param adc_ch ADC channel number. + */ +void adc12b_enable_channel(Adc12b *p_adc, const enum adc_channel_num_t adc_ch) +{ + p_adc->ADC12B_CHER = 1 << adc_ch; +} + +/** + * \brief Enable all ADC channels. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc12b_enable_all_channel(Adc12b *p_adc) +{ + p_adc->ADC12B_CHER = 0xFF; +} + +/** + * \brief Disable the specified ADC channel. + * + * \param p_adc Pointer to an ADC instance. + * \param adc_ch ADC channel number. + */ +void adc12b_disable_channel(Adc12b *p_adc, const enum adc_channel_num_t adc_ch) +{ + p_adc->ADC12B_CHDR = 1 << adc_ch; +} + +/** + * \brief Disable all ADC channel. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc12b_disable_all_channel(Adc12b *p_adc) +{ + p_adc->ADC12B_CHDR = 0xFF; +} + +/** + * \brief Read the ADC channel status. + * + * \param p_adc Pointer to an ADC instance. + * \param adc_ch ADC channel number. + * + * \retval 1 if channel is enabled. + * \retval 0 if channel is disabled. + */ +uint32_t adc12b_get_channel_status(const Adc12b *p_adc, const enum adc_channel_num_t adc_ch) +{ + return p_adc->ADC12B_CHSR & (1 << adc_ch); +} + +/** + * \brief Read the ADC result data of the specified channel. + * + * \param p_adc Pointer to an ADC instance. + * \param adc_ch ADC channel number. + * + * \return ADC value of the specified channel. + */ +uint32_t adc12b_get_channel_value(const Adc12b *p_adc,const enum adc_channel_num_t adc_ch) +{ + uint32_t dwData = 0; + + if (15 >= adc_ch) { + dwData = *(p_adc->ADC12B_CDR + adc_ch); + } + + return dwData; +} + +/** + * \brief Read the last ADC result data. + * + * \param p_adc Pointer to an ADC instance. + * + * \return ADC latest value. + */ +uint32_t adc12b_get_latest_value(const Adc12b *p_adc) +{ + return p_adc->ADC12B_LCDR; +} + +/** + * \brief Enable differential input for all channels. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc12b_enable_differential_input(Adc12b *p_adc) +{ + p_adc->ADC12B_ACR |= (0x01u << 16); +} + +/** + * \brief Disable differential input for the specified channel. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc12b_disable_differential_input(Adc12b *p_adc) +{ + p_adc->ADC12B_ACR &= (0x01u << 16); +} + +/** + * \brief Enable analog signal offset for the specified channel. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc12b_enable_input_offset(Adc12b *p_adc) +{ + p_adc->ADC12B_ACR |= (0x01u << 17); +} + +/** + * \brief Disable analog signal offset for the specified channel. + * + * \param p_adc Pointer to an ADC instance. + */ +void adc12b_disable_input_offset(Adc12b *p_adc) +{ + p_adc->ADC12B_ACR &= (0x01u << 17); +} + +/** + * \brief Configure input gain for the specified channel. + * + * \param p_adc Pointer to an ADC instance. + * \param gain Gain value for the input. + */ +void adc12b_set_input_gain(Adc12b *p_adc, const enum adc_gainvalue_t gain) +{ + p_adc->ADC12B_ACR |= (0x03u & gain); +} + +/** + * \brief Return the actual ADC clock. + * + * \param p_adc Pointer to an ADC instance. + * \param ul_mck Main clock of the device (in Hz). + * + * \retval 0 The actual ADC clock (in Hz). + */ +uint32_t adc12b_get_actual_adc_clock(const Adc12b *p_adc, const uint32_t ul_mck) +{ + uint32_t ul_adcfreq; + uint32_t ul_prescal; + + /* ADCClock = MCK / ( (PRESCAL+1) * 2 ) */ + ul_prescal = ((p_adc->ADC12B_MR & ADC12B_MR_PRESCAL_Msk) >> + ADC12B_MR_PRESCAL_Pos); + ul_adcfreq = ul_mck / ((ul_prescal + 1) * 2); + return ul_adcfreq; +} + +/** + * \brief Enable ADC interrupts. + * + * \param p_adc Pointer to an ADC instance. + * \param ul_source Interrupts to be enabled. + */ +void adc12b_enable_interrupt(Adc12b *p_adc, const uint32_t ul_source) +{ + p_adc->ADC12B_IER = ul_source; +} + +/** + * \brief Disable ADC interrupts. + * + * \param p_adc Pointer to an ADC instance. + * \param ul_source Interrupts to be disabled. + */ +void adc12b_disable_interrupt(Adc12b *p_adc, const uint32_t ul_source) +{ + p_adc->ADC12B_IDR = ul_source; +} + +/** \brief Read ADC interrupt mask. + * + * \param p_adc Pointer to an ADC instance. + * + * \return The interrupt mask value. + */ +uint32_t adc12b_get_interrupt_mask(const Adc12b *p_adc) +{ + return p_adc->ADC12B_IMR; +} + +/** + * \brief Read ADC interrupt status. + * + * \param p_adc Pointer to an ADC instance. + * + * \retval ADC interrupt status. + */ +uint32_t adc12b_get_status(const Adc12b *p_adc) +{ + return p_adc->ADC12B_SR; +} + +/** + * \brief Adapt performance versus power consumption. + * + * \note Please refer to ADC Characteristics in the product datasheet + * for more details. + * + * \param p_adc Pointer to an ADC instance. + * \param uc_ibctl ADC Bias current control. + */ +void adc12b_set_bias_current(Adc12b *p_adc, const uint8_t uc_ibctl) +{ + p_adc->ADC12B_ACR |= ADC12B_ACR_IBCTL(uc_ibctl); +} + +/** + * \brief Get PDC registers base address. + * + * \param p_adc Pointer to an ADC instance. + * + * \return ADC PDC register base address. + */ +Pdc *adc12b_get_pdc_base(const Adc12b *p_adc) +{ + UNUSED(p_adc); + return PDC_ADC12B; +} +#endif + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/pmc.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/pmc.c new file mode 100644 index 0000000..bc78ef5 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/pmc.c @@ -0,0 +1,1723 @@ +/** + * \file + * + * \brief Power Management Controller (PMC) driver for SAM. + * + * Copyright (c) 2011-2019 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "pmc.h" + +#if (SAM3N) +# define MAX_PERIPH_ID 31 +#elif (SAM3XA) +# define MAX_PERIPH_ID 44 +#elif (SAM3U) +# define MAX_PERIPH_ID 29 +#elif (SAM3S || SAM4S) +# define MAX_PERIPH_ID 34 +#elif (SAM4E) +# define MAX_PERIPH_ID 47 +#elif (SAMV71) +# define MAX_PERIPH_ID 63 +#elif (SAMV70) +# define MAX_PERIPH_ID 63 +#elif (SAME70) +# define MAX_PERIPH_ID 63 +#elif (SAMS70) +# define MAX_PERIPH_ID 63 +#elif (SAM4N) +# define MAX_PERIPH_ID 31 +#elif (SAM4C || SAM4CM || SAM4CP) +# define MAX_PERIPH_ID 43 +#elif (SAMG51) +# define MAX_PERIPH_ID 47 +#elif (SAMG53) +# define MAX_PERIPH_ID 47 +#elif (SAMG54) +# define MAX_PERIPH_ID 47 +#elif (SAMG55) +# define MAX_PERIPH_ID 50 +#endif + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/** + * \defgroup sam_drivers_pmc_group Power Management Controller (PMC) + * + * \par Purpose + * + * The Power Management Controller (PMC) optimizes power consumption by + * controlling all system and user peripheral clocks. The PMC enables/disables + * the clock inputs to many of the peripherals and the Cortex-M Processor. + * + * @{ + */ + +/** + * \brief Set the prescaler of the MCK. + * + * \param ul_pres Prescaler value. + */ +void pmc_mck_set_prescaler(uint32_t ul_pres) +{ + PMC->PMC_MCKR = + (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres; + while (!(PMC->PMC_SR & PMC_SR_MCKRDY)); +} + +#if SAMV71 || SAMV70 || SAME70 || SAMS70 +/** + * \brief Set the division of the MCK. + * + * \param ul_div Division value. + */ +void pmc_mck_set_division(uint32_t ul_div) +{ + switch (ul_div) { + case 1: + ul_div = PMC_MCKR_MDIV_EQ_PCK; + break; + case 2: + ul_div = PMC_MCKR_MDIV_PCK_DIV2; + break; + case 3: + ul_div = PMC_MCKR_MDIV_PCK_DIV3; + break; + case 4: + ul_div = PMC_MCKR_MDIV_PCK_DIV4; + break; + default: + ul_div = PMC_MCKR_MDIV_EQ_PCK; + break; + } + PMC->PMC_MCKR = + (PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div; + while (!(PMC->PMC_SR & PMC_SR_MCKRDY)); +} +#endif + +/** + * \brief Set the source of the MCK. + * + * \param ul_source Source selection value. + */ +void pmc_mck_set_source(uint32_t ul_source) +{ + PMC->PMC_MCKR = + (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) | ul_source; + while (!(PMC->PMC_SR & PMC_SR_MCKRDY)); +} + +/** + * \brief Switch master clock source selection to slow clock. + * + * \param ul_pres Processor clock prescaler. + * + * \retval 0 Success. + * \retval 1 Timeout error. + */ +uint32_t pmc_switch_mck_to_sclk(uint32_t ul_pres) +{ + uint32_t ul_timeout; + + PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) | + PMC_MCKR_CSS_SLOW_CLK; + for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY); + --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres; + for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY); + --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + return 0; +} + +/** + * \brief Switch master clock source selection to main clock. + * + * \param ul_pres Processor clock prescaler. + * + * \retval 0 Success. + * \retval 1 Timeout error. + */ +uint32_t pmc_switch_mck_to_mainck(uint32_t ul_pres) +{ + uint32_t ul_timeout; + + PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) | + PMC_MCKR_CSS_MAIN_CLK; + for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY); + --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres; + for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY); + --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + return 0; +} + +/** + * \brief Switch master clock source selection to PLLA clock. + * + * \param ul_pres Processor clock prescaler. + * + * \retval 0 Success. + * \retval 1 Timeout error. + */ +uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres) +{ + uint32_t ul_timeout; + + PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres; + for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY); + --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) | + PMC_MCKR_CSS_PLLA_CLK; + + for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY); + --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + return 0; +} + +#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP || SAMG55) +/** + * \brief Switch master clock source selection to PLLB clock. + * + * \param ul_pres Processor clock prescaler. + * + * \retval 0 Success. + * \retval 1 Timeout error. + */ +uint32_t pmc_switch_mck_to_pllbck(uint32_t ul_pres) +{ + uint32_t ul_timeout; + + PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres; + for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY); + --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) | + PMC_MCKR_CSS_PLLB_CLK; + for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY); + --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + return 0; +} +#endif + +#if (SAM3XA || SAM3U || SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \brief Switch master clock source selection to UPLL clock. + * + * \param ul_pres Processor clock prescaler. + * + * \retval 0 Success. + * \retval 1 Timeout error. + */ +uint32_t pmc_switch_mck_to_upllck(uint32_t ul_pres) +{ + uint32_t ul_timeout; + + PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres; + for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY); + --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) | + PMC_MCKR_CSS_UPLL_CLK; + for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY); + --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + return 0; +} +#endif + +/** + * \brief Switch slow clock source selection to external 32k (Xtal or Bypass). + * + * \note Switching SCLK back to 32krc is only possible by shutting down the + * VDDIO power supply. + * + * \param ul_bypass 0 for Xtal, 1 for bypass. + */ +void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass) +{ + /* Set Bypass mode if required */ + if (ul_bypass == 1) { + SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD | + SUPC_MR_OSCBYPASS; + } + + SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL; +} + +/** + * \brief Check if the external 32k Xtal is ready. + * + * \retval 1 External 32k Xtal is ready. + * \retval 0 External 32k Xtal is not ready. + */ +uint32_t pmc_osc_is_ready_32kxtal(void) +{ + return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL) + && (PMC->PMC_SR & PMC_SR_OSCSELS)); +} + +/** + * \brief Switch main clock source selection to internal fast RC. + * + * \param ul_moscrcf Fast RC oscillator(4/8/12Mhz). + * + * \retval 0 Success. + * \retval 1 Timeout error. + * \retval 2 Invalid frequency. + */ +void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf) +{ + /* Enable Fast RC oscillator but DO NOT switch to RC now */ + PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN); + + /* Wait the Fast RC to stabilize */ + while (!(PMC->PMC_SR & PMC_SR_MOSCRCS)); + + /* Change Fast RC oscillator frequency */ + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) | + CKGR_MOR_KEY_PASSWD | ul_moscrcf; + + /* Wait the Fast RC to stabilize */ + while (!(PMC->PMC_SR & PMC_SR_MOSCRCS)); + + /* Switch to Fast RC */ + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | + CKGR_MOR_KEY_PASSWD; +} + +/** + * \brief Enable fast RC oscillator. + * + * \param ul_rc Fast RC oscillator(4/8/12Mhz). + */ +void pmc_osc_enable_fastrc(uint32_t ul_rc) +{ + /* Enable Fast RC oscillator but DO NOT switch to RC */ + PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN); + /* Wait the Fast RC to stabilize */ + while (!(PMC->PMC_SR & PMC_SR_MOSCRCS)); + + /* Change Fast RC oscillator frequency */ + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) | + CKGR_MOR_KEY_PASSWD | ul_rc; + /* Wait the Fast RC to stabilize */ + while (!(PMC->PMC_SR & PMC_SR_MOSCRCS)); +} + +/** + * \brief Disable the internal fast RC. + */ +void pmc_osc_disable_fastrc(void) +{ + /* Disable Fast RC oscillator */ + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN & + ~CKGR_MOR_MOSCRCF_Msk) + | CKGR_MOR_KEY_PASSWD; +} + +/** + * \brief Check if the main fastrc is ready. + * + * \retval 0 Xtal is not ready, otherwise ready. + */ +uint32_t pmc_osc_is_ready_fastrc(void) +{ + return (PMC->PMC_SR & PMC_SR_MOSCRCS); +} + +/** + * \brief Enable main XTAL oscillator. + * + * \param ul_xtal_startup_time Xtal start-up time, in number of slow clocks. + */ +void pmc_osc_enable_main_xtal(uint32_t ul_xtal_startup_time) +{ + uint32_t mor = PMC->CKGR_MOR; + mor &= ~(CKGR_MOR_MOSCXTBY|CKGR_MOR_MOSCXTEN); + mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | + CKGR_MOR_MOSCXTST(ul_xtal_startup_time); + PMC->CKGR_MOR = mor; + /* Wait the main Xtal to stabilize */ + while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)); +} + +/** + * \brief Bypass main XTAL. + */ +void pmc_osc_bypass_main_xtal(void) +{ + uint32_t mor = PMC->CKGR_MOR; + mor &= ~(CKGR_MOR_MOSCXTBY|CKGR_MOR_MOSCXTEN); + mor |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY; + /* Enable Crystal oscillator but DO NOT switch now. Keep MOSCSEL to 0 */ + PMC->CKGR_MOR = mor; + /* The MOSCXTS in PMC_SR is automatically set */ +} + +/** + * \brief Disable the main Xtal. + */ +void pmc_osc_disable_main_xtal(void) +{ + uint32_t mor = PMC->CKGR_MOR; + mor &= ~(CKGR_MOR_MOSCXTBY|CKGR_MOR_MOSCXTEN); + PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor; +} + +/** + * \brief Check if the main crystal is bypassed. + * + * \retval 0 Xtal is bypassed, otherwise not. + */ +uint32_t pmc_osc_is_bypassed_main_xtal(void) +{ + return (PMC->CKGR_MOR & CKGR_MOR_MOSCXTBY); +} + +/** + * \brief Check if the main crystal is ready. + * + * \note If main crystal is bypassed, it's always ready. + * + * \retval 0 main crystal is not ready, otherwise ready. + */ +uint32_t pmc_osc_is_ready_main_xtal(void) +{ + return (PMC->PMC_SR & PMC_SR_MOSCXTS); +} + +/** + * \brief Switch main clock source selection to external Xtal/Bypass. + * + * \note The function may switch MCK to SCLK if MCK source is MAINCK to avoid + * any system crash. + * + * \note If used in Xtal mode, the Xtal is automatically enabled. + * + * \param ul_bypass 0 for Xtal, 1 for bypass. + * + * \retval 0 Success. + * \retval 1 Timeout error. + */ +void pmc_switch_mainck_to_xtal(uint32_t ul_bypass, + uint32_t ul_xtal_startup_time) +{ + /* Enable Main Xtal oscillator */ + if (ul_bypass) { + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) | + CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | + CKGR_MOR_MOSCSEL; + } else { + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) | + CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | + CKGR_MOR_MOSCXTST(ul_xtal_startup_time); + /* Wait the Xtal to stabilize */ + while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)); + + PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL; + } +} + +/** + * \brief Disable the external Xtal. + * + * \param ul_bypass 0 for Xtal, 1 for bypass. + */ +void pmc_osc_disable_xtal(uint32_t ul_bypass) +{ + /* Disable xtal oscillator */ + if (ul_bypass) { + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) | + CKGR_MOR_KEY_PASSWD; + } else { + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) | + CKGR_MOR_KEY_PASSWD; + } +} + +/** + * \brief Check if the MAINCK is ready. Depending on MOSCEL, MAINCK can be one + * of Xtal, bypass or internal RC. + * + * \retval 1 Xtal is ready. + * \retval 0 Xtal is not ready. + */ +uint32_t pmc_osc_is_ready_mainck(void) +{ + return PMC->PMC_SR & PMC_SR_MOSCSELS; +} + +/** + * \brief Select Main Crystal or internal RC as main clock source. + * + * \note This function will not enable/disable RC or Main Crystal. + * + * \param ul_xtal_rc 0 internal RC is selected, otherwise Main Crystal. + */ +void pmc_mainck_osc_select(uint32_t ul_xtal_rc) +{ + uint32_t mor = PMC->CKGR_MOR; + if (ul_xtal_rc) { + mor |= CKGR_MOR_MOSCSEL; + } else { + mor &= ~CKGR_MOR_MOSCSEL; + } + PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor; +} + +/** + * \brief Enable PLLA clock. + * + * \param mula PLLA multiplier. + * \param pllacount PLLA counter. + * \param diva Divider. + */ +void pmc_enable_pllack(uint32_t mula, uint32_t pllacount, uint32_t diva) +{ + /* first disable the PLL to unlock the lock */ + pmc_disable_pllack(); + +#if (SAM4C || SAM4CM || SAM4CP || SAMG) + PMC->CKGR_PLLAR = CKGR_PLLAR_PLLAEN(diva) | + CKGR_PLLAR_PLLACOUNT(pllacount) | CKGR_PLLAR_MULA(mula); +#else + PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_DIVA(diva) | + CKGR_PLLAR_PLLACOUNT(pllacount) | CKGR_PLLAR_MULA(mula); +#endif + while ((PMC->PMC_SR & PMC_SR_LOCKA) == 0); +} + +/** + * \brief Disable PLLA clock. + */ +void pmc_disable_pllack(void) +{ +#if (SAM4C || SAM4CM || SAM4CP || SAMG) + PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0); +#else + PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0); +#endif +} + +/** + * \brief Is PLLA locked? + * + * \retval 0 Not locked. + * \retval 1 Locked. + */ +uint32_t pmc_is_locked_pllack(void) +{ + return (PMC->PMC_SR & PMC_SR_LOCKA); +} + +#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP || SAMG55) +/** + * \brief Enable PLLB clock. + * + * \param mulb PLLB multiplier. + * \param pllbcount PLLB counter. + * \param divb Divider. + */ +void pmc_enable_pllbck(uint32_t mulb, uint32_t pllbcount, uint32_t divb) +{ + /* first disable the PLL to unlock the lock */ + pmc_disable_pllbck(); + +#if SAMG55 + PMC->CKGR_PLLAR = CKGR_PLLAR_PLLAEN(divb) | + CKGR_PLLAR_PLLACOUNT(pllbcount) | CKGR_PLLAR_MULA(mulb); +#else + PMC->CKGR_PLLBR = + CKGR_PLLBR_DIVB(divb) | CKGR_PLLBR_PLLBCOUNT(pllbcount) + | CKGR_PLLBR_MULB(mulb); +#endif + while ((PMC->PMC_SR & PMC_SR_LOCKB) == 0); +} + +/** + * \brief Disable PLLB clock. + */ +void pmc_disable_pllbck(void) +{ + PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0); +} + +/** + * \brief Is PLLB locked? + * + * \retval 0 Not locked. + * \retval 1 Locked. + */ +uint32_t pmc_is_locked_pllbck(void) +{ + return (PMC->PMC_SR & PMC_SR_LOCKB); +} +#endif + +#if (SAM3XA || SAM3U || SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \brief Enable UPLL clock. + */ +void pmc_enable_upll_clock(void) +{ + PMC->CKGR_UCKR = CKGR_UCKR_UPLLCOUNT(3) | CKGR_UCKR_UPLLEN; + + /* Wait UTMI PLL Lock Status */ + while (!(PMC->PMC_SR & PMC_SR_LOCKU)); +} + +/** + * \brief Disable UPLL clock. + */ +void pmc_disable_upll_clock(void) +{ + PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN; +} + +/** + * \brief Is UPLL locked? + * + * \retval 0 Not locked. + * \retval 1 Locked. + */ +uint32_t pmc_is_locked_upll(void) +{ + return (PMC->PMC_SR & PMC_SR_LOCKU); +} +#endif + +/** + * \brief Enable the specified peripheral clock. + * + * \note The ID must NOT be shifted (i.e., 1 << ID_xxx). + * + * \param ul_id Peripheral ID (ID_xxx). + * + * \retval 0 Success. + * \retval 1 Invalid parameter. + */ +uint32_t pmc_enable_periph_clk(uint32_t ul_id) +{ +#if defined(REG_PMC_PCR) && !SAMG55 + uint32_t pcr; + PMC->PMC_PCR = ul_id & 0x7F; + pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD; + PMC->PMC_PCR = pcr; + return 0; +#else + if (ul_id > MAX_PERIPH_ID) { + return 1; + } + + if (ul_id < 32) { + if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) { + PMC->PMC_PCER0 = 1 << ul_id; + } +#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70) + } else { + ul_id -= 32; + if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) { + PMC->PMC_PCER1 = 1 << ul_id; + } +#endif + } + + return 0; +#endif /* defined(REG_PMC_PCR) && !SAMG55 */ +} + +/** + * \brief Disable the specified peripheral clock. + * + * \note The ID must NOT be shifted (i.e., 1 << ID_xxx). + * + * \param ul_id Peripheral ID (ID_xxx). + * + * \retval 0 Success. + * \retval 1 Invalid parameter. + */ +uint32_t pmc_disable_periph_clk(uint32_t ul_id) +{ +#if defined(REG_PMC_PCR) && !SAMG55 + uint32_t pcr; + PMC->PMC_PCR = ul_id & 0x7F; + pcr = PMC->PMC_PCR | PMC_PCR_CMD; + PMC->PMC_PCR = pcr; + return 0; +#else + if (ul_id > MAX_PERIPH_ID) { + return 1; + } + + if (ul_id < 32) { + if ((PMC->PMC_PCSR0 & (1u << ul_id)) == (1u << ul_id)) { + PMC->PMC_PCDR0 = 1 << ul_id; + } +#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 \ + || SAMV70 || SAME70 || SAMS70) + } else { + ul_id -= 32; + if ((PMC->PMC_PCSR1 & (1u << ul_id)) == (1u << ul_id)) { + PMC->PMC_PCDR1 = 1 << ul_id; + } +#endif + } + return 0; +#endif /* defined(REG_PMC_PCR) && !SAMG55 */ +} + +/** + * \brief Enable all peripheral clocks. + */ +void pmc_enable_all_periph_clk(void) +{ + PMC->PMC_PCER0 = PMC_MASK_STATUS0; + while ((PMC->PMC_PCSR0 & PMC_MASK_STATUS0) != PMC_MASK_STATUS0); + +#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMV71 \ + || SAMV70 || SAME70 || SAMS70) + PMC->PMC_PCER1 = PMC_MASK_STATUS1; + while ((PMC->PMC_PCSR1 & PMC_MASK_STATUS1) != PMC_MASK_STATUS1); +#endif + +#if defined(REG_PMC_PCR) && !SAMG55 + for (uint32_t id = 64; id <= 0x7F; id ++) { + pmc_enable_periph_clk(id); + } +#endif +} + +/** + * \brief Disable all peripheral clocks. + */ +void pmc_disable_all_periph_clk(void) +{ + PMC->PMC_PCDR0 = PMC_MASK_STATUS0; + while ((PMC->PMC_PCSR0 & PMC_MASK_STATUS0) != 0); + +#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMV71 \ + || SAMV70 || SAME70 || SAMS70) + PMC->PMC_PCDR1 = PMC_MASK_STATUS1; + while ((PMC->PMC_PCSR1 & PMC_MASK_STATUS1) != 0); +#endif + +#if defined(REG_PMC_PCR) && !SAMG55 + for (uint32_t id = 64; id <= 0x7F; id ++) { + pmc_disable_periph_clk(id); + } +#endif +} + +/** + * \brief Check if the specified peripheral clock is enabled. + * + * \note The ID must NOT be shifted (i.e., 1 << ID_xxx). + * + * \param ul_id Peripheral ID (ID_xxx). + * + * \retval 0 Peripheral clock is disabled or unknown. + * \retval 1 Peripheral clock is enabled. + */ +uint32_t pmc_is_periph_clk_enabled(uint32_t ul_id) +{ +#if defined(REG_PMC_PCR) && !SAMG55 + PMC->PMC_PCR = ul_id & 0x7F; + return (PMC->PMC_PCR & PMC_PCR_EN) ? 1 : 0; +#else + if (ul_id > MAX_PERIPH_ID) { + return 0; + } + +#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMV71 \ + || SAMV70 || SAME70 || SAMS70) + if (ul_id < 32) { +#endif + if ((PMC->PMC_PCSR0 & (1u << ul_id))) { + return 1; + } else { + return 0; + } +#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMV71 \ + || SAMV70 || SAME70 || SAMS70) + } else { + ul_id -= 32; + if ((PMC->PMC_PCSR1 & (1u << ul_id))) { + return 1; + } else { + return 0; + } + } +#endif +#endif /* defined(REG_PMC_PCR) && !SAMG55 */ +} + +/** + * \brief Set the prescaler for the specified programmable clock. + * + * \param ul_id Peripheral ID. + * \param ul_pres Prescaler value. + */ +void pmc_pck_set_prescaler(uint32_t ul_id, uint32_t ul_pres) +{ + PMC->PMC_PCK[ul_id] = + (PMC->PMC_PCK[ul_id] & ~PMC_PCK_PRES_Msk) | ul_pres; + while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id)) + && !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id))); +} + +/** + * \brief Set the source oscillator for the specified programmable clock. + * + * \param ul_id Peripheral ID. + * \param ul_source Source selection value. + */ +void pmc_pck_set_source(uint32_t ul_id, uint32_t ul_source) +{ + PMC->PMC_PCK[ul_id] = + (PMC->PMC_PCK[ul_id] & ~PMC_PCK_CSS_Msk) | ul_source; + while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id)) + && !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id))); +} + +/** + * \brief Switch programmable clock source selection to slow clock. + * + * \param ul_id Id of the programmable clock. + * \param ul_pres Programmable clock prescaler. + * + * \retval 0 Success. + * \retval 1 Timeout error. + */ +uint32_t pmc_switch_pck_to_sclk(uint32_t ul_id, uint32_t ul_pres) +{ + uint32_t ul_timeout; + + PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_SLOW_CLK | ul_pres; + for (ul_timeout = PMC_TIMEOUT; + !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + return 0; +} + +/** + * \brief Switch programmable clock source selection to main clock. + * + * \param ul_id Id of the programmable clock. + * \param ul_pres Programmable clock prescaler. + * + * \retval 0 Success. + * \retval 1 Timeout error. + */ +uint32_t pmc_switch_pck_to_mainck(uint32_t ul_id, uint32_t ul_pres) +{ + uint32_t ul_timeout; + + PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MAIN_CLK | ul_pres; + for (ul_timeout = PMC_TIMEOUT; + !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + return 0; +} + +/** + * \brief Switch programmable clock source selection to PLLA clock. + * + * \param ul_id Id of the programmable clock. + * \param ul_pres Programmable clock prescaler. + * + * \retval 0 Success. + * \retval 1 Timeout error. + */ +uint32_t pmc_switch_pck_to_pllack(uint32_t ul_id, uint32_t ul_pres) +{ + uint32_t ul_timeout; + + PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_PLLA_CLK | ul_pres; + for (ul_timeout = PMC_TIMEOUT; + !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + return 0; +} + +#if (SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \brief Get Slow clock source configuration. + * + * \retval Crystal Oscillator Select value. + */ +uint32_t pmc_get_slck_config(void) +{ + return (SUPC->SUPC_CR & SUPC_CR_XTALSEL); +} + +/** + * \brief Get Main clock source configuration. + * + * \retval Main Clock Source Oscillator Selection and Main RC Oscillator Frequency Selection values. + */ +uint32_t pmc_get_mainck_config(void) +{ + return (PMC->CKGR_MOR & (CKGR_MOR_MOSCSEL | CKGR_MOR_MOSCRCF_Msk)); +} + +/** + * \brief Get PLLA clock configuration. + * + * \retval PLLA Multiplier and PLLA Front End Divider values. + */ +uint32_t pmc_get_pllack_config(void) +{ + return (PMC->CKGR_PLLAR & (CKGR_PLLAR_DIVA_Msk | CKGR_PLLAR_MULA_Msk)); +} + +/** + * \brief Get UPLLCKDIV configuration. + * + * \retval UPLL Divider by 2 value. + */ +uint32_t pmc_get_upllckdiv_config(void) +{ + return (PMC->PMC_MCKR & PMC_MCKR_UPLLDIV2); +} +#endif + +#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP || SAMG55) +/** + * \brief Switch programmable clock source selection to PLLB clock. + * + * \param ul_id Id of the programmable clock. + * \param ul_pres Programmable clock prescaler. + * + * \retval 0 Success. + * \retval 1 Timeout error. + */ +uint32_t pmc_switch_pck_to_pllbck(uint32_t ul_id, uint32_t ul_pres) +{ + uint32_t ul_timeout; + + PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_PLLB_CLK | ul_pres; + for (ul_timeout = PMC_TIMEOUT; + !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); + --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + return 0; +} +#endif + +#if (SAM3XA || SAM3U || SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \brief Switch programmable clock source selection to UPLL clock. + * + * \param ul_id Id of the programmable clock. + * \param ul_pres Programmable clock prescaler. + * + * \retval 0 Success. + * \retval 1 Timeout error. + */ +uint32_t pmc_switch_pck_to_upllck(uint32_t ul_id, uint32_t ul_pres) +{ + uint32_t ul_timeout; + + PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_UPLL_CLK | ul_pres; + for (ul_timeout = PMC_TIMEOUT; + !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); + --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + return 0; +} +#endif + +/** + * \brief Switch programmable clock source selection to mck. + * + * \param ul_id Id of the programmable clock. + * \param ul_pres Programmable clock prescaler. + * + * \retval 0 Success. + * \retval 1 Timeout error. + */ +uint32_t pmc_switch_pck_to_mck(uint32_t ul_id, uint32_t ul_pres) +{ + uint32_t ul_timeout; + + PMC->PMC_PCK[ul_id] = PMC_PCK_CSS_MCK | ul_pres; + for (ul_timeout = PMC_TIMEOUT; + !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)); --ul_timeout) { + if (ul_timeout == 0) { + return 1; + } + } + + return 0; +} + +/** + * \brief Enable the specified programmable clock. + * + * \param ul_id Id of the programmable clock. + */ +void pmc_enable_pck(uint32_t ul_id) +{ + PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id; +} + +/** + * \brief Disable the specified programmable clock. + * + * \param ul_id Id of the programmable clock. + */ +void pmc_disable_pck(uint32_t ul_id) +{ + PMC->PMC_SCDR = PMC_SCER_PCK0 << ul_id; +} + +/** + * \brief Enable all programmable clocks. + */ +void pmc_enable_all_pck(void) +{ + PMC->PMC_SCER = PMC_SCER_PCK0 | PMC_SCER_PCK1 | PMC_SCER_PCK2; +} + +/** + * \brief Disable all programmable clocks. + */ +void pmc_disable_all_pck(void) +{ + PMC->PMC_SCDR = PMC_SCDR_PCK0 | PMC_SCDR_PCK1 | PMC_SCDR_PCK2; +} + +/** + * \brief Check if the specified programmable clock is enabled. + * + * \param ul_id Id of the programmable clock. + * + * \retval 0 Programmable clock is disabled or unknown. + * \retval 1 Programmable clock is enabled. + */ +uint32_t pmc_is_pck_enabled(uint32_t ul_id) +{ + if (ul_id > 2) { + return 0; + } + + return (PMC->PMC_SCSR & (PMC_SCSR_PCK0 << ul_id)); +} + +#if (SAM4C || SAM4CM || SAM4CP) +/** + * \brief Enable Coprocessor Clocks. + */ +void pmc_enable_cpck(void) +{ + PMC->PMC_SCER = PMC_SCER_CPCK | PMC_SCER_CPKEY_PASSWD; +} + +/** + * \brief Disable Coprocessor Clocks. + */ +void pmc_disable_cpck(void) +{ + PMC->PMC_SCDR = PMC_SCDR_CPCK | PMC_SCDR_CPKEY_PASSWD; +} + +/** + * \brief Check if the Coprocessor Clocks is enabled. + * + * \retval 0 Coprocessor Clocks is disabled. + * \retval 1 Coprocessor Clocks is enabled. + */ +bool pmc_is_cpck_enabled(void) +{ + if(PMC->PMC_SCSR & PMC_SCSR_CPCK) { + return 1; + } else { + return 0; + } +} + +/** + * \brief Enable Coprocessor Bus Master Clocks. + */ +void pmc_enable_cpbmck(void) +{ + PMC->PMC_SCER = PMC_SCER_CPBMCK | PMC_SCER_CPKEY_PASSWD; +} + +/** + * \brief Disable Coprocessor Bus Master Clocks. + */ +void pmc_disable_cpbmck(void) +{ + PMC->PMC_SCDR = PMC_SCDR_CPBMCK | PMC_SCDR_CPKEY_PASSWD; +} + +/** + * \brief Check if the Coprocessor Bus Master Clocks is enabled. + * + * \retval 0 Coprocessor Bus Master Clocks is disabled. + * \retval 1 Coprocessor Bus Master Clocks is enabled. + */ +bool pmc_is_cpbmck_enabled(void) +{ + if(PMC->PMC_SCSR & PMC_SCSR_CPBMCK) { + return 1; + } else { + return 0; + } +} + +/** + * \brief Set the prescaler for the Coprocessor Master Clock. + * + * \param ul_pres Prescaler value. + */ +void pmc_cpck_set_prescaler(uint32_t ul_pres) +{ + PMC->PMC_MCKR = + (PMC->PMC_MCKR & (~PMC_MCKR_CPPRES_Msk)) | PMC_MCKR_CPPRES(ul_pres); +} + +/** + * \brief Set the source for the Coprocessor Master Clock. + * + * \param ul_source Source selection value. + */ +void pmc_cpck_set_source(uint32_t ul_source) +{ + PMC->PMC_MCKR = + (PMC->PMC_MCKR & (~PMC_MCKR_CPCSS_Msk)) | ul_source; +} +#endif + +#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \brief Switch UDP (USB) clock source selection to PLLA clock. + * + * \param ul_usbdiv Clock divisor. + */ +void pmc_switch_udpck_to_pllack(uint32_t ul_usbdiv) +{ + PMC->PMC_USB = PMC_USB_USBDIV(ul_usbdiv); +} +#endif + +#if (SAM3S || SAM4S || SAMG55) +/** + * \brief Switch UDP (USB) clock source selection to PLLB clock. + * + * \param ul_usbdiv Clock divisor. + */ +void pmc_switch_udpck_to_pllbck(uint32_t ul_usbdiv) +{ + PMC->PMC_USB = PMC_USB_USBDIV(ul_usbdiv) | PMC_USB_USBS; +} +#endif + +#if (SAM3XA || SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \brief Switch UDP (USB) clock source selection to UPLL clock. + * + * \param ul_usbdiv Clock divisor. + */ +void pmc_switch_udpck_to_upllck(uint32_t ul_usbdiv) +{ + PMC->PMC_USB = PMC_USB_USBS | PMC_USB_USBDIV(ul_usbdiv); +} +#endif + +#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \brief Enable UDP (USB) clock. + */ +void pmc_enable_udpck(void) +{ +#if (SAM3S || SAM4S || SAM4E || SAMG55) + PMC->PMC_SCER = PMC_SCER_UDP; +#elif (SAMV71 || SAMV70 || SAME70 || SAMS70) + PMC->PMC_SCER = PMC_SCER_USBCLK; +#else + PMC->PMC_SCER = PMC_SCER_UOTGCLK; +# endif +} + +/** + * \brief Disable UDP (USB) clock. + */ +void pmc_disable_udpck(void) +{ +#if (SAM3S || SAM4S || SAM4E || SAMG55) + PMC->PMC_SCDR = PMC_SCDR_UDP; +#elif (SAMV71 || SAMV70 || SAME70 || SAMS70) + PMC->PMC_SCDR = PMC_SCDR_USBCLK; +#else + PMC->PMC_SCDR = PMC_SCDR_UOTGCLK; +# endif +} +#endif + +#if SAMG55 +/** + * \brief Switch UHP (USB) clock source selection to PLLA clock. + * + * \param ul_usbdiv Clock divisor. + */ +void pmc_switch_uhpck_to_pllack(uint32_t ul_usbdiv) +{ + PMC->PMC_USB = PMC_USB_USBDIV(ul_usbdiv); +} + +/** + * \brief Switch UHP (USB) clock source selection to PLLB clock. + * + * \param ul_usbdiv Clock divisor. + */ +void pmc_switch_uhpck_to_pllbck(uint32_t ul_usbdiv) +{ + PMC->PMC_USB = PMC_USB_USBDIV(ul_usbdiv) | PMC_USB_USBS; +} + +/** + * \brief Enable UHP (USB) clock. + */ +void pmc_enable_uhpck(void) +{ + PMC->PMC_SCER = PMC_SCER_UHP; +} +#endif + +/** + * \brief Enable PMC interrupts. + * + * \param ul_sources Interrupt sources bit map. + */ +void pmc_enable_interrupt(uint32_t ul_sources) +{ + PMC->PMC_IER = ul_sources; +} + +/** + * \brief Disable PMC interrupts. + * + * \param ul_sources Interrupt sources bit map. + */ +void pmc_disable_interrupt(uint32_t ul_sources) +{ + PMC->PMC_IDR = ul_sources; +} + +/** + * \brief Get PMC interrupt mask. + * + * \return The interrupt mask value. + */ +uint32_t pmc_get_interrupt_mask(void) +{ + return PMC->PMC_IMR; +} + +/** + * \brief Get current status. + * + * \return The current PMC status. + */ +uint32_t pmc_get_status(void) +{ + return PMC->PMC_SR; +} + +/** + * \brief Set the wake-up inputs for fast startup mode registers + * (event generation). + * + * \param ul_inputs Wake up inputs to enable. + */ +void pmc_set_fast_startup_input(uint32_t ul_inputs) +{ + ul_inputs &= PMC_FAST_STARTUP_Msk; + PMC->PMC_FSMR |= ul_inputs; +} + +/** + * \brief Clear the wake-up inputs for fast startup mode registers + * (remove event generation). + * + * \param ul_inputs Wake up inputs to disable. + */ +void pmc_clr_fast_startup_input(uint32_t ul_inputs) +{ + ul_inputs &= PMC_FAST_STARTUP_Msk; + PMC->PMC_FSMR &= ~ul_inputs; +} + +#if (SAM4C || SAM4CM || SAM4CP) +/** + * \brief Set the wake-up inputs of coprocessor for fast startup mode registers + * (event generation). + * + * \param ul_inputs Wake up inputs to enable. + */ +void pmc_cp_set_fast_startup_input(uint32_t ul_inputs) +{ + ul_inputs &= PMC_FAST_STARTUP_Msk; + PMC->PMC_CPFSMR |= ul_inputs; +} + +/** + * \brief Clear the wake-up inputs of coprocessor for fast startup mode registers + * (remove event generation). + * + * \param ul_inputs Wake up inputs to disable. + */ +void pmc_cp_clr_fast_startup_input(uint32_t ul_inputs) +{ + ul_inputs &= PMC_FAST_STARTUP_Msk; + PMC->PMC_CPFSMR &= ~ul_inputs; +} +#endif + +/** + * \brief Enable Sleep Mode. + * Enter condition: (WFE or WFI) + (SLEEPDEEP bit = 0) + (LPM bit = 0) + * + * \param uc_type 0 for wait for interrupt, 1 for wait for event. + * \note For SAM4S, SAM4C, SAM4CM, SAM4CP, SAMV71 and SAM4E series, + * since only WFI is effective, uc_type = 1 will be treated as uc_type = 0. + */ +void pmc_enable_sleepmode(uint8_t uc_type) +{ +#if !(SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMV71 || SAMV70 || SAME70 || SAMS70) + PMC->PMC_FSMR &= (uint32_t) ~ PMC_FSMR_LPM; // Enter Sleep mode +#endif + SCB->SCR &= (uint32_t) ~ SCB_SCR_SLEEPDEEP_Msk; // Deep sleep + +#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMV71 || SAMV70 || SAME70 || SAMS70) + UNUSED(uc_type); + __DSB(); + __WFI(); +#else + if (uc_type == 0) { + __DSB(); + __WFI(); + } else { + __DSB(); + __WFE(); + } +#endif +} + +#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAMG || SAM4CP || SAMV71 || SAMV70 || SAME70 || SAMS70) +static uint32_t ul_flash_in_wait_mode = PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN; +/** + * \brief Set the embedded flash state in wait mode + * + * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode, + * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode. + */ +void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state) +{ + ul_flash_in_wait_mode = ul_flash_state; +} + +/** + * \brief Enable Wait Mode. Enter condition: (WAITMODE bit = 1) + FLPM + * + * \note In this function, FLPM will retain, WAITMODE bit will be set, + * Generally, this function will be called by pmc_sleep() in order to + * complete all sequence entering wait mode. + * See \ref pmc_sleep() for entering different sleep modes. + */ +void pmc_enable_waitmode(void) +{ + uint32_t i; + + /* Flash in wait mode */ + i = PMC->PMC_FSMR; + i &= ~PMC_FSMR_FLPM_Msk; +#if !(SAMV71 || SAMV70 || SAME70 || SAMS70) + i |= ul_flash_in_wait_mode; +#else + (void)ul_flash_in_wait_mode; + i |= PMC_WAIT_MODE_FLASH_IDLE; +#endif + PMC->PMC_FSMR = i; + + /* Set the WAITMODE bit = 1 */ + PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE; + + /* Waiting for Master Clock Ready MCKRDY = 1 */ + while (!(PMC->PMC_SR & PMC_SR_MCKRDY)); + + /* Waiting for MOSCRCEN bit cleared is strongly recommended + * to ensure that the core will not execute undesired instructions + */ + for (i = 0; i < 500; i++) { + __NOP(); + } + while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN)); + +#if (!SAMG) + /* Restore Flash in idle mode */ + i = PMC->PMC_FSMR; + i &= ~PMC_FSMR_FLPM_Msk; + i |= PMC_WAIT_MODE_FLASH_IDLE; + PMC->PMC_FSMR = i; +#endif +} +#else +/** + * \brief Enable Wait Mode. Enter condition: WFE + (SLEEPDEEP bit = 0) + + * (LPM bit = 1) + */ +void pmc_enable_waitmode(void) +{ + uint32_t i; + + PMC->PMC_FSMR |= PMC_FSMR_LPM; /* Enter Wait mode */ + SCB->SCR &= (uint32_t) ~ SCB_SCR_SLEEPDEEP_Msk; /* Deep sleep */ + + __DSB(); + __WFE(); + + /* Waiting for MOSCRCEN bit cleared is strongly recommended + * to ensure that the core will not execute undesired instructions + */ + for (i = 0; i < 500; i++) { + __NOP(); + } + while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN)); + +} +#endif + +#if (!(SAMG51 || SAMG53 || SAMG54)) +/** + * \brief Enable Backup Mode. Enter condition: WFE/(VROFF bit = 1) + + * (SLEEPDEEP bit = 1) + */ +void pmc_enable_backupmode(void) +{ +#if (SAM4C || SAM4CM || SAM4CP) + uint32_t tmp = SUPC->SUPC_MR & ~(SUPC_MR_BUPPOREN | SUPC_MR_KEY_Msk); + SUPC->SUPC_MR = tmp | SUPC_MR_KEY_PASSWD; + while (SUPC->SUPC_SR & SUPC_SR_BUPPORS); +#endif + SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; +#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70) + SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG; + uint32_t ul_dummy = SUPC->SUPC_MR; + UNUSED(ul_dummy); + __DSB(); + __WFE(); + __WFI(); +#else + __DSB(); + __WFE(); +#endif +} +#endif + +/** + * \brief Enable Clock Failure Detector. + */ +void pmc_enable_clock_failure_detector(void) +{ + uint32_t ul_reg = PMC->CKGR_MOR; + + PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | CKGR_MOR_CFDEN | ul_reg; +} + +/** + * \brief Disable Clock Failure Detector. + */ +void pmc_disable_clock_failure_detector(void) +{ + uint32_t ul_reg = PMC->CKGR_MOR & (~CKGR_MOR_CFDEN); + + PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | ul_reg; +} + +#if (SAM4N || SAM4C || SAM4CM || SAM4CP || SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \brief Enable Slow Crystal Oscillator Frequency Monitoring. + */ +void pmc_enable_sclk_osc_freq_monitor(void) +{ + uint32_t ul_reg = PMC->CKGR_MOR; + + PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | CKGR_MOR_XT32KFME | ul_reg; +} + +/** + * \brief Disable Slow Crystal Oscillator Frequency Monitoring. + */ +void pmc_disable_sclk_osc_freq_monitor(void) +{ + uint32_t ul_reg = PMC->CKGR_MOR & (~CKGR_MOR_XT32KFME); + + PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | ul_reg; +} +#endif + +/** + * \brief Enable or disable write protect of PMC registers. + * + * \param ul_enable 1 to enable, 0 to disable. + */ +void pmc_set_writeprotect(uint32_t ul_enable) +{ + if (ul_enable) { + PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN; + } else { + PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD; + } +} + +/** + * \brief Return write protect status. + * + * \return Return write protect status. + */ +uint32_t pmc_get_writeprotect_status(void) +{ + return PMC->PMC_WPSR; +} + +#if (SAMG53 || SAMG54 || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \brief Enable the specified peripheral clock. + * + * \note The ID must NOT be shifted (i.e., 1 << ID_xxx). + * + * \param ul_id Peripheral ID (ID_xxx). + * + * \retval 0 Success. + * \retval 1 Fail. + */ +uint32_t pmc_enable_sleepwalking(uint32_t ul_id) +{ + uint32_t temp; +#if (SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70) + if ((7 <= ul_id) && (ul_id<= 29)) { +#else + if ((8 <= ul_id) && (ul_id<= 29)) { +#endif + temp = pmc_get_active_status0(); + if (temp & (1 << ul_id)) { + return 1; + } + PMC->PMC_SLPWK_ER0 = 1 << ul_id; + temp = pmc_get_active_status0(); + if (temp & (1 << ul_id)) { + pmc_disable_sleepwalking(ul_id); + return 1; + } + return 0; + } +#if (SAMV71 || SAMV70 || SAME70 || SAMS70) + else if ((32 <= ul_id) && (ul_id<= 60)) { + ul_id -= 32; + temp = pmc_get_active_status1(); + if (temp & (1 << ul_id)) { + return 1; + } + PMC->PMC_SLPWK_ER1 = 1 << ul_id; + temp = pmc_get_active_status1(); + if (temp & (1 << ul_id)) { + pmc_disable_sleepwalking(ul_id); + return 1; + } + return 0; + } +#endif + else { + return 1; + } +} + +/** + * \brief Disable the sleepwalking of specified peripheral. + * + * \note The ID must NOT be shifted (i.e., 1 << ID_xxx). + * + * \param ul_id Peripheral ID (ID_xxx). + * + * \retval 0 Success. + * \retval 1 Invalid parameter. + */ +uint32_t pmc_disable_sleepwalking(uint32_t ul_id) +{ +#if (SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70) + if ((7 <= ul_id) && (ul_id<= 29)) { +#else + if ((8 <= ul_id) && (ul_id<= 29)) { +#endif + PMC->PMC_SLPWK_DR0 = 1 << ul_id; + return 0; + } +#if (SAMV71 || SAMV70 || SAME70 || SAMS70) + else if ((32 <= ul_id) && (ul_id<= 60)) { + ul_id -= 32; + PMC->PMC_SLPWK_DR1 = 1 << ul_id; + return 0; + } +#endif + else { + return 1; + } +} + +/** + * \brief Return peripheral sleepwalking enable status. + * + * \return the status register value. + */ +uint32_t pmc_get_sleepwalking_status0(void) +{ + return PMC->PMC_SLPWK_SR0; +} + +/** + * \brief Return peripheral active status. + * + * \return the status register value. + */ +uint32_t pmc_get_active_status0(void) +{ + return PMC->PMC_SLPWK_ASR0; +} + +#endif + +#if (SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \brief Return peripheral sleepwalking enable status. + * + * \return the status register value. + */ +uint32_t pmc_get_sleepwalking_status1(void) +{ + return PMC->PMC_SLPWK_SR1; +} + +/** + * \brief Return peripheral active status. + * + * \return the status register value. + */ +uint32_t pmc_get_active_status1(void) +{ + return PMC->PMC_SLPWK_ASR1; +} +#endif + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/pmc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/pmc.h new file mode 100644 index 0000000..4fe5903 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/pmc.h @@ -0,0 +1,546 @@ +/** + * \file + * + * \brief Power Management Controller (PMC) driver for SAM. + * + * Copyright (c) 2011-2019 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef PMC_H_INCLUDED +#define PMC_H_INCLUDED + +#include "compiler.h" + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/** Bit mask for peripheral clocks (PCER0) */ +#define PMC_MASK_STATUS0 (0xFFFFFFFC) + +/** Bit mask for peripheral clocks (PCER1) */ +#define PMC_MASK_STATUS1 (0xFFFFFFFF) + +/** Loop counter timeout value */ +#if !(SAME70) +#define PMC_TIMEOUT (2048) +#else +#define PMC_TIMEOUT (4096) +#endif + +/** Key to unlock CKGR_MOR register */ +#ifndef CKGR_MOR_KEY_PASSWD +#define CKGR_MOR_KEY_PASSWD CKGR_MOR_KEY(0x37U) +#endif + +/** Key used to write SUPC registers */ +#ifndef SUPC_CR_KEY_PASSWD +#define SUPC_CR_KEY_PASSWD SUPC_CR_KEY(0xA5U) +#endif + +#ifndef SUPC_MR_KEY_PASSWD +#define SUPC_MR_KEY_PASSWD SUPC_MR_KEY(0xA5U) +#endif + +/** Mask to access fast startup input */ +#define PMC_FAST_STARTUP_Msk (0x7FFFFu) + +/** PMC_WPMR Write Protect KEY, unlock it */ +#ifndef PMC_WPMR_WPKEY_PASSWD +#define PMC_WPMR_WPKEY_PASSWD PMC_WPMR_WPKEY((uint32_t) 0x504D43) +#endif + +/** Using external oscillator */ +#define PMC_OSC_XTAL 0 + +/** Oscillator in bypass mode */ +#define PMC_OSC_BYPASS 1 + +#define PMC_PCK_0 0 /* PCK0 ID */ +#define PMC_PCK_1 1 /* PCK1 ID */ +#define PMC_PCK_2 2 /* PCK2 ID */ +#if (SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70) +#define PMC_PCK_3 3 /* PCK3 ID */ +#define PMC_PCK_4 4 /* PCK4 ID */ +#define PMC_PCK_5 5 /* PCK5 ID */ +#define PMC_PCK_6 6 /* PCK6 ID */ +#if SAMG55 +#define PMC_PCK_7 7 /* PCK7 ID */ +#endif +#endif + +#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAMG || SAM4CP || SAMV71 || SAMV70 || SAME70 || SAMS70) +/** Flash state in Wait Mode */ +#define PMC_WAIT_MODE_FLASH_STANDBY PMC_FSMR_FLPM_FLASH_STANDBY +#define PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN +#define PMC_WAIT_MODE_FLASH_IDLE PMC_FSMR_FLPM_FLASH_IDLE +#endif + +/** Convert startup time from us to MOSCXTST */ +#define pmc_us_to_moscxtst(startup_us, slowck_freq) \ + ((startup_us * slowck_freq / 8 / 1000000) < 0x100 ? \ + (startup_us * slowck_freq / 8 / 1000000) : 0xFF) + +/** + * \name Master clock (MCK) Source and Prescaler configuration + * + * \note The following functions may be used to select the clock source and + * prescaler for the master clock. + */ +//@{ + +void pmc_mck_set_prescaler(uint32_t ul_pres); +#if SAMV71 || SAMV70 || SAME70 || SAMS70 +void pmc_mck_set_division(uint32_t ul_div); +#endif +void pmc_mck_set_source(uint32_t ul_source); +uint32_t pmc_switch_mck_to_sclk(uint32_t ul_pres); +uint32_t pmc_switch_mck_to_mainck(uint32_t ul_pres); +uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres); +#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP || SAMG55) +uint32_t pmc_switch_mck_to_pllbck(uint32_t ul_pres); +#endif +#if (SAM3XA || SAM3U || SAMV71 || SAMV70 || SAME70 || SAMS70) +uint32_t pmc_switch_mck_to_upllck(uint32_t ul_pres); +#endif +#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAMG || SAM4CP || SAMV71 || SAMV70 || SAME70 || SAMS70) +void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state); +#endif + + +//@} + +/** + * \name Slow clock (SLCK) oscillator and configuration + * + */ +//@{ + +void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass); +uint32_t pmc_osc_is_ready_32kxtal(void); + +//@} + +/** + * \name Main Clock (MAINCK) oscillator and configuration + * + */ +//@{ + +void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf); +void pmc_osc_enable_fastrc(uint32_t ul_rc); +void pmc_osc_disable_fastrc(void); +uint32_t pmc_osc_is_ready_fastrc(void); +void pmc_osc_enable_main_xtal(uint32_t ul_xtal_startup_time); +void pmc_osc_bypass_main_xtal(void); +void pmc_osc_disable_main_xtal(void); +uint32_t pmc_osc_is_bypassed_main_xtal(void); +uint32_t pmc_osc_is_ready_main_xtal(void); +void pmc_switch_mainck_to_xtal(uint32_t ul_bypass, + uint32_t ul_xtal_startup_time); +void pmc_osc_disable_xtal(uint32_t ul_bypass); +uint32_t pmc_osc_is_ready_mainck(void); +void pmc_mainck_osc_select(uint32_t ul_xtal_rc); + +//@} + +/** + * \name PLL oscillator and configuration + * + */ +//@{ + +void pmc_enable_pllack(uint32_t mula, uint32_t pllacount, uint32_t diva); +void pmc_disable_pllack(void); +uint32_t pmc_is_locked_pllack(void); + +#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP || SAMG55) +void pmc_enable_pllbck(uint32_t mulb, uint32_t pllbcount, uint32_t divb); +void pmc_disable_pllbck(void); +uint32_t pmc_is_locked_pllbck(void); +#endif + +#if (SAM3XA || SAM3U || SAMV71 || SAMV70 || SAME70 || SAMS70) +void pmc_enable_upll_clock(void); +void pmc_disable_upll_clock(void); +uint32_t pmc_is_locked_upll(void); +#endif + +//@} + +/** + * \name Peripherals clock configuration + * + */ +//@{ + +uint32_t pmc_enable_periph_clk(uint32_t ul_id); +uint32_t pmc_disable_periph_clk(uint32_t ul_id); +void pmc_enable_all_periph_clk(void); +void pmc_disable_all_periph_clk(void); +uint32_t pmc_is_periph_clk_enabled(uint32_t ul_id); + +//@} + +/** + * \name Programmable clock Source and Prescaler configuration + * + * The following functions may be used to select the clock source and + * prescaler for the specified programmable clock. + */ +//@{ + +void pmc_pck_set_prescaler(uint32_t ul_id, uint32_t ul_pres); +void pmc_pck_set_source(uint32_t ul_id, uint32_t ul_source); +uint32_t pmc_switch_pck_to_sclk(uint32_t ul_id, uint32_t ul_pres); +uint32_t pmc_switch_pck_to_mainck(uint32_t ul_id, uint32_t ul_pres); +uint32_t pmc_switch_pck_to_pllack(uint32_t ul_id, uint32_t ul_pres); +#if (SAMV71 || SAMV70 || SAME70 || SAMS70) +uint32_t pmc_get_slck_config(void); +uint32_t pmc_get_mainck_config(void); +uint32_t pmc_get_pllack_config(void); +uint32_t pmc_get_upllckdiv_config(void); +#endif +#if (SAM4C || SAM4CM || SAM4CP) +void pmc_enable_cpck(void); +void pmc_disable_cpck(void); +bool pmc_is_cpck_enabled(void); +void pmc_enable_cpbmck(void); +void pmc_disable_cpbmck(void); +bool pmc_is_cpbmck_enabled(void); +void pmc_cpck_set_prescaler(uint32_t ul_pres); +void pmc_cpck_set_source(uint32_t ul_source); +#endif +#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP || SAMG55) +uint32_t pmc_switch_pck_to_pllbck(uint32_t ul_id, uint32_t ul_pres); +#endif +#if (SAM3XA || SAM3U || SAMV71 || SAMV70 || SAME70 || SAMS70) +uint32_t pmc_switch_pck_to_upllck(uint32_t ul_id, uint32_t ul_pres); +#endif +uint32_t pmc_switch_pck_to_mck(uint32_t ul_id, uint32_t ul_pres); +void pmc_enable_pck(uint32_t ul_id); +void pmc_disable_pck(uint32_t ul_id); +void pmc_enable_all_pck(void); +void pmc_disable_all_pck(void); +uint32_t pmc_is_pck_enabled(uint32_t ul_id); + +//@} + +/** + * \name USB clock configuration + * + */ +//@{ + +#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70) +void pmc_switch_udpck_to_pllack(uint32_t ul_usbdiv); +#endif +#if (SAM3S || SAM4S || SAMG55) +void pmc_switch_udpck_to_pllbck(uint32_t ul_usbdiv); +#endif +#if (SAM3XA || SAMV71 || SAMV70 || SAME70 || SAMS70) +void pmc_switch_udpck_to_upllck(uint32_t ul_usbdiv); +#endif +#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70) +void pmc_enable_udpck(void); +void pmc_disable_udpck(void); +#endif +#if SAMG55 +void pmc_switch_uhpck_to_pllack(uint32_t ul_usbdiv); +void pmc_switch_uhpck_to_pllbck(uint32_t ul_usbdiv); +void pmc_enable_uhpck(void); +#endif + +//@} + +/** + * \name Interrupt and status management + * + */ +//@{ + +void pmc_enable_interrupt(uint32_t ul_sources); +void pmc_disable_interrupt(uint32_t ul_sources); +uint32_t pmc_get_interrupt_mask(void); +uint32_t pmc_get_status(void); + +//@} + +/** + * \name Power management + * + * The following functions are used to configure sleep mode and additional + * wake up inputs. + */ +//@{ + +void pmc_set_fast_startup_input(uint32_t ul_inputs); +void pmc_clr_fast_startup_input(uint32_t ul_inputs); +#if (SAM4C || SAM4CM || SAM4CP) +void pmc_cp_set_fast_startup_input(uint32_t ul_inputs); +void pmc_cp_clr_fast_startup_input(uint32_t ul_inputs); +#endif +void pmc_enable_sleepmode(uint8_t uc_type); +void pmc_enable_waitmode(void); +#if (!(SAMG51 || SAMG53 || SAMG54)) +void pmc_enable_backupmode(void); +#endif +//@} + +/** + * \name Failure detector + * + */ +//@{ + +void pmc_enable_clock_failure_detector(void); +void pmc_disable_clock_failure_detector(void); + +//@} + +#if (SAM4N || SAM4C || SAM4CM || SAM4CP || SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \name Slow Crystal Oscillator Frequency Monitoring + * + */ +//@{ + +void pmc_enable_sclk_osc_freq_monitor(void); +void pmc_disable_sclk_osc_freq_monitor(void); + +//@} +#endif + +/** + * \name Write protection + * + */ +//@{ + +void pmc_set_writeprotect(uint32_t ul_enable); +uint32_t pmc_get_writeprotect_status(void); + +//@} + +#if (SAMG53 || SAMG54 || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \name Sleepwalking configuration + * + */ +//@{ + +uint32_t pmc_enable_sleepwalking(uint32_t ul_id); +uint32_t pmc_disable_sleepwalking(uint32_t ul_id); +uint32_t pmc_get_sleepwalking_status0(void); +uint32_t pmc_get_active_status0(void); +#if (SAMV71 || SAMV70 || SAME70 || SAMS70) +uint32_t pmc_get_sleepwalking_status1(void); +uint32_t pmc_get_active_status1(void); +#endif +//@} +#endif + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond + +//! @} + +/** + * \page sam_pmc_quickstart Quick start guide for the SAM PMC module + * + * This is the quick start guide for the \ref sam_drivers_pmc_group "PMC module", + * with step-by-step instructions on how to configure and use the driver in a + * selection of use cases. + * + * The use cases contain several code fragments. The code fragments in the + * steps for setup can be copied into a custom initialization function, while + * the steps for usage can be copied into, e.g., the main application function. + * + * \section pmc_use_cases PMC use cases + * - \ref pmc_basic_use_case Basic use case - Switch Main Clock sources + * - \ref pmc_use_case_2 Advanced use case - Configure Programmable Clocks + * + * \section pmc_basic_use_case Basic use case - Switch Main Clock sources + * In this use case, the PMC module is configured for a variety of system clock + * sources and speeds. A LED is used to visually indicate the current clock + * speed as the source is switched. + * + * \section pmc_basic_use_case_setup Setup + * + * \subsection pmc_basic_use_case_setup_prereq Prerequisites + * -# \ref gpio_group "General Purpose I/O Management (gpio)" + * + * \subsection pmc_basic_use_case_setup_code Code + * The following function needs to be added to the user application, to flash a + * board LED a variable number of times at a rate given in CPU ticks. + * + * \code + #define FLASH_TICK_COUNT 0x00012345 + + void flash_led(uint32_t tick_count, uint8_t flash_count) + { + SysTick->CTRL = SysTick_CTRL_ENABLE_Msk; + SysTick->LOAD = tick_count; + + while (flash_count--) + { + gpio_toggle_pin(LED0_GPIO); + while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)); + gpio_toggle_pin(LED0_GPIO); + while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)); + } + } +\endcode + * + * \section pmc_basic_use_case_usage Use case + * + * \subsection pmc_basic_use_case_usage_code Example code + * Add to application C-file: + * \code + for (;;) + { + pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz); + flash_led(FLASH_TICK_COUNT, 5); + pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz); + flash_led(FLASH_TICK_COUNT, 5); + pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz); + flash_led(FLASH_TICK_COUNT, 5); + pmc_switch_mainck_to_xtal(0); + flash_led(FLASH_TICK_COUNT, 5); + } +\endcode + * + * \subsection pmc_basic_use_case_usage_flow Workflow + * -# Wrap the code in an infinite loop: + * \code + for (;;) +\endcode + * -# Switch the Master CPU frequency to the internal 12MHz RC oscillator, flash + * a LED on the board several times: + * \code + pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz); + flash_led(FLASH_TICK_COUNT, 5); +\endcode + * -# Switch the Master CPU frequency to the internal 8MHz RC oscillator, flash + * a LED on the board several times: + * \code + pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz); + flash_led(FLASH_TICK_COUNT, 5); +\endcode + * -# Switch the Master CPU frequency to the internal 4MHz RC oscillator, flash + * a LED on the board several times: + * \code + pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz); + flash_led(FLASH_TICK_COUNT, 5); +\endcode + * -# Switch the Master CPU frequency to the external crystal oscillator, flash + * a LED on the board several times: + * \code + pmc_switch_mainck_to_xtal(0, BOARD_OSC_STARTUP_US); + flash_led(FLASH_TICK_COUNT, 5); +\endcode + * + * \section pmc_use_case_2 Use case #2 - Configure Programmable Clocks + * In this use case, the PMC module is configured to start the Slow Clock from + * an attached 32KHz crystal, and start one of the Programmable Clock modules + * sourced from the Slow Clock divided down with a prescale factor of 64. + * + * \section pmc_use_case_2_setup Setup + * + * \subsection pmc_use_case_2_setup_prereq Prerequisites + * -# \ref pio_group "Parallel Input/Output Controller (pio)" + * + * \subsection pmc_use_case_2_setup_code Code + * The following code must be added to the user application: + * \code + pio_set_peripheral(PIOA, PIO_PERIPH_B, PIO_PA17); +\endcode + * + * \subsection pmc_use_case_2_setup_code_workflow Workflow + * -# Configure the PCK1 pin to output on a specific port pin (in this case, + * PIOA pin 17) of the microcontroller. + * \code + pio_set_peripheral(PIOA, PIO_PERIPH_B, PIO_PA17); +\endcode + * \note The peripheral selection and pin will vary according to your selected + * SAM device model. Refer to the "Peripheral Signal Multiplexing on I/O + * Lines" of your device's datasheet. + * + * \section pmc_use_case_2_usage Use case + * The generated PCK1 clock output can be viewed on an oscilloscope attached to + * the correct pin of the microcontroller. + * + * \subsection pmc_use_case_2_usage_code Example code + * Add to application C-file: + * \code + pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL); + pmc_switch_pck_to_sclk(PMC_PCK_1, PMC_PCK_PRES_CLK_64); + pmc_enable_pck(PMC_PCK_1); + + for (;;) + { + // Do Nothing + } +\endcode + * + * \subsection pmc_use_case_2_usage_flow Workflow + * -# Switch the Slow Clock source input to an external 32KHz crystal: + * \code + pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL); +\endcode + * -# Switch the Programmable Clock module PCK1 source clock to the Slow Clock, + * with a prescaler of 64: + * \code + pmc_switch_pck_to_sclk(PMC_PCK_1, PMC_PCK_PRES_CLK_64); +\endcode + * -# Enable Programmable Clock module PCK1: + * \code + pmc_enable_pck(PMC_PCK_1); +\endcode + * -# Enter an infinite loop: + * \code + for (;;) + { + // Do Nothing + } +\endcode + */ + +#endif /* PMC_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/sleep.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/sleep.c new file mode 100644 index 0000000..33142b6 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/sleep.c @@ -0,0 +1,381 @@ +/** + * \file + * + * \brief Sleep mode access + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include +#include "sleep.h" + +/* SAM3,SAM4,SAMG,SAMV,SAMS and SAME series */ +#if (SAM3S || SAM3N || SAM3XA || SAM3U || SAM4S || SAM4E || SAM4N || SAM4C || \ + SAM4CM || SAMG || SAM4CP || SAMV71 || SAMV70 || SAMS70 || SAME70) +# include "pmc.h" +# include "board.h" + +/* Checking board configuration of main clock xtal statup time */ +#if !defined(BOARD_OSC_STARTUP_US) +# warning The board main clock xtal statup time has not been defined. Using default settings. +# define BOARD_OSC_STARTUP_US (15625UL) +#endif + +#if !defined(EFC0) +# define EFC0 EFC +#endif + +/** + * Save clock settings and shutdown PLLs + */ +__always_inline static void pmc_save_clock_settings( + uint32_t *p_osc_setting, + uint32_t *p_pll0_setting, + uint32_t *p_pll1_setting, + uint32_t *p_mck_setting, + uint32_t *p_fmr_setting, +#if defined(EFC1) + uint32_t *p_fmr_setting1, +#endif + const bool disable_xtal) +{ + uint32_t mor = PMC->CKGR_MOR; + uint32_t mckr = PMC->PMC_MCKR; + uint32_t fmr = EFC0->EEFC_FMR; +# if defined(EFC1) + uint32_t fmr1 = EFC1->EEFC_FMR; +# endif + + if (p_osc_setting) { + *p_osc_setting = mor; + } + if (p_pll0_setting) { + *p_pll0_setting = PMC->CKGR_PLLAR; + } + if (p_pll1_setting) { +#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP) + *p_pll1_setting = PMC->CKGR_PLLBR; +#elif (SAM3U || SAM3XA) + *p_pll1_setting = PMC->CKGR_UCKR; +#else + *p_pll1_setting = 0; +#endif + } + if (p_mck_setting) { + *p_mck_setting = mckr; + } + if (p_fmr_setting) { + *p_fmr_setting = fmr; + } +#if defined(EFC1) + if (p_fmr_setting1) { + *p_fmr_setting1 = fmr1; + } +#endif + + /* Enable FAST RC */ + PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN; + /* if MCK source is PLL, switch to mainck */ + if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) { + /* MCK -> MAINCK */ + mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK; + PMC->PMC_MCKR = mckr; + while(!(PMC->PMC_SR & PMC_SR_MCKRDY)); + } + /* MCK prescale -> 1 */ + if (mckr & PMC_MCKR_PRES_Msk) { + mckr = (mckr & (~PMC_MCKR_PRES_Msk)); + PMC->PMC_MCKR = mckr; + while(!(PMC->PMC_SR & PMC_SR_MCKRDY)); + } + /* Disable PLLs */ + pmc_disable_pllack(); +#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP) + pmc_disable_pllbck(); +#elif (SAM3U || SAM3XA) + pmc_disable_upll_clock(); +#endif + + /* Prepare for entering WAIT mode */ + /* Wait fast RC ready */ + while (!(PMC->PMC_SR & PMC_SR_MOSCRCS)); + + /* Switch mainck to FAST RC */ +#if SAMG + /** + * For the sleepwalking feature, we need an accurate RC clock. Only 24M and + * 16M are trimmed in production. Here we select the 24M. + * And so wait state need to be 1. + */ + EFC0->EEFC_FMR = (fmr & (~EEFC_FMR_FWS_Msk)) | EEFC_FMR_FWS(1); + + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | CKGR_MOR_MOSCRCF_24_MHz | + CKGR_MOR_KEY_PASSWD; +#else + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | + CKGR_MOR_KEY_PASSWD; +#endif + while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)); + +#if (!SAMG) + /* FWS update */ + EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk); +#if defined(EFC1) + EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk); +#endif +#endif + + /* Disable XTALs */ + if (disable_xtal) { + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) | + CKGR_MOR_KEY_PASSWD; + } +} + +/** + * Restore clock settings + */ +__always_inline static void pmc_restore_clock_setting( + const uint32_t osc_setting, + const uint32_t pll0_setting, + const uint32_t pll1_setting, + const uint32_t mck_setting, + const uint32_t fmr_setting +#if defined(EFC1) + , const uint32_t fmr_setting1 +#endif + ) +{ + uint32_t mckr; + uint32_t pll_sr = 0; + + /* Switch mainck to external xtal */ + if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) { + /* Bypass mode */ + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) | + CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | + CKGR_MOR_MOSCSEL; + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN & + ~CKGR_MOR_MOSCRCF_Msk) + | CKGR_MOR_KEY_PASSWD; + } else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) { + /* Enable External XTAL */ + if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) { + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) | + CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN; + /* Wait the Xtal to stabilize */ + while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)); + } + /* Select External XTAL */ + if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) { + PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL; + while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)); + } + /* Disable Fast RC */ + PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN & + ~CKGR_MOR_MOSCRCF_Msk) + | CKGR_MOR_KEY_PASSWD; + } + + if (pll0_setting & CKGR_PLLAR_MULA_Msk) { +#if (SAM4C || SAM4CM || SAMG || SAM4CP) + PMC->CKGR_PLLAR = pll0_setting; +#else + PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting; +#endif + pll_sr |= PMC_SR_LOCKA; + } +#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP) + if (pll1_setting & CKGR_PLLBR_MULB_Msk) { + PMC->CKGR_PLLBR = pll1_setting; + pll_sr |= PMC_SR_LOCKB; + } +#elif (SAM3U || SAM3XA) + if (pll1_setting & CKGR_UCKR_UPLLEN) { + PMC->CKGR_UCKR = pll1_setting; + pll_sr |= PMC_SR_LOCKU; + } +#else + UNUSED(pll1_setting); +#endif + /* Wait MCK source ready */ + switch(mck_setting & PMC_MCKR_CSS_Msk) { + case PMC_MCKR_CSS_PLLA_CLK: + while (!(PMC->PMC_SR & PMC_SR_LOCKA)); + break; +#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP) + case PMC_MCKR_CSS_PLLB_CLK: + while (!(PMC->PMC_SR & PMC_SR_LOCKB)); + break; +#elif (SAM3U || SAM3XA) + case PMC_MCKR_CSS_UPLL_CLK: + while (!(PMC->PMC_SR & PMC_SR_LOCKU)); + break; +#endif + } + + /* Switch to faster clock */ + mckr = PMC->PMC_MCKR; + + /* Set PRES */ + PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk) + | (mck_setting & PMC_MCKR_PRES_Msk); + while (!(PMC->PMC_SR & PMC_SR_MCKRDY)); + + /* Restore flash wait states */ + EFC0->EEFC_FMR = fmr_setting; +#if defined(EFC1) + EFC1->EEFC_FMR = fmr_setting1; +#endif + + /* Set CSS and others */ + PMC->PMC_MCKR = mck_setting; + while (!(PMC->PMC_SR & PMC_SR_MCKRDY)); + + /* Waiting all restored PLLs ready */ + while (!(PMC->PMC_SR & pll_sr)); +} + +/** If clocks are switched for some sleep mode */ +static volatile bool b_is_sleep_clock_used = false; +/** Callback invoked once when clocks are restored */ +static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL; + +void pmc_sleep(int sleep_mode) +{ + switch (sleep_mode) { + case SAM_PM_SMODE_SLEEP_WFI: + case SAM_PM_SMODE_SLEEP_WFE: +#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70) + SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP; + cpu_irq_enable(); + __DSB(); + __WFI(); + break; +#else + PMC->PMC_FSMR &= (uint32_t)~PMC_FSMR_LPM; + SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP; + cpu_irq_enable(); + if (sleep_mode == SAM_PM_SMODE_SLEEP_WFI) { + __DSB(); + __WFI(); + } else { + __DSB(); + __WFE(); + } + break; +#endif + + case SAM_PM_SMODE_WAIT_FAST: + case SAM_PM_SMODE_WAIT: { + uint32_t mor, pllr0, pllr1, mckr; + uint32_t fmr; +#if defined(EFC1) + uint32_t fmr1; +#endif +#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70) + (sleep_mode == SAM_PM_SMODE_WAIT_FAST) ? + pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) : + pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN); +#endif + cpu_irq_disable(); + b_is_sleep_clock_used = true; + +#if (SAM4C || SAM4CM || SAM4CP) + /* Backup the sub-system 1 status and stop sub-system 1 */ + uint32_t cpclk_backup = PMC->PMC_SCSR & + (PMC_SCSR_CPCK | PMC_SCSR_CPBMCK); + PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD; +#endif + pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr, +#if defined(EFC1) + &fmr1, +#endif + (sleep_mode == SAM_PM_SMODE_WAIT)); + + /* Enter wait mode */ + cpu_irq_enable(); + + pmc_enable_waitmode(); + + cpu_irq_disable(); + pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr +#if defined(EFC1) + , fmr1 +#endif + ); + +#if (SAM4C || SAM4CM || SAM4CP) + /* Restore the sub-system 1 */ + PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD; +#endif + b_is_sleep_clock_used = false; + if (callback_clocks_restored) { + callback_clocks_restored(); + callback_clocks_restored = NULL; + } + cpu_irq_enable(); + + break; + } +#if (!(SAMG51 || SAMG53 || SAMG54)) + case SAM_PM_SMODE_BACKUP: + SCB->SCR |= SCR_SLEEPDEEP; +#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70) + SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG; + cpu_irq_enable(); + __WFI() ; +#else + cpu_irq_enable(); + __WFE() ; +#endif + break; +#endif + } +} + +bool pmc_is_wakeup_clocks_restored(void) +{ + return !b_is_sleep_clock_used; +} + +void pmc_wait_wakeup_clocks_restore( + pmc_callback_wakeup_clocks_restored_t callback) +{ + if (b_is_sleep_clock_used) { + cpu_irq_disable(); + callback_clocks_restored = callback; + } else if (callback) { + callback(); + } +} + +#endif diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/sleep.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/sleep.h new file mode 100644 index 0000000..1a61237 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pmc/sleep.h @@ -0,0 +1,117 @@ +/** + * \file + * + * \brief Sleep mode access + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef SLEEP_H +#define SLEEP_H + +#ifdef __cplusplus +extern "C" { +#endif + +#include + +/** + * \defgroup sleep_group Power Manager (PM) + * + * This is a stub on the SAM Power Manager Control (PMC) for the sleepmgr + * service. + * + * \note To minimize the code overhead, these functions do not feature + * interrupt-protected access since they are likely to be called inside + * interrupt handlers or in applications where such protection is not + * necessary. If such protection is needed, it must be ensured by the calling + * code. + * + * @{ + */ + +#if defined(__DOXYGEN__) +/** + * \brief Sets the MCU in the specified sleep mode + * \param sleep_mode Sleep mode to set. + */ +#endif +/* SAM3,SAM4,SAMG,SAMV,SAME and SAMS series */ +#if (SAM3S || SAM3N || SAM3XA || SAM3U || SAM4S || SAM4E || SAM4N || SAM4C || \ + SAM4CM || SAM4CP || SAMG || SAMV71 || SAME70 || SAMS70) +# define SAM_PM_SMODE_ACTIVE 0 /**< Active */ +# define SAM_PM_SMODE_SLEEP_WFE 1 /**< Wait for Events */ +# define SAM_PM_SMODE_SLEEP_WFI 2 /**< Wait for Interrupts */ +# define SAM_PM_SMODE_WAIT_FAST 3 /**< Wait Mode, startup fast (in 3ms) */ +# define SAM_PM_SMODE_WAIT 4 /**< Wait Mode */ +#if (!(SAMG51 || SAMG53 || SAMG54)) +# define SAM_PM_SMODE_BACKUP 5 /**< Backup Mode */ +#endif + +/** (SCR) Sleep deep bit */ +#define SCR_SLEEPDEEP (0x1 << 2) + +/** + * Clocks restored callback function type. + * Registered by routine pmc_wait_wakeup_clocks_restore() + * Callback called when all clocks are restored. + */ +typedef void (*pmc_callback_wakeup_clocks_restored_t) (void); + +/** + * Enter sleep mode + * \param sleep_mode Sleep mode to enter + */ +void pmc_sleep(int sleep_mode); + +/** + * Check if clocks are restored after wakeup + * (For WAIT mode. In WAIT mode, clocks are switched to FASTRC. + * After wakeup clocks should be restored, before that some of the + * ISR should not be served, otherwise there may be timing or clock issue.) + */ +bool pmc_is_wakeup_clocks_restored(void); + +/** + * \return true if start waiting + */ +void pmc_wait_wakeup_clocks_restore( + pmc_callback_wakeup_clocks_restored_t callback); + +#endif + +//! @} + +#ifdef __cplusplus +} +#endif + +#endif /* SLEEP_H */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pwm/pwm.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pwm/pwm.c new file mode 100644 index 0000000..9826df0 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pwm/pwm.c @@ -0,0 +1,1164 @@ +/** + * \file + * + * \brief Pulse Width Modulation (PWM) driver for SAM. + * + * Copyright (c) 2011-2019 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "pwm.h" + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/** + * \defgroup sam_drivers_pwm_group Pulse Width Modulation (PWM) + * + * See \ref sam_pwm_quickstart. + * + * Driver for the PWM (Pulse Width Modulation). This driver provides access to the + * main features of the PWM controller. + * + * @{ + */ + +#ifndef PWM_WPCR_WPKEY_PASSWD +# define PWM_WPCR_WPKEY_PASSWD 0x50574D00 +#endif + +#ifndef PWM_WPCR_WPCMD_DISABLE_SW_PROT +# define PWM_WPCR_WPCMD_DISABLE_SW_PROT (PWM_WPCR_WPCMD(0)) +#endif + +#ifndef PWM_WPCR_WPCMD_ENABLE_SW_PROT +# define PWM_WPCR_WPCMD_ENABLE_SW_PROT (PWM_WPCR_WPCMD(1)) +#endif + +#ifndef PWM_WPCR_WPCMD_ENABLE_HW_PROT +# define PWM_WPCR_WPCMD_ENABLE_HW_PROT (PWM_WPCR_WPCMD(2)) +#endif + +#define PWM_CLOCK_DIV_MAX 256 +#define PWM_CLOCK_PRE_MAX 11 + +/** + * \brief Find a prescaler/divisor couple to generate the desired ul_frequency + * from ul_mck. + * + * \param ul_frequency Desired frequency in Hz. + * \param ul_mck Master clock frequency in Hz. + * + * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for + * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met. + */ +static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck) +{ + uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] = + {1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 }; + uint32_t ul_pre = 0; + uint32_t ul_div; + + /* Find prescaler and divisor values */ + do { + ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency; + if (ul_div <= PWM_CLOCK_DIV_MAX) { + break; + } + ul_pre++; + } while (ul_pre < PWM_CLOCK_PRE_MAX); + + /* Return result */ + if (ul_pre < PWM_CLOCK_PRE_MAX) { + return ul_div | (ul_pre << 8); + } else { + return PWM_INVALID_ARGUMENT; + } +} + +/** + * \brief Initialize the PWM source clock (clock A and clock B). + * + * \param p_pwm Pointer to a PWM instance. + * \param clock_config PWM clock configuration. + * + * \retval 0 if initialization succeeds, otherwise fails. + */ +uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config) +{ + uint32_t clock = 0; + uint32_t result; + + /* Clock A */ + if (clock_config->ul_clka != 0) { + result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck); + if (result == PWM_INVALID_ARGUMENT) { + return result; + } + + clock = result; + } + + /* Clock B */ + if (clock_config->ul_clkb != 0) { + result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck); + + if (result == PWM_INVALID_ARGUMENT) { + return result; + } + + clock |= (result << 16); + } +#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM) + p_pwm->PWM_MR = clock; +#else + p_pwm->PWM_CLK = clock; +#endif + return 0; +} + +/** + * \brief Initialize one PWM channel. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_channel Configurations of the specified PWM channel. + * + * \retval 0 if initialization succeeds, otherwise fails. + */ +uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel) +{ + uint32_t tmp_reg = 0; + uint32_t ch_num = p_channel->channel; + + /* Channel Mode/Clock Register */ + tmp_reg = (p_channel->ul_prescaler & 0xF) | + (p_channel->polarity << 9) | +#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) + (p_channel->counter_event) | + (p_channel->b_deadtime_generator << 16) | + (p_channel->b_pwmh_output_inverted << 17) | + (p_channel->b_pwml_output_inverted << 18) | +#endif + (p_channel->alignment); + p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg; + + /* Channel Duty Cycle Register */ + p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty; + + /* Channel Period Register */ + p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period; + +#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) + /* Channel Dead Time Register */ + if (p_channel->b_deadtime_generator) { + p_pwm->PWM_CH_NUM[ch_num].PWM_DT = + PWM_DT_DTL(p_channel-> + us_deadtime_pwml) | PWM_DT_DTH(p_channel-> + us_deadtime_pwmh); + } + + /* Output Selection Register */ + tmp_reg = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num)); + tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) | + (((p_channel->output_selection.b_override_pwml) << ch_num) + << 16); + p_pwm->PWM_OS = tmp_reg; + + /* Output Override Value Register */ + tmp_reg = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num)); + tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) | + (((p_channel->output_selection.override_level_pwml) << ch_num) + << 16); + p_pwm->PWM_OOV = tmp_reg; + + /* Sync Channels Mode Register */ + uint32_t channel = (1 << ch_num); + if (p_channel->b_sync_ch) { + p_pwm->PWM_SCM |= channel; + } else { + p_pwm->PWM_SCM &= ~((uint32_t) channel); + } + + /* Fault Protection Value Register */ +#if (SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) + if (p_channel->ul_fault_output_pwmh == PWM_HIGHZ) { + p_pwm->PWM_FPV2 |= (0x01 << ch_num); + } else { + p_pwm->PWM_FPV2 &= ~(0x01 << ch_num); + if (p_channel->ul_fault_output_pwmh == PWM_HIGH) { + p_pwm->PWM_FPV1 |= (0x01 << ch_num); + } else { + p_pwm->PWM_FPV1 &= (~(0x01 << ch_num)); + } + } + if (p_channel->ul_fault_output_pwml == PWM_HIGHZ) { + p_pwm->PWM_FPV2 |= ((0x01 << ch_num) << 16); + } else { + p_pwm->PWM_FPV2 &= ~((0x01 << ch_num) << 16); + if (p_channel->ul_fault_output_pwml == PWM_HIGH) { + p_pwm->PWM_FPV1 |= ((0x01 << ch_num) << 16); + } else { + p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16)); + } + } +#else + if (p_channel->ul_fault_output_pwmh == PWM_HIGH) { + p_pwm->PWM_FPV |= (0x01 << ch_num); + } else { + p_pwm->PWM_FPV &= (~(0x01 << ch_num)); + } + if (p_channel->ul_fault_output_pwml == PWM_HIGH) { + p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16); + } else { + p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16)); + } +#endif + /* Fault Protection Enable Register */ + uint32_t fault_enable_reg = 0; +#if (SAM3XA) + if (ch_num < 4) { + ch_num *= 8; + fault_enable_reg = p_pwm->PWM_FPE1; + fault_enable_reg &= ~(0xFF << ch_num); + fault_enable_reg |= ((p_channel->fault_id) << ch_num); + p_pwm->PWM_FPE1 = fault_enable_reg; + } else { + ch_num -= 4; + ch_num *= 8; + fault_enable_reg = p_pwm->PWM_FPE2; + fault_enable_reg &= ~(0xFF << ch_num); + fault_enable_reg |= ((p_channel->fault_id) << ch_num); + p_pwm->PWM_FPE2 = fault_enable_reg; + } +#endif + +#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) + ch_num *= 8; + fault_enable_reg = p_pwm->PWM_FPE; + fault_enable_reg &= ~(0xFF << ch_num); + fault_enable_reg |= ((p_channel->fault_id) << ch_num); + p_pwm->PWM_FPE = fault_enable_reg; +#endif +#endif + + ch_num = p_channel->channel; + +#if SAM4E + if (!ch_num) { + if (p_channel->spread_spectrum_mode == + PWM_SPREAD_SPECTRUM_MODE_RANDOM) { + p_pwm->PWM_SSPR = PWM_SSPR_SPRD(p_channel->ul_spread) | + PWM_SSPR_SPRDM; + } else { + p_pwm->PWM_SSPR = PWM_SSPR_SPRD(p_channel->ul_spread); + } + } +#elif (SAMV70 || SAMV71 || SAME70 || SAMS70) + if (!ch_num) { + if (p_channel->spread_spectrum_mode == + PWM_SPREAD_SPECTRUM_MODE_RANDOM) { + p_pwm->PWM_SSPR = PWM_SSPR_SPRD(p_channel->ul_spread) | + PWM_SSPR_SPRDM; + } else { + p_pwm->PWM_SSPR = PWM_SSPR_SPRD(p_channel->ul_spread); + } + } + p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM); + p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM); +#endif + + return 0; +} + +/** + * \brief Change the period of the PWM channel. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_channel Configurations of the specified PWM channel. + * \param ul_period New period value. + * + * \retval 0 if changing succeeds, otherwise fails. + */ +uint32_t pwm_channel_update_period(Pwm *p_pwm, pwm_channel_t *p_channel, + uint32_t ul_period) +{ + uint32_t ch_num = p_channel->channel; + + /** Check parameter */ + if (p_channel->ul_duty > ul_period) { + return PWM_INVALID_ARGUMENT; + } else { + /* Save new period value */ + p_channel->ul_period = ul_period; + +#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM) + /* Set CPD bit to change period value */ + p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= PWM_CMR_CPD; + + p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_period; +#else + p_pwm->PWM_CH_NUM[ch_num].PWM_CPRDUPD = ul_period; +#endif + } + + return 0; +} + +/** + * \brief Change the duty cycle of the PWM channel. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_channel Configurations of the specified PWM channel. + * \param ul_duty New duty cycle value. + * + * \retval 0 if changing succeeds, otherwise fails. + */ +uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel, + uint32_t ul_duty) +{ + uint32_t ch_num = p_channel->channel; + + /** Check parameter */ + if (p_channel->ul_period < ul_duty) { + return PWM_INVALID_ARGUMENT; + } else { + /* Save new duty cycle value */ + p_channel->ul_duty = ul_duty; + +#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM) + /* Clear CPD bit to change duty cycle value */ + uint32_t mode = p_pwm->PWM_CH_NUM[ch_num].PWM_CMR; + mode &= ~PWM_CMR_CPD; + p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode; + + p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty; +#else + p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty; +#endif + } + + return 0; +} + +/** + * \brief Return channel counter value. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_channel Configurations of the specified PWM channel. + * + * \return channel Counter value. + */ +uint32_t pwm_channel_get_counter(Pwm *p_pwm, pwm_channel_t *p_channel) +{ + return p_pwm->PWM_CH_NUM[p_channel->channel].PWM_CCNT; +} + + +/** + * \brief Enable the PWM channel. + * + * \note The PWM channel should be initialized by pwm_channel_init() before it is enabled. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_channel PWM channel number to enable. + */ +void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel) +{ + p_pwm->PWM_ENA = (1 << ul_channel); +} + +/** + * \brief Disable the PWM channel. + * + * \note A disabled PWM channel can be re-initialized using pwm_channel_init(). + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_channel PWM channel number to disable. + */ +void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel) +{ + p_pwm->PWM_DIS = (1 << ul_channel); +} + + +/** + * \brief Check which PWM channel is enabled. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_channel Configurations of the specified PWM channel. + * + * \return Bitmask of enabled PWM channel(s). + */ +uint32_t pwm_channel_get_status(Pwm *p_pwm) +{ + return p_pwm->PWM_SR; +} + +/** + * \brief Get channel counter event and fault protection trigger interrupt status. + * + * \param p_pwm Pointer to a PWM instance. + * + * \return Channel counter event and fault protection trigger interrupt status. + */ +uint32_t pwm_channel_get_interrupt_status(Pwm *p_pwm) +{ +#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM) + return p_pwm->PWM_ISR; +#else + return p_pwm->PWM_ISR1; +#endif +} + +/** + * \brief Get channel counter event and fault protection trigger interrupt mask. + * + * \param p_pwm Pointer to a PWM instance. + * + * \return Channel counter event and fault protection trigger interrupt mask. + */ +uint32_t pwm_channel_get_interrupt_mask(Pwm *p_pwm) +{ +#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM) + return p_pwm->PWM_IMR; +#else + return p_pwm->PWM_IMR1; +#endif +} + +/** + * \brief Enable the interrupt of a channel counter event and fault protection. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_event Channel number to enable counter event interrupt. + * \param ul_fault Channel number to enable fault protection interrupt(ignored + * by SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM). + */ +void pwm_channel_enable_interrupt(Pwm *p_pwm, uint32_t ul_event, + uint32_t ul_fault) +{ +#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM) + p_pwm->PWM_IER = (1 << ul_event); + /* avoid Cppcheck Warning */ + UNUSED(ul_fault); +#else + p_pwm->PWM_IER1 = (1 << ul_event) | (1 << (ul_fault + 16)); +#endif +} + + +/** + * \brief Disable the interrupt of a channel counter event and fault protection. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_event Bitmask of channel number to disable counter event interrupt. + * \param ul_fault Bitmask of channel number to disable fault protection + * interrupt(ignored by SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM). + */ +void pwm_channel_disable_interrupt(Pwm *p_pwm, uint32_t ul_event, + uint32_t ul_fault) +{ +#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM) + p_pwm->PWM_IDR = (1 << ul_event); + /* avoid Cppcheck Warning */ + UNUSED(ul_fault); +#else + p_pwm->PWM_IDR1 = (1 << ul_event) | (1 << (ul_fault + 16)); +#endif +} + + +#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) +/** + * \brief Change output selection of the PWM channel. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_channel Configurations of the specified PWM channel. + * \param p_output New PWM channel output selection. + * \param b_sync Boolean of changing of output selection. Set true to change the output synchronously (at the beginning of the next PWM period). Set false to change the output asynchronously (at the end of the execution of the function). + */ +void pwm_channel_update_output(Pwm *p_pwm, pwm_channel_t *p_channel, + pwm_output_t *p_output, bool b_sync) +{ + uint32_t ch_num = p_channel->channel; + + bool override_pwmh = p_output->b_override_pwmh; + bool override_pwml = p_output->b_override_pwml; + uint32_t pwmh = p_output->override_level_pwmh; + uint32_t pwml = p_output->override_level_pwml; + + /* Save new output configuration */ + p_channel->output_selection.b_override_pwmh = override_pwmh; + p_channel->output_selection.b_override_pwml = override_pwml; + p_channel->output_selection.override_level_pwmh = (pwm_level_t) pwmh; + p_channel->output_selection.override_level_pwml = (pwm_level_t) pwml; + + /* Change override output level */ + uint32_t override_value = p_pwm->PWM_OOV; + override_value &= ~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num); + override_value |= (((pwml << 16) | pwmh) << ch_num); + p_pwm->PWM_OOV = override_value; + + /* Apply new output selection */ + if (b_sync) { + p_pwm->PWM_OSSUPD = ((override_pwml << ch_num) << 16) | + (override_pwmh << ch_num); + p_pwm->PWM_OSCUPD = ((!override_pwml << ch_num) << 16) | + (!override_pwmh << ch_num); + } else { + p_pwm->PWM_OSS = ((override_pwml << ch_num) << 16) | + (override_pwmh << ch_num); + p_pwm->PWM_OSC = ((!override_pwml << ch_num) << 16) | + (!override_pwmh << ch_num); + } +} + +/** + * \brief Change dead-time value for PWM outputs. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_channel Configurations of the specified PWM channel. + * \param us_deadtime_pwmh New dead-time value for PWMH output. + * \param us_deadtime_pwml New dead-time value for PWML output. + */ +void pwm_channel_update_dead_time(Pwm *p_pwm, pwm_channel_t *p_channel, + uint16_t us_deadtime_pwmh, uint16_t us_deadtime_pwml) +{ + /* Save new dead time value */ + p_channel->us_deadtime_pwmh = us_deadtime_pwmh; + p_channel->us_deadtime_pwml = us_deadtime_pwml; + + /* Write channel dead time update register */ + p_pwm->PWM_CH_NUM[p_channel->channel].PWM_DTUPD = + PWM_DTUPD_DTLUPD(us_deadtime_pwml) | + PWM_DTUPD_DTHUPD(us_deadtime_pwmh); +} + + + +/** + * \brief Initialize the behavior of a fault input. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_fault Configurations of a fault input. + * + * \retval 0 if configuration succeeds, otherwise fails. + */ +uint32_t pwm_fault_init(Pwm *p_pwm, pwm_fault_t *p_fault) +{ + uint32_t fault_id = p_fault->fault_id; + uint32_t fault_reg = p_pwm->PWM_FMR; + + /** Polarity of fault input */ + if (p_fault->polarity == PWM_HIGH) { + fault_reg |= fault_id; + } else { + fault_reg &= ~fault_id; + } + /** Boolean of clearing fault flag */ + if (p_fault->b_clear) { + fault_reg |= (fault_id << 8); + } else { + fault_reg &= ~(fault_id << 8); + } + /** Boolean of fault filtering */ + if (p_fault->b_filtered) { + fault_reg |= (fault_id << 16); + } else { + fault_reg &= ~(fault_id << 16); + } + + p_pwm->PWM_FMR = fault_reg; + + return 0; +} + +/** + * \brief Get fault status. + * + * \param p_pwm Pointer to a PWM instance. + * + * \return Bitmask of IDs of all active faulty. + */ +uint32_t pwm_fault_get_status(Pwm *p_pwm) +{ + return ((p_pwm->PWM_FSR >> 8) & 0xFF); +} + +/** + * \brief Get the level of a fault input. + * + * \param p_pwm Pointer to a PWM instance. + * \param id Faulty ID. + * + * \return Level of the fault input. + */ +pwm_level_t pwm_fault_get_input_level(Pwm *p_pwm, pwm_fault_id_t id) +{ + uint32_t fault_status_reg = p_pwm->PWM_FSR; + fault_status_reg >>= id; + + return ((fault_status_reg & 1) ? PWM_HIGH : PWM_LOW); +} + +/** + * \brief Clear a fault input. + * + * \param p_pwm Pointer to a PWM instance. + * \param id Faulty ID. + */ +void pwm_fault_clear_status(Pwm *p_pwm, pwm_fault_id_t id) +{ + p_pwm->PWM_FCR = id; +} + +/** + * \brief Initialize PWM comparison unit. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_cmp Configurations of PWM comparison tagged by unit. + * + * \retval 0 if initialization succeeds, otherwise fails. + */ +uint32_t pwm_cmp_init(Pwm *p_pwm, pwm_cmp_t *p_cmp) +{ + uint32_t unit = p_cmp->unit; + + p_pwm->PWM_CMP[unit].PWM_CMPV = PWM_CMPV_CV(p_cmp->ul_value) | + (p_cmp->b_is_decrementing << 24); + + p_pwm->PWM_CMP[unit].PWM_CMPM = PWM_CMPM_CTR(p_cmp->ul_trigger) | + PWM_CMPM_CPR(p_cmp->ul_period) | + PWM_CMPM_CUPR(p_cmp->ul_update_period); + + /** Boolean of generating a match pulse */ + if (p_cmp->b_pulse_on_line_0) { + p_pwm->PWM_ELMR[0] |= (1 << unit); + } else { + p_pwm->PWM_ELMR[0] &= ~((uint32_t) (1 << unit)); + } + /** Boolean of generating a match pulse */ + if (p_cmp->b_pulse_on_line_1) { + p_pwm->PWM_ELMR[1] |= (1 << unit); + } else { + p_pwm->PWM_ELMR[1] &= ~((uint32_t) (1 << unit)); + } + + /** Boolean of comparison enable */ + if (p_cmp->b_enable) { + p_pwm->PWM_CMP[unit].PWM_CMPM |= PWM_CMPM_CEN; + } else { + p_pwm->PWM_CMP[unit].PWM_CMPM &= ~PWM_CMPM_CEN; + } + + return 0; +} + + +/** + * \brief Change the setting of PWM comparison. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_cmp Configurations of PWM comparison tagged by unit. + * + * \retval 0 if changing succeeds, otherwise fails. + */ +uint32_t pwm_cmp_change_setting(Pwm *p_pwm, pwm_cmp_t *p_cmp) +{ + uint32_t unit = p_cmp->unit; + + p_pwm->PWM_CMP[unit].PWM_CMPVUPD = PWM_CMPV_CV(p_cmp->ul_value) | + (p_cmp->b_is_decrementing << 24); + + p_pwm->PWM_CMP[unit].PWM_CMPMUPD = PWM_CMPM_CTR(p_cmp->ul_trigger) | + PWM_CMPM_CPR(p_cmp->ul_period) | + PWM_CMPM_CUPR(p_cmp->ul_update_period); + + /** Boolean of generating a match pulse */ + if (p_cmp->b_pulse_on_line_0) { + p_pwm->PWM_ELMR[0] |= (1 << unit); + } else { + p_pwm->PWM_ELMR[0] &= ~((uint32_t) (1 << unit)); + } + /** Boolean of generating a match pulse */ + if (p_cmp->b_pulse_on_line_1) { + p_pwm->PWM_ELMR[1] |= (1 << unit); + } else { + p_pwm->PWM_ELMR[1] &= ~((uint32_t) (1 << unit)); + } + + /** Boolean of comparison enable */ + if (p_cmp->b_enable) { + p_pwm->PWM_CMP[unit].PWM_CMPMUPD |= PWM_CMPM_CEN; + } else { + p_pwm->PWM_CMP[unit].PWM_CMPMUPD &= ~PWM_CMPM_CEN; + } + + return 0; +} + + +/** + * \brief Report the value of the comparison period counter. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_cmp_unit PWM comparison unit number. + * + * \return Value of the comparison period counter. + */ +uint32_t pwm_cmp_get_period_counter(Pwm *p_pwm, uint32_t ul_cmp_unit) +{ + return (PWM_CMPM_CPRCNT(p_pwm->PWM_CMP[ul_cmp_unit].PWM_CMPM) + >> PWM_CMPM_CPRCNT_Pos); +} + +/** + * \brief Report the value of the comparison update period counter. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_cmp_unit PWM comparison unit number. + * + * \return Value of the comparison update period counter. + */ +uint32_t pwm_cmp_get_update_counter(Pwm *p_pwm, uint32_t ul_cmp_unit) +{ + return (PWM_CMPM_CUPRCNT(p_pwm->PWM_CMP[ul_cmp_unit].PWM_CMPM) + >> PWM_CMPM_CUPRCNT_Pos); +} + + +/** + * \brief Enable the interrupt of comparison. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_sources Bitmask of comparison unit. + * \param type PWM_CMP_MATCH enables the match interrupt of the unit. PWM_CMP_UPDATE enables the update interrupt of the comparison unit. + */ +void pwm_cmp_enable_interrupt(Pwm *p_pwm, uint32_t ul_sources, + pwm_cmp_interrupt_t type) +{ + if (type == PWM_CMP_MATCH) { + p_pwm->PWM_IER2 = ((1 << ul_sources) << 8); + } else if (type == PWM_CMP_UPDATE) { + p_pwm->PWM_IER2 = ((1 << ul_sources) << 16); + } else { + /* Do Nothing */ + } +} + + +/** + * \brief Disable the interrupt of comparison. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_sources Bitmask of comparison unit. + * \param type PWM_CMP_MATCH disables the match interrupt of the unit. PWM_CMP_UPDATE disables the update interrupt of the comparison unit. + */ +void pwm_cmp_disable_interrupt(Pwm *p_pwm, uint32_t ul_sources, + pwm_cmp_interrupt_t type) +{ + if (type == PWM_CMP_MATCH) { + p_pwm->PWM_IDR2 = ((1 << ul_sources) << 8); + } else if (type == PWM_CMP_UPDATE) { + p_pwm->PWM_IDR2 = ((1 << ul_sources) << 16); + } else { + /* Do Nothing */ + } +} + +#if !(SAMV70 || SAMV71 || SAME70 || SAMS70) +/** + * \brief Set PDC transfer request mode. + * + * \note If configure Synchronous channels update mode as 'PWM_SYNC_UPDATE_MODE_0' or 'PWM_SYNC_UPDATE_MODE_1' via pwm_sync_init(), ul_pdc_request will be ignored and PDC transfer request will never occur. + * + * \param p_pwm Pointer to a PWM instance. + * \param request_mode PDC transfer request mode. + * \param ul_cmp_unit PWM comparison unit number for PDC transfer request. + */ +void pwm_pdc_set_request_mode(Pwm *p_pwm, pwm_pdc_request_mode_t request_mode, + uint32_t ul_cmp_unit) +{ + uint32_t sync_mode = p_pwm->PWM_SCM; + + sync_mode &= ~(PWM_SCM_PTRCS_Msk | PWM_SCM_PTRM); + sync_mode |= (PWM_SCM_PTRCS(ul_cmp_unit) | request_mode); + + p_pwm->PWM_SCM = sync_mode; +} + + + +/** + * \brief Enable the interrupt of PDC transfer. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_sources Bitmask of PWM PDC transfer interrupt sources. + */ +void pwm_pdc_enable_interrupt(Pwm *p_pwm, uint32_t ul_sources) +{ + p_pwm->PWM_IER2 = ul_sources; +} + +/** + * \brief Disable the interrupt of PDC transfer. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_sources Bitmask of PWM PDC transfer interrupt sources. + */ +void pwm_pdc_disable_interrupt(Pwm *p_pwm, uint32_t ul_sources) +{ + p_pwm->PWM_IDR2 = ul_sources; +} +#endif + +/** + * \brief Initialize synchronous channels update mode and period. + * + * \param p_pwm Pointer to a PWM instance. + * \param mode Synchronous channels update mode. + * \param ul_update_period Time between each update of the synchronous channels. + * + * \retval 0 if initialization succeeds, otherwise fails. + */ +uint32_t pwm_sync_init(Pwm *p_pwm, pwm_sync_update_mode_t mode, + uint32_t ul_update_period) +{ + uint32_t sync_mode = p_pwm->PWM_SCM; + + sync_mode &= ~PWM_SCM_UPDM_Msk; + sync_mode |= mode; + + p_pwm->PWM_SCM = sync_mode; + + p_pwm->PWM_SCUP = PWM_SCUP_UPR(ul_update_period); + + return 0; +} + +/** + * \brief Unlock the update of synchronous channels. + * + * \note After unlock, synchronous channels will be updated at the next PWM period. + * + * \param p_pwm Pointer to a PWM instance. + */ +void pwm_sync_unlock_update(Pwm *p_pwm) +{ + p_pwm->PWM_SCUC = PWM_SCUC_UPDULOCK; +} + +/** + * \brief Change the wanted time between each update of the synchronous channels. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_update_period Time between each update of the synchronous channels. + */ +void pwm_sync_change_period(Pwm *p_pwm, uint32_t ul_update_period) +{ + p_pwm->PWM_SCUPUPD = PWM_SCUPUPD_UPRUPD(ul_update_period); +} + +/** + * \brief Get the value of the synchronization update period counter. + * + * \param p_pwm Pointer to a PWM instance. + * + * \return Value of the synchronization update Period Counter. + */ +uint32_t pwm_sync_get_period_counter(Pwm *p_pwm) +{ + return PWM_SCUP_UPRCNT(p_pwm->PWM_SCUP); +} + +/** + * \brief Enable the interrupt of synchronous channel. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_sources Bitmask of PWM synchronous channels interrupt sources. + */ +void pwm_sync_enable_interrupt(Pwm *p_pwm, uint32_t ul_sources) +{ + p_pwm->PWM_IER2 = ul_sources; +} + +/** + * \brief Disable the interrupt of synchronous channels. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_sources Bitmask of PWM synchronous channels interrupt sources. + */ +void pwm_sync_disable_interrupt(Pwm *p_pwm, uint32_t ul_sources) +{ + p_pwm->PWM_IDR2 = ul_sources; +} + +/** + * \brief Enable PWM write protect. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_group Bitmask of PWM register group. + * \param b_sw Boolean of software protect. True for software protect and false for hardware protect. + */ +void pwm_enable_protect(Pwm *p_pwm, uint32_t ul_group, bool b_sw) +{ + uint32_t wp = 0; + + if (b_sw) { + wp = PWM_WPCR_WPKEY_PASSWD | (ul_group << 2) | + PWM_WPCR_WPCMD_ENABLE_SW_PROT; + } else { + wp = PWM_WPCR_WPKEY_PASSWD | (ul_group << 2) | + PWM_WPCR_WPCMD_ENABLE_HW_PROT; + } + + p_pwm->PWM_WPCR = wp; +} + +/** + * \brief Disable PWM write protect. + * + * \note Only a hardware reset of PWM controller (handled by PMC) can disable hardware write protect. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_group Bitmask of PWM register group. + */ +void pwm_disable_protect(Pwm *p_pwm, uint32_t ul_group) +{ + p_pwm->PWM_WPCR = PWM_WPCR_WPKEY_PASSWD + | (ul_group << 2) | PWM_WPCR_WPCMD_DISABLE_SW_PROT; +} + +/** + * \brief Get PWM write protect status. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_protect Pointer to a structure stored PWM protect status. + * + * \retval 0 Protection disabled. + * \retval 1 Protection enabled. + */ +bool pwm_get_protect_status(Pwm *p_pwm, pwm_protect_t *p_protect) +{ + uint32_t wpsr = p_pwm->PWM_WPSR; + + p_protect->ul_hw_status = (wpsr >> 8) & 0x3F; + /** Bitmask of PWM register group for write protect software status */ + p_protect->ul_sw_status = (wpsr & 0x3F); + + if ((PWM_WPSR_WPVS & wpsr) == PWM_WPSR_WPVS) { + p_protect->ul_offset = + (wpsr & PWM_WPSR_WPVSRC_Msk) >> + PWM_WPSR_WPVSRC_Pos; + return true; + } else { + return false; + } +} + +/** + * \brief Get interrupt status of PDC transfer, synchronous channels and comparison. + * + * \param p_pwm Pointer to a PWM instance. + * + * \return Interrupt status of PDC transfer, synchronous channels and comparison. + */ +uint32_t pwm_get_interrupt_status(Pwm *p_pwm) +{ + return p_pwm->PWM_ISR2; +} + +/** + * \brief Get interrupt mask of PDC transfer, synchronous channels and comparison. + * + * \param p_pwm Pointer to a PWM instance. + * + * \return Interrupt mask of PDC transfer, synchronous channels and comparison. + */ +uint32_t pwm_get_interrupt_mask(Pwm *p_pwm) +{ + return p_pwm->PWM_IMR2; +} +#endif + +#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) +/** + * \brief Initialize PWM stepper motor mode. + * + * \param p_pwm Pointer to a PWM instance. + * \param pair PWM channels used by stepper motor. + * \param b_enable_gray Set true to enable gray count generation. Set false to disable it. + * \param b_down Set true to use down counter. Set false to use up counter. + */ +void pwm_stepper_motor_init(Pwm *p_pwm, pwm_stepper_motor_pair_t pair, + bool b_enable_gray, bool b_down) +{ + uint32_t motor = p_pwm->PWM_SMMR; + + motor &= ~((PWM_SMMR_GCEN0 | PWM_SMMR_DOWN0) << pair); + motor |= ((b_enable_gray | (b_down << 16)) << pair); + + p_pwm->PWM_SMMR = motor; +} +#endif + +#if SAM4E +/** + * \brief Change spread spectrum value. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_channel Configurations of the specified PWM channel. + * \param ul_spread New spread spectrum value. + */ +void pwm_channel_update_spread(Pwm *p_pwm, pwm_channel_t *p_channel, + uint32_t ul_spread) +{ + /* Save new spread spectrum value */ + p_channel->ul_spread = ul_spread; + + /* Write spread spectrum update register */ + p_pwm->PWM_SSPUP = PWM_SSPUP_SPRDUP(ul_spread); +} + +/** + * \brief Change polarity mode. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_channel Configurations of the specified PWM channel. + * \param polarity_inversion_flag Polarity invertion. + * \param polarity_flag Polarity value. + */ +void pwm_channel_update_polarity_mode(Pwm *p_pwm, pwm_channel_t *p_channel, + bool polarity_inversion_flag, pwm_level_t polarity_value) +{ + if (polarity_inversion_flag) { + /* Set polarity inversion to the update register */ + p_pwm->PWM_CH_NUM_0X400[p_channel->channel].PWM_CMUPD = + PWM_CMUPD_CPOLINVUP; + } else { + /* Save new polarity value */ + p_channel->polarity = polarity_value; + + /* Write new polarity value to update register */ + if (polarity_value == PWM_HIGH) { + p_pwm->PWM_CH_NUM_0X400[p_channel->channel].PWM_CMUPD = + PWM_CMUPD_CPOLUP; + } else { + p_pwm->PWM_CH_NUM_0X400[p_channel->channel].PWM_CMUPD = 0; + } + } +} +#elif (SAMV70 || SAMV71 || SAME70 || SAMS70) +/** + * \brief Change spread spectrum value. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_channel Configurations of the specified PWM channel. + * \param ul_spread New spread spectrum value. + */ +void pwm_channel_update_spread(Pwm *p_pwm, pwm_channel_t *p_channel, + uint32_t ul_spread) +{ + /* Save new spread spectrum value */ + p_channel->ul_spread = ul_spread; + + /* Write spread spectrum update register */ + p_pwm->PWM_SSPUP = PWM_SSPUP_SPRDUP(ul_spread); +} + +/** + * \brief Change leading edge value and mode. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_channel Configurations of the specified PWM channel. + * \param ul_leading_edge_delay Leading-Edge Blanking Delay for TRGINx. + * \param leading_edge_blanking_mode New additional edge mode. + */ +void pwm_channel_update_leading_edge(Pwm *p_pwm, pwm_channel_t *p_channel, + uint32_t ul_leading_edge_delay, + pwm_leading_edge_blanking_mode_t leading_edge_blanking_mode) +{ + /* Save new leading edge value */ + p_channel->ul_leading_edge_delay = ul_leading_edge_delay; + p_channel->leading_edge_blanking_mode = leading_edge_blanking_mode; + + /* Write channel leading edge update register */ + if (p_channel->channel == 1) { + p_pwm->PWM_LEBR1 = PWM_LEBR1_LEBDELAY(ul_leading_edge_delay) | leading_edge_blanking_mode; + } else if (p_channel->channel == 2) { + p_pwm->PWM_LEBR2 = PWM_LEBR2_LEBDELAY(ul_leading_edge_delay) | leading_edge_blanking_mode; + } +} +#endif + +#if (SAMV70 || SAMV71 || SAME70 || SAMS70) +/** + * \brief Set dma duty. + * + * \param p_pwm Pointer to a PWM instance. + * \param ul_dma_duty_value The dma duty to be set. + */ +void pwm_set_dma_duty(Pwm *p_pwm, uint32_t ul_dma_duty_value) +{ + uint32_t ul_mask = p_pwm->PWM_DMAR & (~PWM_DMAR_DMADUTY_Msk); + p_pwm->PWM_DMAR = ul_mask | PWM_DMAR_DMADUTY(ul_dma_duty_value); +} + +/** + * \brief set external trigger mode. + * + * \param p_pwm Pointer to a PWM instance. + * \param p_channel Configurations of the specified PWM channel. + * \param ul_mode The external trigger mode to be set. + */ +void pwm_set_ext_trigger_mode(Pwm *p_pwm, pwm_channel_t *p_channel, uint32_t ul_mode) +{ + if (p_channel->channel == 1) { + p_pwm->PWM_ETRG1 = ul_mode; + } else if (p_channel->channel == 2) { + p_pwm->PWM_ETRG2 = ul_mode; + } +} +#endif + +//@} + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pwm/pwm.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pwm/pwm.h new file mode 100644 index 0000000..1a80452 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/pwm/pwm.h @@ -0,0 +1,682 @@ +/** + * \file + * + * \brief Pulse Width Modulation (PWM) driver for SAM. + * + * Copyright (c) 2011-2019 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef PWM_H_INCLUDED +#define PWM_H_INCLUDED + +#include "compiler.h" + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +#define PWM_INVALID_ARGUMENT 0xFFFF + +/** Definitions for PWM channel number */ +typedef enum _pwm_ch_t { + PWM_CHANNEL_0 = 0, + PWM_CHANNEL_1 = 1, + PWM_CHANNEL_2 = 2, + PWM_CHANNEL_3 = 3, +#if (SAM3XA) + PWM_CHANNEL_4 = 4, + PWM_CHANNEL_5 = 5, + PWM_CHANNEL_6 = 6, + PWM_CHANNEL_7 = 7 +#endif /* (SAM3XA) */ +} pwm_ch_t; + +/** Definitions for PWM channel alignment */ +typedef enum { + PWM_ALIGN_LEFT = (0 << 8), /* The period is left aligned. */ + PWM_ALIGN_CENTER = (1 << 8) /* The period is center aligned. */ +} pwm_align_t; + +/** Definitions for PWM level */ +typedef enum { + PWM_LOW = LOW, /* Low level */ + PWM_HIGH = HIGH, /* High level */ +#if (SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) + PWM_HIGHZ, /* High Impedance */ +#endif +} pwm_level_t; + +/** Input parameters when initializing PWM */ +typedef struct { + /** Frequency of clock A in Hz (set 0 to turn it off) */ + uint32_t ul_clka; + /** Frequency of clock B in Hz (set 0 to turn it off) */ + uint32_t ul_clkb; + /** Frequency of master clock in Hz */ + uint32_t ul_mck; +} pwm_clock_t; + +#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) +/** Definitions for PWM channels used by motor stepper */ +typedef enum { + PWM_STEPPER_MOTOR_CH_0_1 = 0, /* Channel 0 and 1 */ + PWM_STEPPER_MOTOR_CH_2_3 = 1, /* Channel 2 and 3 */ +#if (SAM3XA) + PWM_STEPPER_MOTOR_CH_4_5 = 2, /* Channel 4 and 5 */ + PWM_STEPPER_MOTOR_CH_6_7 = 3 /* Channel 6 and 7 */ +#endif /* (SAM3XA) */ +} pwm_stepper_motor_pair_t; + +/** Definitions for PWM synchronous channels update mode */ +typedef enum { + PWM_SYNC_UPDATE_MODE_0 = PWM_SCM_UPDM_MODE0, + PWM_SYNC_UPDATE_MODE_1 = PWM_SCM_UPDM_MODE1, + PWM_SYNC_UPDATE_MODE_2 = PWM_SCM_UPDM_MODE2 +} pwm_sync_update_mode_t; + +/** Definitions for PWM event */ +typedef enum { + PWM_EVENT_PERIOD_END = (0 << 10), /* The channel counter event occurs at the end of the PWM period. */ + PWM_EVENT_PERIOD_HALF_END = (1 << 10) /* The channel counter event occurs at the half of the PWM period. */ +} pwm_counter_event_t; + +/** Definitions for PWM fault input ID */ +typedef enum { +#if (SAM3U) + PWM_FAULT_MAINOSC = (1 << 0), + PWM_FAULT_PWMFI2 = (1 << 1), + PWM_FAULT_PWMFI0 = (1 << 2), + PWM_FAULT_PWMFI1 = (1 << 3), +#elif (SAM3S || SAM4S ) + PWM_FAULT_PWMFI0 = (1 << 0), + PWM_FAULT_MAINOSC = (1 << 1), + PWM_FAULT_ADC = (1 << 2), + PWM_FAULT_ACC = (1 << 3), + PWM_FAULT_TIMER_0 = (1 << 4), + PWM_FAULT_TIMER_1 = (1 << 5), +#elif (SAM4E ) + PWM_FAULT_MAINOSC = (1 << 0), + PWM_FAULT_ADC = (1 << 1), + PWM_FAULT_PWMFI0 = (1 << 2), + PWM_FAULT_PWMFI1 = (1 << 3), + PWM_FAULT_PWMFI2 = (1 << 4), + PWM_FAULT_PWMFI3 = (1 << 5), + PWM_FAULT_PWMFI4 = (1 << 6), + PWM_FAULT_PWMFI5 = (1 << 7), +#elif (SAMV70 || SAMV71 || SAME70 || SAMS70) + PWM_FAULT_PWMC0_PWMFI0 = (1 << 0), + PWM_FAULT_PWMC0_PWMFI1 = (1 << 1), + PWM_FAULT_PWMC0_PWMFI2 = (1 << 2), + PWM_FAULT_PWMC1_PWMFI0 = (1 << 0), + PWM_FAULT_PWMC1_PWMFI1 = (1 << 1), + PWM_FAULT_PWMC1_PWMFI2 = (1 << 2), + PWM_FAULT_MAINOSC = (1 << 3), + PWM_FAULT_AFEC0 = (1 << 4), + PWM_FAULT_AFEC1 = (1 << 5), + PWM_FAULT_ACC = (1 << 6), + PWM_FAULT_TIMER_0 = (1 << 7), + PWM_FAULT_TIMER_1 = (1 << 7), +#elif (SAM3XA) + PWM_FAULT_PWMFI0 = (1 << 0), + PWM_FAULT_PWMFI1 = (1 << 1), + PWM_FAULT_PWMFI2 = (1 << 2), + PWM_FAULT_MAINOSC = (1 << 3), + PWM_FAULT_ADC = (1 << 4), + PWM_FAULT_TIMER_0 = (1 << 5), +#endif +} pwm_fault_id_t; + +/** Definitions of PWM register group */ +typedef enum { + PWM_GROUP_CLOCK = (1 << 0), + PWM_GROUP_DISABLE = (1 << 1), + PWM_GROUP_MODE = (1 << 2), + PWM_GROUP_PERIOD = (1 << 3), + PWM_GROUP_DEAD_TIME = (1 << 4), + PWM_GROUP_FAULT = (1 << 5) +} pwm_protect_reg_group_t; + +/** Definitions for PWM comparison interrupt */ +typedef enum { + PWM_CMP_MATCH = 8, /* Comparison unit match */ + PWM_CMP_UPDATE = 16 /* Comparison unit update */ +} pwm_cmp_interrupt_t; + +/** Definitions for PWM comparison unit */ +typedef enum { + PWM_CMP_UNIT_0 = 0, + PWM_CMP_UNIT_1 = 1, + PWM_CMP_UNIT_2 = 2, + PWM_CMP_UNIT_3 = 3, + PWM_CMP_UNIT_4 = 4, + PWM_CMP_UNIT_5 = 5, + PWM_CMP_UNIT_6 = 6, + PWM_CMP_UNIT_7 = 7 +} pmc_cmp_unit_t; + +/** Definitions for PWM PDC transfer request mode */ +typedef enum { + PWM_PDC_UPDATE_PERIOD_ELAPSED = (0 << 20), /* PDC transfer request is set as soon as the update period elapses. */ + PWM_PDC_COMPARISON_MATCH = (1 << 20) /* PDC transfer request is set as soon as the selected comparison matches. */ +} pwm_pdc_request_mode_t; + +/** Definitions for PWM PDC transfer interrupt */ +typedef enum { + PWM_PDC_TX_END = (1 << 1), /* PDC Tx end */ + PWM_PDC_TX_EMPTY = (1 << 2) /* PDC Tx buffer empty */ +} pwm_pdc_interrupt_t; + +/** Definitions for PWM synchronous channels interrupt */ +typedef enum { + PWM_SYNC_WRITE_READY = (1 << 0), /* Write Ready for Synchronous Channels Update */ + PWM_SYNC_UNDERRUN = (1 << 3) /* Synchronous Channels Update Underrun Error */ +} pwm_sync_interrupt_t; + +#if (SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) +typedef enum { + PWM_SPREAD_SPECTRUM_MODE_TRIANGULAR = 0, + PWM_SPREAD_SPECTRUM_MODE_RANDOM +} pwm_spread_spectrum_mode_t; +#if (SAMV70 || SAMV71 || SAME70 || SAMS70) +typedef enum { + PWM_LEADING_EDGE1_MODE_LINC = PWM_LEBR1_PWMLFEN, + PWM_LEADING_EDGE1_MODE_LDEC = PWM_LEBR1_PWMLREN, + PWM_LEADING_EDGE1_MODE_HINC = PWM_LEBR1_PWMHFEN, + PWM_LEADING_EDGE1_MODE_HDEC = PWM_LEBR1_PWMHREN, + PWM_LEADING_EDGE2_MODE_LINC = PWM_LEBR2_PWMLFEN, + PWM_LEADING_EDGE2_MODE_LDEC = PWM_LEBR2_PWMLREN, + PWM_LEADING_EDGE2_MODE_HINC = PWM_LEBR2_PWMHFEN, + PWM_LEADING_EDGE2_MODE_HDEC = PWM_LEBR2_PWMHREN, +} pwm_leading_edge_blanking_mode_t; +#endif +#endif + +/** Configurations of a PWM channel output */ +typedef struct { + /** Boolean of using override output as PWMH */ + bool b_override_pwmh; + /** Boolean of using override output as PWML */ + bool b_override_pwml; + /** Level of override output for PWMH */ + pwm_level_t override_level_pwmh; + /** Level of override output for PWML */ + pwm_level_t override_level_pwml; +} pwm_output_t; + +/** Configurations of PWM comparison */ +typedef struct { + /** Comparison unit number */ + uint32_t unit; + /** Boolean of comparison enable */ + bool b_enable; + /** Comparison value */ + uint32_t ul_value; + /** Comparison mode */ + bool b_is_decrementing; + /** Comparison trigger value */ + uint32_t ul_trigger; + /** Comparison period value */ + uint32_t ul_period; + /** Comparison update period value */ + uint32_t ul_update_period; + /** Boolean of generating a match pulse on PWM event line 0 */ + bool b_pulse_on_line_0; + /** Boolean of generating a match pulse on PWM event line 1 */ + bool b_pulse_on_line_1; +} pwm_cmp_t; + +/** Configuration of PWM fault input behaviors */ +typedef struct { + /** Fault ID */ + pwm_fault_id_t fault_id; + /** Polarity of fault input */ + pwm_level_t polarity; + /** Boolean of clearing fault flag */ + bool b_clear; + /** Boolean of fault filtering */ + bool b_filtered; +} pwm_fault_t; + +/** Structure of PWM write-protect information */ +typedef struct { + /** Bitmask of PWM register group for write protect hardware status */ + uint32_t ul_hw_status; + /** Bitmask of PWM register group for write protect software status */ + uint32_t ul_sw_status; + /** Offset address of PWM register in which a write access has been attempted */ + uint32_t ul_offset; +} pwm_protect_t; +#endif /* (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) */ + +/** Input parameters when configuring a PWM channel mode */ +typedef struct { + /** Channel number */ + uint32_t channel; + /** Channel prescaler */ + uint32_t ul_prescaler; + /** Channel alignment */ + pwm_align_t alignment; + /** Channel initial polarity */ + pwm_level_t polarity; + /** Duty Cycle Value */ + uint32_t ul_duty; + /** Period Cycle Value */ + uint32_t ul_period; + +#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) + /** Channel counter event */ + pwm_counter_event_t counter_event; + /** Boolean of channel dead-time generator */ + bool b_deadtime_generator; + /** Boolean of channel dead-time PWMH output inverted */ + bool b_pwmh_output_inverted; + /** Boolean of channel dead-time PWML output inverted */ + bool b_pwml_output_inverted; + /** Dead-time Value for PWMH Output */ + uint16_t us_deadtime_pwmh; + /** Dead-time Value for PWML Output */ + uint16_t us_deadtime_pwml; + /** Channel output */ + pwm_output_t output_selection; + /** Boolean of Synchronous Channel */ + bool b_sync_ch; + /** Fault ID of the channel */ + pwm_fault_id_t fault_id; + /** Channel PWMH output level in fault protection */ + pwm_level_t ul_fault_output_pwmh; + /** Channel PWML output level in fault protection */ + pwm_level_t ul_fault_output_pwml; +#endif /* (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) */ +#if SAM4E + /** Spread Spectrum Value */ + uint32_t ul_spread; + /** Spread Spectrum Mode */ + pwm_spread_spectrum_mode_t spread_spectrum_mode; +#elif (SAMV70 || SAMV71 || SAME70 || SAMS70) + /** Spread Spectrum Value */ + uint32_t ul_spread; + /** Spread Spectrum Mode */ + pwm_spread_spectrum_mode_t spread_spectrum_mode; + /** Leading Edge Value */ + uint32_t ul_leading_edge_delay; + /** Leading Edge Mode */ + pwm_leading_edge_blanking_mode_t leading_edge_blanking_mode; + /** PPM Mode in Channel mode */ + uint32_t ul_ppm_mode; +#endif +} pwm_channel_t; + + +uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config); +uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel); +uint32_t pwm_channel_update_period(Pwm *p_pwm, pwm_channel_t *p_channel, + uint32_t ul_period); +uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel, + uint32_t ul_duty); +uint32_t pwm_channel_get_counter(Pwm *p_pwm, pwm_channel_t *p_channel); +void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel); +void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel); +uint32_t pwm_channel_get_status(Pwm *p_pwm); +uint32_t pwm_channel_get_interrupt_status(Pwm *p_pwm); +uint32_t pwm_channel_get_interrupt_mask(Pwm *p_pwm); +void pwm_channel_enable_interrupt(Pwm *p_pwm, uint32_t ul_event, + uint32_t ul_fault); +void pwm_channel_disable_interrupt(Pwm *p_pwm, uint32_t ul_event, + uint32_t ul_fault); + +#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) +void pwm_channel_update_output(Pwm *p_pwm, pwm_channel_t *p_channel, + pwm_output_t *p_output, bool b_sync); +void pwm_channel_update_dead_time(Pwm *p_pwm, pwm_channel_t *p_channel, + uint16_t us_deadtime_pwmh, uint16_t us_deadtime_pwml); + +uint32_t pwm_fault_init(Pwm *p_pwm, pwm_fault_t *p_fault); +uint32_t pwm_fault_get_status(Pwm *p_pwm); +pwm_level_t pwm_fault_get_input_level(Pwm *p_pwm, pwm_fault_id_t id); +void pwm_fault_clear_status(Pwm *p_pwm, pwm_fault_id_t id); + +uint32_t pwm_cmp_init(Pwm *p_pwm, pwm_cmp_t *p_cmp); +uint32_t pwm_cmp_change_setting(Pwm *p_pwm, pwm_cmp_t *p_cmp); +uint32_t pwm_cmp_get_period_counter(Pwm *p_pwm, uint32_t ul_cmp_unit); +uint32_t pwm_cmp_get_update_counter(Pwm *p_pwm, uint32_t ul_cmp_unit); +void pwm_cmp_enable_interrupt(Pwm *p_pwm, uint32_t ul_sources, + pwm_cmp_interrupt_t type); +void pwm_cmp_disable_interrupt(Pwm *p_pwm, uint32_t ul_sources, + pwm_cmp_interrupt_t type); +#if !(SAMV70 || SAMV71 || SAME70 || SAMS70) +void pwm_pdc_set_request_mode(Pwm *p_pwm, pwm_pdc_request_mode_t request_mode, + uint32_t ul_cmp_unit); + +void pwm_pdc_enable_interrupt(Pwm *p_pwm, uint32_t ul_sources); +void pwm_pdc_disable_interrupt(Pwm *p_pwm, uint32_t ul_sources); +#endif +uint32_t pwm_sync_init(Pwm *p_pwm, pwm_sync_update_mode_t mode, + uint32_t ul_update_period); +void pwm_sync_unlock_update(Pwm *p_pwm); +void pwm_sync_change_period(Pwm *p_pwm, uint32_t ul_update_period); +uint32_t pwm_sync_get_period_counter(Pwm * p_pwm); +void pwm_sync_enable_interrupt(Pwm *p_pwm, uint32_t ul_sources); +void pwm_sync_disable_interrupt(Pwm *p_pwm, uint32_t ul_sources); + +void pwm_enable_protect(Pwm *p_pwm, uint32_t ul_group, bool b_sw); +void pwm_disable_protect(Pwm *p_pwm, uint32_t ul_group); +bool pwm_get_protect_status(Pwm *p_pwm, pwm_protect_t * p_protect); + +uint32_t pwm_get_interrupt_status(Pwm *p_pwm); +uint32_t pwm_get_interrupt_mask(Pwm *p_pwm); +#endif /* (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) */ + +#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) +void pwm_stepper_motor_init(Pwm *p_pwm, pwm_stepper_motor_pair_t pair, + bool b_enable_gray, bool b_down); +#endif /* (SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70) */ + +#if SAM4E +void pwm_channel_update_spread(Pwm *p_pwm, pwm_channel_t *p_channel, + uint32_t ul_spread); +void pwm_channel_update_polarity_mode(Pwm *p_pwm, pwm_channel_t *p_channel, + bool polarity_inversion_flag, pwm_level_t polarity_value); +#elif (SAMV70 || SAMV71 || SAME70 || SAMS70) +void pwm_channel_update_spread(Pwm *p_pwm, pwm_channel_t *p_channel, + uint32_t ul_spread); +void pwm_channel_update_leading_edge(Pwm *p_pwm, pwm_channel_t *p_channel, + uint32_t ul_leading_edge_delay, + pwm_leading_edge_blanking_mode_t leading_edge_blanking_mode); +#endif + +#if (SAMV70 || SAMV71 || SAME70 || SAMS70) +void pwm_set_dma_duty(Pwm *p_pwm, uint32_t ul_dma_duty_value); +void pwm_set_ext_trigger_mode(Pwm *p_pwm, pwm_channel_t *p_channel, uint32_t ul_mode); +#endif + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond + +/** + * \page sam_pwm_quickstart Quickstart guide for SAM PWM module + * + * This is the quickstart guide for the \ref sam_drivers_pwm_group "PWM module", + * with step-by-step instructions on how to configure and use the drivers in a + * selection of use cases. + * + * The use cases contain several code fragments. The code fragments in the + * steps for setup can be copied into a custom initialization function, while + * the steps for usage can be copied into, e.g., the main application function. + * + * \section pwm_basic_use_case Basic use case + * In this basic use case, the PWM module is configured to: + * - Output a square wave on PWM channel 0 + * - The frequency of the square wave is 1KHz, 50% duty cycle + * - Clock A as the source clock + * - The output wave can be checked on the selected output pin + * + * \section pwm_basic_use_case_setup Setup steps + * + * \subsection pwm_basic_use_case_setup_prereq Prerequisites + * - \ref group_pmc "Power Management Controller driver" + * - \ref gpio_group "General Purpose I/O Management (gpio)" + * + * \subsection pwm_basic_use_case_setup_code Example code + * Add this PWM initialization code at the beginning of the main function: + * \code + pwm_channel_t pwm_channel_instance; + + pmc_enable_periph_clk(ID_PWM); + + pwm_channel_disable(PWM, PWM_CHANNEL_0); + + pwm_clock_t clock_setting = { + .ul_clka = 1000 * 100, + .ul_clkb = 0, + .ul_mck = 48000000 + }; + pwm_init(PWM, &clock_setting); + + pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA; + pwm_channel_instance.ul_period = 100; + pwm_channel_instance.ul_duty = 50; + pwm_channel_instance.channel = PWM_CHANNEL_0; + pwm_channel_init(PWM, &pwm_channel_instance); +\endcode + * + * \subsection pwm_basic_use_case_setup_flow Workflow + * -# Define the PWM channel instance in order to configure channel 0: + * - \code pwm_channel_t pwm_channel_instance; \endcode + * -# Enable the module clock for the PWM peripheral: + * - \code pmc_enable_periph_clk(ID_PWM); \endcode + * -# Disable PWM channel 0: + * - \code pwm_channel_disable(PWM, PWM_CHANNEL_0); \endcode + * -# Setup clock for PWM module: + * - \code + pwm_clock_t clock_setting = { + .ul_clka = 1000 * 100, + .ul_clkb = 0, + .ul_mck = 48000000 + }; + pwm_init(PWM, &clock_setting); +\endcode + * - \note 1. Only Clock A is configured (clock B is not used). + * 2. The expected frequency is 1KHz, system main clock is assumed to be 48MHz. + * -# Initialize channel instance and configure PWM channel 0, selecting clock A + * as its source clock and setting the duty cycle at 50%: + * - \code + pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA; + pwm_channel_instance.ul_period = 100; + pwm_channel_instance.ul_duty = 50; + pwm_channel_instance.channel = PWM_CHANNEL_0; + pwm_channel_init(PWM, &pwm_channel_instance); +\endcode + * - \note 1. Period is left-aligned and output waveform starts at a low level. + * 2. The pwm_channel_instance can be re-used to configure other PWM channels + * after setting the required parameters. + * + * \section pwm_basic_use_case_usage Usage steps + * + * \subsection pwm_basic_use_case_usage_code Example code + * Add to, e.g., main loop in application C-file: + * \code + pwm_channel_enable(PWM, PWM_CHANNEL_0); +\endcode + * + * \subsection pwm_basic_use_case_usage_flow Workflow + * -# Enable PWM channel 0 and output square wave on this channel: + * - \code pwm_channel_enable(PWM, PWM_CHANNEL_0); \endcode + * + * \section pwm_use_cases Advanced use cases + * For more advanced use of the pwm driver, see the following use cases: + * - \subpage pwm_use_case_1 : PWM channel 0 outputs square wave and duty cycle + * is updated in the PWM ISR. + */ + +/** + * \page pwm_use_case_1 Use case #1 + * + * In this use case, the PWM module is configured to: + * - Output a square wave on PWM channel 0 + * - The frequency of the square wave is 1KHz + * - The duty cycle is changed in the PWM ISR + * - Clock A as the source clock + * - The output wave can be checked on the selected output pin + * + * \section pwm_use_case_1_setup Setup steps + * + * \subsection pwm_use_case_1_setup_prereq Prerequisites + * - \ref group_pmc "Power Management Controller driver" + * - \ref gpio_group "General Purpose I/O Management (gpio)" + * + * \subsection pwm_use_case_1_setup_code Example code + * Add to application C-file: + * \code + pwm_channel_t pwm_channel_instance; +\endcode + * + * \code + void PWM_Handler(void) + { + static uint32_t ul_duty = 0; + uint32_t ul_status; + static uint8_t uc_countn = 0; + static uint8_t uc_flag = 1; + + ul_status = pwm_channel_get_interrupt_status(PWM); + if ((ul_status & PWM_CHANNEL_0) == PWM_CHANNEL_0) { + uc_count++; + if (uc_count == 10) { + if (uc_flag) { + ul_duty++; + if (ul_duty == 100) { + uc_flag = 0; + } + } else { + ul_duty--; + if (ul_duty == 0) { + uc_flag = 1; + } + } + uc_count = 0; + pwm_channel_instance.channel = PWM_CHANNEL_0; + pwm_channel_update_duty(PWM, &pwm_channel_instance, ul_duty); + } + } + } +\endcode + * + * \code + pmc_enable_periph_clk(ID_PWM); + + pwm_channel_disable(PWM, PWM_CHANNEL_0); + + pwm_clock_t clock_setting = { + .ul_clka = 1000 * 100, + .ul_clkb = 0, + .ul_mck = 48000000 + }; + pwm_init(PWM, &clock_setting); + + pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA; + pwm_channel_instance.ul_period = 100; + pwm_channel_instance.ul_duty = 0; + pwm_channel_instance.channel = PWM_CHANNEL_0; + pwm_channel_init(PWM, &pwm_channel_instance); + + pwm_channel_enable_interrupt(PWM, PWM_CHANNEL_0, 0); +\endcode + * + * \subsection pwm_use_case_1_setup_flow Workflow + * -# Define the PWM channel instance in order to configure channel 0: + * - \code pwm_channel_t pwm_channel_instance; \endcode + * -# Define the PWM interrupt handler in the application: + * - \code void PWM_Handler(void); \endcode + * -# In PWM_Handler(), get PWM interrupt status: + * - \code ul_status = pwm_channel_get_interrupt_status(PWM); \endcode + * -# In PWM_Handler(), check whether the PWM channel 0 interrupt has occurred: + * - \code + if ((ul_status & PWM_CHANNEL_0) == PWM_CHANNEL_0) { + } +\endcode + * -# In PWM_Handler(), if the PWM channel 0 interrupt has occurred, update the ul_duty value: + * - \code + uc_count++; + if (uc_count == 10) { + if (uc_flag) { + ul_duty++; + if (ul_duty >= 100) { + uc_flag = 0; + } + } else { + ul_duty--; + if (ul_duty == 0) { + uc_flag = 1; + } + } + } +\endcode + * -# In PWM_Handler(), if the ul_duty value has been updated, change the square wave duty: + * - \code + pwm_channel_instance.channel = PWM_CHANNEL_0; + pwm_channel_update_duty(PWM, &pwm_channel_instance, ul_duty); +\endcode + * -# Enable the PWM clock: + * - \code pmc_enable_periph_clk(ID_PWM); \endcode + * -# Disable PWM channel 0: + * - \code pwm_channel_disable(PWM, PWM_CHANNEL_0); \endcode + * -# Setup clock for PWM module: + * - \code + pwm_clock_t clock_setting = { + .ul_clka = 1000 * 100, + .ul_clkb = 0, + .ul_mck = 48000000 + }; + pwm_init(PWM, &clock_setting); +\endcode + * - \note 1. Only Clock A is configured (clock B is not used). + * 2. The expected frequency is 1KHz, system main clock is assumed to be 48Mhz. + * -# Initialize channel instance and configure PWM channel 0, selecting clock A + * as its source clock and setting the initial ducy as 0%: + * - \code + pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA; + pwm_channel_instance.ul_period = 100; + pwm_channel_instance.ul_duty = 0; + pwm_channel_instance.channel = PWM_CHANNEL_0; + pwm_channel_init(PWM, &pwm_channel_instance); +\endcode + * - \note 1. Period is left-aligned and output waveform starts at a low level. + * 2. The pwm_channel_instance can be re-used to configure other PWM channels + * after setting the required parameters. + * -# Enable channel 0 interrupt: + * - \code pwm_channel_enable_interrupt(PWM, PWM_CHANNEL_0, 0); \endcode + * - \note 1.In order to enable the PWM interrupt, the NVIC must be configured + * to enable the PWM interrupt. 2. When the channel 0 counter reaches the channel + * period, the interrupt (counter event) will occur. + * + * \section pwm_use_case_1_usage Usage steps + * + * \subsection pwm_use_case_1_usage_code Example code + * \code + pwm_channel_enable(PWM, PWM_CHANNEL_0); +\endcode + * + * \subsection pwn_use_case_1_usage_flow Workflow + * -# Enable PWM channel 0 and output square wave on this channel: + * - \code pwm_channel_enable(PWM, PWM_CHANNEL_0); \endcode + * + */ + +#endif /* PWM_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/rtt/rtt.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/rtt/rtt.c new file mode 100644 index 0000000..431d009 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/rtt/rtt.c @@ -0,0 +1,261 @@ +/** + * \file + * + * \brief Real-time Timer (RTT) driver for SAM. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "rtt.h" + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/** + * \defgroup sam_drivers_rtt_group Real-time Timer (RTT) + * + * The Real-time Timer is built around a 32-bit counter used to count + * roll-over events of the programmable 16-bit prescaler, which enables + * counting elapsed seconds from a 32 kHz slow clock source. + * This is a driver for configuration and use of the RTT peripheral. + * + * @{ + */ + +/* + * In follow series chip, the bit RTC1HZ and RTTDIS in RTT_MR are write only. + * So we use a variable to record status of these bits. + */ +#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70) +static uint32_t g_wobits_in_rtt_mr = 0; +#endif + +/** + * \brief Initialize the given RTT. + * + * \note This function restarts the real-time timer. If w_prescaler is equal to zero, + * the prescaler period is equal to 2^16 * SCLK period. If not, the prescaler period + * is equal to us_prescaler * SCLK period. + * + * \param p_rtt Pointer to an RTT instance. + * \param us_prescaler Prescaler value for the RTT. + * + * \return 0 if successful. + */ +uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler) +{ +#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70) + p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr); +#else + p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST); +#endif + return 0; +} + +#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \brief Select RTT counter source. + * + * \param p_rtt Pointer to an RTT instance. + * \param is_rtc_sel RTC 1Hz Clock Selection. + */ +void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel) +{ + if(is_rtc_sel) { + g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ; + p_rtt->RTT_MR |= g_wobits_in_rtt_mr; + } else { + g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ; + p_rtt->RTT_MR |= g_wobits_in_rtt_mr; + } +} + +/** + * \brief Enable RTT. + * + * \param p_rtt Pointer to an RTT instance. + */ +void rtt_enable(Rtt *p_rtt) +{ + g_wobits_in_rtt_mr &= ~RTT_MR_RTTDIS; + p_rtt->RTT_MR |= g_wobits_in_rtt_mr; +} +/** + * \brief Disable RTT. + * + * \param p_rtt Pointer to an RTT instance. + */ +void rtt_disable(Rtt *p_rtt) +{ + g_wobits_in_rtt_mr |= RTT_MR_RTTDIS; + p_rtt->RTT_MR |= g_wobits_in_rtt_mr; +} +#elif (SAMG53 || SAMG54 || SAMG55) +void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel) +{ + if(is_rtc_sel) { + p_rtt->RTT_MR |= RTT_MR_RTC1HZ; + } else { + p_rtt->RTT_MR &= ~RTT_MR_RTC1HZ; + } +} + +void rtt_enable(Rtt *p_rtt) +{ + p_rtt->RTT_MR &= ~RTT_MR_RTTDIS; +} +/** + * \brief Disable RTT. + * + * \param p_rtt Pointer to an RTT instance. + */ +void rtt_disable(Rtt *p_rtt) +{ + p_rtt->RTT_MR |= RTT_MR_RTTDIS; +} +#endif + +/** + * \brief Enable RTT interrupts. + * + * \param p_rtt Pointer to an RTT instance. + * \param ul_sources Interrupts to be enabled. + */ +void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources) +{ + uint32_t temp; + + temp = p_rtt->RTT_MR; + temp |= ul_sources; +#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70) + temp |= g_wobits_in_rtt_mr; +#endif + p_rtt->RTT_MR = temp; +} + +/** + * \brief Disable RTT interrupts. + * + * \param p_rtt Pointer to an RTT instance. + * \param ul_sources Interrupts to be disabled. + */ +void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources) +{ + uint32_t temp = 0; + + temp = p_rtt->RTT_MR; + temp &= (~ul_sources); +#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70) + temp |= g_wobits_in_rtt_mr; +#endif + p_rtt->RTT_MR = temp; +} + +/** + * \brief Read the current value of the RTT timer value. + * + * \param p_rtt Pointer to an RTT instance. + * + * \return The current Real-time Timer value. + */ +uint32_t rtt_read_timer_value(Rtt *p_rtt) +{ + uint32_t rtt_val = p_rtt->RTT_VR; + + while (rtt_val != p_rtt->RTT_VR) { + rtt_val = p_rtt->RTT_VR; + } + + return rtt_val; +} + +/** + * \brief Get the status register value of the given RTT. + * + * \param p_rtt Pointer to an RTT instance. + * + * \return The Real-time Timer status. + */ +uint32_t rtt_get_status(Rtt *p_rtt) +{ + return p_rtt->RTT_SR; +} + +/** + * \brief Configure the RTT to generate an alarm at the given time. + * alarm happens when CRTV value equals ALMV+1, so RTT_AR should be alarmtime - 1. + * if you want to get alarm when rtt hit 0 , ALMV should be set to 0xFFFFFFFF. + * + * \param p_rtt Pointer to an RTT instance. + * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1. + * + * \retval 0 Configuration is done. + */ +uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time) +{ + uint32_t flag; + + flag = p_rtt->RTT_MR & RTT_MR_ALMIEN; + + rtt_disable_interrupt(RTT, RTT_MR_ALMIEN); + + /** + * Alarm time = ALMV + 1,If the incoming parameter + * is 0, the ALMV is set to 0xFFFFFFFF. + */ + if(ul_alarm_time == 0) { + p_rtt->RTT_AR = 0xFFFFFFFF; + } + else { + p_rtt->RTT_AR = ul_alarm_time - 1; + } + + if (flag) { + rtt_enable_interrupt(RTT, RTT_MR_ALMIEN); + } + + return 0; +} + +//@} + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/rtt/rtt.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/rtt/rtt.h new file mode 100644 index 0000000..695c272 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/rtt/rtt.h @@ -0,0 +1,70 @@ +/** + * \file + * + * \brief Real-time Timer (RTT) driver for SAM. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef RTT_H_INCLUDED +#define RTT_H_INCLUDED + +#include "compiler.h" + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler); +#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70) +void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel); +void rtt_enable(Rtt *p_rtt); +void rtt_disable(Rtt *p_rtt); +#endif +void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources); +void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources); +uint32_t rtt_read_timer_value(Rtt *p_rtt); +uint32_t rtt_get_status(Rtt *p_rtt); +uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time); + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond + +#endif /* RTT_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/supc/supc.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/supc/supc.c new file mode 100644 index 0000000..9e3856e --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/supc/supc.c @@ -0,0 +1,430 @@ +/** + * \file + * + * \brief Supply Controller (SUPC) driver for SAM. + * + * Copyright (c) 2011-2019 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "supc.h" + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/** + * \defgroup sam_drivers_supc_group Supply Controller (SUPC) + * + * Driver for the SUPC (Supply Controller). This driver provides access to the main + * features of the Supply Controller. + * + * @{ + */ + +#if (!SAMG) +/** + * \brief Switch off the voltage regulator to put the device in backup mode. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_enable_backup_mode(Supc *p_supc) +{ + p_supc->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF; + uint32_t ul_dummy = p_supc->SUPC_MR; + __DSB(); + __WFE(); + __WFI(); + UNUSED(ul_dummy); +} + +/** + * \brief Enable the internal voltage regulator. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_enable_voltage_regulator(Supc *p_supc) +{ +#if (SAM3U || SAM3XA) + uint32_t ul_mr = p_supc->SUPC_MR & (~(SUPC_MR_KEY_Msk | SUPC_MR_VDDIORDYONREG)); + p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr | SUPC_MR_VDDIORDYONREG; +#else + uint32_t ul_mr = p_supc->SUPC_MR & (~(SUPC_MR_KEY_Msk | SUPC_MR_ONREG)); + p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr | SUPC_MR_ONREG; +#endif +} + +/** + * \brief Disable the internal voltage regulator to supply VDDCORE with an external supply. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_disable_voltage_regulator(Supc *p_supc) +{ +#if (SAM3U || SAM3XA) + uint32_t ul_mr = p_supc->SUPC_MR & (~(SUPC_MR_KEY_Msk | SUPC_MR_VDDIORDYONREG)); +#else + uint32_t ul_mr = p_supc->SUPC_MR & (~(SUPC_MR_KEY_Msk | SUPC_MR_ONREG)); +#endif + p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr; +} +#endif + +/** + * \brief Switch slow clock source selection to external 32k (Xtal or Bypass) oscillator. + * This function disables the PLLs. + * + * \note Switching sclk back to 32krc is only possible by shutting down the VDDIO power supply. + * + * \param ul_bypass 0 for Xtal, 1 for bypass. + */ +void supc_switch_sclk_to_32kxtal(Supc *p_supc, uint32_t ul_bypass) +{ + /* Set Bypass mode if required */ + if (ul_bypass == 1) { + p_supc->SUPC_MR |= SUPC_MR_KEY_PASSWD | SUPC_MR_OSCBYPASS; + } else { + p_supc->SUPC_MR &= ~(SUPC_MR_KEY_PASSWD | SUPC_MR_OSCBYPASS); + } + + p_supc->SUPC_CR |= SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL; +} + +/** + * \brief Enable the core brownout detector. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_enable_brownout_detector(Supc *p_supc) +{ + uint32_t ul_mr = p_supc->SUPC_MR & (~(SUPC_MR_KEY_Msk | SUPC_MR_BODDIS)); + p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr; +} + +/** + * \brief Disable the core brownout detector. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_disable_brownout_detector(Supc *p_supc) +{ + uint32_t ul_mr = p_supc->SUPC_MR & (~(SUPC_MR_KEY_Msk | SUPC_MR_BODDIS)); + p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr | SUPC_MR_BODDIS; +} + +/** + * \brief Enable the assertion of core reset signal when a brownout detection occurs. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_enable_brownout_reset(Supc *p_supc) +{ + uint32_t ul_mr = p_supc->SUPC_MR & (~(SUPC_MR_KEY_Msk | SUPC_MR_BODRSTEN)); + p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr | SUPC_MR_BODRSTEN; +} + +/** + * \brief Disable the assertion of core reset signal when a brownout detection occurs. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_disable_brownout_reset(Supc *p_supc) +{ + uint32_t ul_mr = p_supc->SUPC_MR & (~(SUPC_MR_KEY_Msk | SUPC_MR_BODRSTEN)); + p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr; +} + +/** + * \brief Set Supply monitor threshold. + * + * \param p_supc Pointer to a SUPC instance. + * \param ul_threshold Supply monitor threshold (between 1.9V and 3.4V). + */ +void supc_set_monitor_threshold(Supc *p_supc, uint32_t ul_threshold) +{ + uint32_t ul_smmr = p_supc->SUPC_SMMR & (~SUPC_SMMR_SMTH_Msk); + p_supc->SUPC_SMMR = ul_smmr | (SUPC_SMMR_SMTH_Msk & ul_threshold); +} + +/** + * \brief Set Supply monitor sampling period. + * + * \param p_supc Pointer to a SUPC instance. + * \param ul_period Supply monitor sampling period. + */ +void supc_set_monitor_sampling_period(Supc *p_supc, uint32_t ul_period) +{ + uint32_t ul_smmr = p_supc->SUPC_SMMR & (~SUPC_SMMR_SMSMPL_Msk); + p_supc->SUPC_SMMR = ul_smmr | (SUPC_SMMR_SMSMPL_Msk & ul_period); +} + +/** + * \brief Enable the assertion of the core reset signal when a supply monitor detection occurs. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_enable_monitor_reset(Supc *p_supc) +{ + p_supc->SUPC_SMMR |= SUPC_SMMR_SMRSTEN; +} + +/** + * \brief Disable the assertion of core reset signal when a supply monitor detection occurs. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_disable_monitor_reset(Supc *p_supc) +{ + p_supc->SUPC_SMMR &= ~SUPC_SMMR_SMRSTEN; +} + +/** + * \brief Enable the assertion of SUPC interrupt signal when a supply monitor detection occurs. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_enable_monitor_interrupt(Supc *p_supc) +{ + p_supc->SUPC_SMMR |= SUPC_SMMR_SMIEN; +} + +/** + * \brief Disable the assertion of SUPC interrupt signal when a supply monitor detection occurs. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_disable_monitor_interrupt(Supc *p_supc) +{ + p_supc->SUPC_SMMR &= ~SUPC_SMMR_SMIEN; +} + +#if (!(SAMG51 || SAMG53 || SAMG54)) +/** + * \brief Set system controller wake up mode. + * + * \param p_supc Pointer to a SUPC instance. + * \param ul_mode Bitmask of wake up mode (please refer to datasheet for more details). + */ +void supc_set_wakeup_mode(Supc *p_supc, uint32_t ul_mode) +{ + p_supc->SUPC_WUMR = ul_mode; +} + +/** + * \brief Set system controller wake up inputs. + * + * \param p_supc Pointer to a SUPC instance. + * \param ul_inputs Bitmask of wake-up inputs that can force wake up of + * the core power supply. + * \param ul_transition Bitmask of level transition of the wake-up inputs. + * 1 means a high-to-low level transition forces the wake up of core power supply. + * 0 means a low-to-high level transition forces the wake up of core power supply. + */ +void supc_set_wakeup_inputs(Supc *p_supc, uint32_t ul_inputs, + uint32_t ul_transition) +{ + p_supc->SUPC_WUIR = ul_inputs | ul_transition; +} +#endif + +/** + * \brief Get supply controller status. + * + * \param p_supc Pointer to a SUPC instance. + * + * \return The status of supply controller. + */ +uint32_t supc_get_status(Supc *p_supc) +{ + return p_supc->SUPC_SR; +} + +#if (SAM4C || SAM4CP || SAM4CM) +/** + * \brief Enable Backup Area Power-On Reset. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_enable_backup_power_on_reset(Supc *p_supc) +{ + uint32_t ul_mr = p_supc->SUPC_MR & (~(SUPC_MR_KEY_Msk | SUPC_MR_BUPPOREN)); + p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr | SUPC_MR_BUPPOREN; +} + +/** + * \brief Disable Backup Area Power-On Reset. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_disable_backup_power_on_reset(Supc *p_supc) +{ + uint32_t ul_mr = p_supc->SUPC_MR & (~(SUPC_MR_KEY_Msk | SUPC_MR_BUPPOREN)); + p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr; +} +/** + * \brief Get SLCD power mode. + * + * \param p_supc Pointer to a SUPC instance. + * + * \return The mode of SLCDC. + */ +enum slcdc_power_mode supc_get_slcd_power_mode(Supc *p_supc) +{ + return (enum slcdc_power_mode)(p_supc->SUPC_MR & SUPC_MR_LCDMODE_Msk); +} + +/** + * \brief Set SLCD power mode. + * + * \param p_supc Pointer to a SUPC instance. + * \param mode The mode of SLCDC. + */ +void supc_set_slcd_power_mode(Supc *p_supc, enum slcdc_power_mode mode) +{ + enum slcdc_power_mode pre_mode; + uint32_t tmp; + + pre_mode = supc_get_slcd_power_mode(p_supc); + + if ((pre_mode == SLCDC_POWER_MODE_LCDON_EXTVR) && + (mode == SLCDC_POWER_MODE_LCDON_INVR)) { + return; + } else if ((pre_mode == SLCDC_POWER_MODE_LCDON_INVR) && + (mode == SLCDC_POWER_MODE_LCDON_EXTVR)) { + return; + } + tmp = p_supc->SUPC_MR; + tmp &= ~SUPC_MR_LCDMODE_Msk; + tmp |= SUPC_MR_KEY_PASSWD | mode; + p_supc->SUPC_MR = tmp; + + if (mode == SLCDC_POWER_MODE_LCDOFF) { + while(supc_get_status(p_supc) & SUPC_SR_LCDS_ENABLED); + } else { + while(!(supc_get_status(p_supc) & SUPC_SR_LCDS_ENABLED)); + } +} + +/** + * \brief Set LCD Voltage Regulator Output. + * + * \param p_supc Pointer to a SUPC instance. + * \param vol The voltage of Regulator Output. + */ +void supc_set_slcd_vol(Supc *p_supc, uint32_t vol) +{ + uint32_t tmp= p_supc->SUPC_MR; + tmp &= ~SUPC_MR_LCDVROUT_Msk; + tmp |= SUPC_MR_KEY_PASSWD | SUPC_MR_LCDVROUT(vol); + p_supc->SUPC_MR = tmp; + +} +#endif + +#if (SAMG54 || SAMG55) +/** + * \brief Set the internal voltage regulator to use factory trim value. + * + * \param p_supc Pointer to a SUPC instance. + */ +void supc_set_regulator_trim_factory(Supc *p_supc) +{ +#if SAMG54 + uint32_t ul_mr = p_supc->SUPC_MR & + (~(SUPC_MR_VRVDD_Msk | SUPC_MR_VDDSEL_USER_VRVDD)); + p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr; +#else + uint32_t ul_pwmr = p_supc->SUPC_PWMR & (~SUPC_PWMR_ECPWRS); + p_supc->SUPC_PWMR = SUPC_PWMR_KEY_PASSWD | ul_pwmr; +#endif +} + +/** + * \brief Set the internal voltage regulator trim value. + * + * \param p_supc Pointer to a SUPC instance. + * \param value the trim value. + * + * \note For the trim value in 96M PLL, please read the value in flash unique identifier area. + */ +void supc_set_regulator_trim_user(Supc *p_supc, uint32_t value) +{ +#if SAMG54 + uint32_t ul_mr = p_supc->SUPC_MR & (~SUPC_MR_VRVDD_Msk); + p_supc->SUPC_MR = SUPC_MR_KEY_PASSWD | ul_mr | SUPC_MR_VDDSEL_USER_VRVDD + | SUPC_MR_VRVDD(value); +#else + uint32_t ul_pwmr = p_supc->SUPC_PWMR & (~(0xFu << 9)); + p_supc->SUPC_PWMR = SUPC_PWMR_KEY_PASSWD | ul_pwmr | SUPC_PWMR_ECPWRS + | ((value & 0xFu) << 9); +#endif +} + +#endif + +#if (SAMV70 || SAMV71 || SAME70 || SAMS70) +/** + * \brief SRAM On In Backup Mode. + * + * \param p_supc Pointer to a SUPC instance. + * + */ +void supc_backup_sram_on(Supc *p_supc) +{ + p_supc->SUPC_MR |= (SUPC_MR_KEY_PASSWD | SUPC_MR_BKUPRETON); +} + +/** + * \brief SRAM Off In Backup Mode. + * + * \param p_supc Pointer to a SUPC instance. + * + */ +void supc_backup_sram_off(Supc *p_supc) +{ + uint32_t ul_mr = p_supc->SUPC_MR & (~SUPC_MR_BKUPRETON); + ul_mr |= SUPC_MR_KEY_PASSWD; + p_supc->SUPC_MR = ul_mr; +} +#endif + +//@} + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/supc/supc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/supc/supc.h new file mode 100644 index 0000000..2c51090 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/supc/supc.h @@ -0,0 +1,117 @@ +/** + * \file + * + * \brief Supply Controller (SUPC) driver for SAM. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef SUPC_H_INCLUDED +#define SUPC_H_INCLUDED + +#include "compiler.h" + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/** Key used to write SUPC registers */ +#ifndef SUPC_CR_KEY_PASSWD +#define SUPC_CR_KEY_PASSWD SUPC_CR_KEY(0xA5U) +#endif + +#ifndef SUPC_MR_KEY_PASSWD +#define SUPC_MR_KEY_PASSWD SUPC_MR_KEY(0xA5U) +#endif + +#if (SAM4C || SAM4CP || SAM4CM) +/** Power Mode */ +enum slcdc_power_mode { + /** The internal supply source and the external supply source are both deselected. */ + SLCDC_POWER_MODE_LCDOFF = SUPC_MR_LCDMODE_LCDOFF, + /** The external supply source for LCD is selected */ + SLCDC_POWER_MODE_LCDON_EXTVR = SUPC_MR_LCDMODE_LCDON_EXTVR, + /** The internal supply source for LCD is selected */ + SLCDC_POWER_MODE_LCDON_INVR = SUPC_MR_LCDMODE_LCDON_INVR, +}; +#endif + +#if (!SAMG) +void supc_enable_backup_mode(Supc *p_supc); +void supc_enable_voltage_regulator(Supc *p_supc); +void supc_disable_voltage_regulator(Supc *p_supc); +#endif +void supc_switch_sclk_to_32kxtal(Supc *p_supc, uint32_t ul_bypass); +void supc_enable_brownout_detector(Supc *p_supc); +void supc_disable_brownout_detector(Supc *p_supc); +void supc_enable_brownout_reset(Supc *p_supc); +void supc_disable_brownout_reset(Supc *p_supc); +void supc_set_monitor_threshold(Supc *p_supc, uint32_t ul_threshold); +void supc_set_monitor_sampling_period(Supc *p_supc, uint32_t ul_period); +void supc_enable_monitor_reset(Supc *p_supc); +void supc_disable_monitor_reset(Supc *p_supc); +void supc_enable_monitor_interrupt(Supc *p_supc); +void supc_disable_monitor_interrupt(Supc *p_supc); +#if (!(SAMG51 || SAMG53 || SAMG54)) +void supc_set_wakeup_mode(Supc *p_supc, uint32_t ul_mode); +void supc_set_wakeup_inputs(Supc *p_supc, uint32_t ul_inputs, + uint32_t ul_transition); +#endif +uint32_t supc_get_status(Supc *p_supc); +#if (SAM4C || SAM4CP || SAM4CM) +void supc_enable_backup_power_on_reset(Supc *p_supc); +void supc_disable_backup_power_on_reset(Supc *p_supc); +enum slcdc_power_mode supc_get_slcd_power_mode(Supc *p_supc); +void supc_set_slcd_power_mode(Supc *p_supc, enum slcdc_power_mode mode); +void supc_set_slcd_vol(Supc *p_supc, uint32_t vol); +#endif +#if (SAMG54 || SAMG55) +void supc_set_regulator_trim_factory(Supc *p_supc); +void supc_set_regulator_trim_user(Supc *p_supc, uint32_t value); +#endif +#if (SAMV70 || SAMV71 || SAME70 || SAMS70) +void supc_backup_sram_on(Supc *p_supc); +void supc_backup_sram_off(Supc *p_supc); +#endif + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond + +#endif /* SUPC_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/uart/uart.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/uart/uart.c new file mode 100644 index 0000000..888f2f8 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/uart/uart.c @@ -0,0 +1,552 @@ +/** + * \file + * + * \brief Universal Asynchronous Receiver Transceiver (UART) driver for SAM. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "uart.h" + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/** + * \defgroup sam_drivers_uart_group Universal Asynchronous Receiver Transceiver (UART) + * + * The Universal Asynchronous Receiver Transmitter features a two-pin UART that + * can be used for communication and trace purposes and offers an ideal medium + * for in-situ programming solutions. Moreover, the association with two + * peripheral DMA controller (PDC) channels permits packet handling for these + * tasks with processor time reduced to a minimum. + * + * \par Usage + * + * -# Enable the UART peripheral clock in the PMC. + * -# Enable the required UART PIOs (see pio.h). + * -# Configure the UART by calling uart_init. + * -# Send data through the UART using the uart_write. + * -# Receive data from the UART using the uart_read; the availability of data + * can be polled with uart_is_rx_ready. + * -# Disable the transmitter and/or the receiver of the UART with + * uart_disable_tx and uart_disable_rx. + * + * @{ + */ + +/** + * \brief Configure UART with the specified parameters. + * + * \note The PMC and PIOs must be configured first. + * + * \param p_uart Pointer to a UART instance. + * \param p_uart_opt Pointer to sam_uart_opt_t instance. + * + * \retval 0 Success. + * \retval 1 Bad baud rate generator value. + */ +uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt) +{ + uint32_t cd = 0; + + /* Reset and disable receiver & transmitter */ + p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX + | UART_CR_RXDIS | UART_CR_TXDIS; + + /* Check and configure baudrate */ + /* Asynchronous, no oversampling */ + cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV; + if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR) + return 1; + + p_uart->UART_BRGR = cd; + /* Configure mode */ + p_uart->UART_MR = p_uart_opt->ul_mode; + +#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70) + /* Disable PDC channel */ + p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS; +#endif + + /* Enable receiver and transmitter */ + p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN; + + return 0; +} + +/** + * \brief Enable UART transmitter. + * + * \param p_uart Pointer to a UART instance. + */ +void uart_enable_tx(Uart *p_uart) +{ + /* Enable transmitter */ + p_uart->UART_CR = UART_CR_TXEN; +} + +/** + * \brief Disable UART transmitter. + * + * \param p_uart Pointer to a UART instance. + */ +void uart_disable_tx(Uart *p_uart) +{ + /* Disable transmitter */ + p_uart->UART_CR = UART_CR_TXDIS; +} + +/** + * \brief Reset UART transmitter. + * + * \param p_uart Pointer to a UART instance. + */ +void uart_reset_tx(Uart *p_uart) +{ + /* Reset transmitter */ + p_uart->UART_CR = UART_CR_RSTTX | UART_CR_TXDIS; +} + +/** + * \brief Enable UART receiver. + * + * \param p_uart Pointer to a UART instance. + */ +void uart_enable_rx(Uart *p_uart) +{ + /* Enable receiver */ + p_uart->UART_CR = UART_CR_RXEN; +} + +/** + * \brief Disable UART receiver. + * + * \param p_uart Pointer to a UART instance. + */ +void uart_disable_rx(Uart *p_uart) +{ + /* Disable receiver */ + p_uart->UART_CR = UART_CR_RXDIS; +} + +/** + * \brief Reset UART receiver. + * + * \param p_uart Pointer to a UART instance. + */ +void uart_reset_rx(Uart *p_uart) +{ + /* Reset receiver */ + p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RXDIS; +} + +/** + * \brief Enable UART receiver and transmitter. + * + * \param p_uart Pointer to a UART instance. + */ +void uart_enable(Uart *p_uart) +{ + /* Enable receiver and transmitter */ + p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN; +} + +/** + * \brief Disable UART receiver and transmitter. + * + * \param p_uart Pointer to a UART instance. + */ +void uart_disable(Uart *p_uart) +{ + /* Disable receiver and transmitter */ + p_uart->UART_CR = UART_CR_RXDIS | UART_CR_TXDIS; +} + +/** + * \brief Reset UART receiver and transmitter. + * + * \param p_uart Pointer to a UART instance. + */ +void uart_reset(Uart *p_uart) +{ + /* Reset and disable receiver & transmitter */ + p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX + | UART_CR_RXDIS | UART_CR_TXDIS; +} + +/** \brief Enable UART interrupts. + * + * \param p_uart Pointer to a UART instance. + * \param ul_sources Interrupts to be enabled. + */ +void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources) +{ + p_uart->UART_IER = ul_sources; +} + +/** \brief Disable UART interrupts. + * + * \param p_uart Pointer to a UART instance. + * \param ul_sources Interrupts to be disabled. + */ +void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources) +{ + p_uart->UART_IDR = ul_sources; +} + +/** \brief Read UART interrupt mask. + * + * \param p_uart Pointer to a UART instance. + * + * \return The interrupt mask value. + */ +uint32_t uart_get_interrupt_mask(Uart *p_uart) +{ + return p_uart->UART_IMR; +} + +/** + * \brief Get current status. + * + * \param p_uart Pointer to a UART instance. + * + * \return The current UART status. + */ +uint32_t uart_get_status(Uart *p_uart) +{ + return p_uart->UART_SR; +} + +/** + * \brief Reset status bits. + * + * \param p_uart Pointer to a UART instance. + */ +void uart_reset_status(Uart *p_uart) +{ + p_uart->UART_CR = UART_CR_RSTSTA; +} + +/** + * \brief Check if Transmit is Ready. + * Check if data has been loaded in UART_THR and is waiting to be loaded in the + * Transmit Shift Register (TSR). + * + * \param p_uart Pointer to a UART instance. + * + * \retval 1 Data has been transmitted. + * \retval 0 Transmit is not ready, data pending. + */ +uint32_t uart_is_tx_ready(Uart *p_uart) +{ + return (p_uart->UART_SR & UART_SR_TXRDY) > 0; +} + +/** + * \brief Check if Transmit Hold Register is empty. + * Check if the last data written in UART_THR has been loaded in TSR and the + * last data loaded in TSR has been transmitted. + * + * \param p_uart Pointer to a UART instance. + * + * \retval 1 Transmitter is empty. + * \retval 0 Transmitter is not empty. + */ +uint32_t uart_is_tx_empty(Uart *p_uart) +{ + return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0; +} + +/** + * \brief Check if Received data is ready. + * Check if data has been received and loaded in UART_RHR. + * + * \param p_uart Pointer to a UART instance. + * + * \retval 1 One data has been received. + * \retval 0 No data has been received. + */ +uint32_t uart_is_rx_ready(Uart *p_uart) +{ + return (p_uart->UART_SR & UART_SR_RXRDY) > 0; +} + +/** + * \brief Check if both transmit buffers are sent out. + * + * \param p_uart Pointer to a UART instance. + * + * \retval 1 Transmit buffer is empty. + * \retval 0 Transmit buffer is not empty. + */ +uint32_t uart_is_tx_buf_empty(Uart *p_uart) +{ + return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0; +} + +/** + * \brief Set UART clock divisor value + * + * \param p_uart Pointer to a UART instance. + * \param us_divisor Value to be set. + * + */ +void uart_set_clock_divisor(Uart *p_uart, uint16_t us_divisor) +{ + p_uart->UART_BRGR = us_divisor; +} + +/** + * \brief Write to UART Transmit Holding Register + * Before writing user should check if tx is ready (or empty). + * + * \param p_uart Pointer to a UART instance. + * \param data Data to be sent. + * + * \retval 0 Success. + * \retval 1 I/O Failure, UART is not ready. + */ +uint32_t uart_write(Uart *p_uart, const uint8_t uc_data) +{ + /* Check if the transmitter is ready */ + if (!(p_uart->UART_SR & UART_SR_TXRDY)) + return 1; + + /* Send character */ + p_uart->UART_THR = uc_data; + return 0; +} + +/** + * \brief Read from UART Receive Holding Register. + * Before reading user should check if rx is ready. + * + * \param p_uart Pointer to a UART instance. + * + * \retval 0 Success. + * \retval 1 I/O Failure, UART is not ready. + */ +uint32_t uart_read(Uart *p_uart, uint8_t *puc_data) +{ + /* Check if the receiver is ready */ + if ((p_uart->UART_SR & UART_SR_RXRDY) == 0) + return 1; + + /* Read character */ + *puc_data = (uint8_t) p_uart->UART_RHR; + return 0; +} + +#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70) +/** + * \brief Check if one receive buffer is filled. + * + * \param p_uart Pointer to a UART instance. + * + * \retval 1 Receive is completed. + * \retval 0 Receive is still pending. + */ +uint32_t uart_is_rx_buf_end(Uart *p_uart) +{ + return (p_uart->UART_SR & UART_SR_ENDRX) > 0; +} + +/** + * \brief Check if one transmit buffer is sent out. + * + * \param p_uart Pointer to a UART instance. + * + * \retval 1 Transmit is completed. + * \retval 0 Transmit is still pending. + */ +uint32_t uart_is_tx_buf_end(Uart *p_uart) +{ + return (p_uart->UART_SR & UART_SR_ENDTX) > 0; +} + +/** + * \brief Check if both receive buffers are full. + * + * \param p_uart Pointer to a UART instance. + * + * \retval 1 Receive buffers are full. + * \retval 0 Receive buffers are not full. + */ +uint32_t uart_is_rx_buf_full(Uart *p_uart) +{ + return (p_uart->UART_SR & UART_SR_RXBUFF) > 0; +} + +/** + * \brief Get UART PDC base address. + * + * \param p_uart Pointer to a UART instance. + * + * \return UART PDC registers base for PDC driver to access. + */ +Pdc *uart_get_pdc_base(Uart *p_uart) +{ + Pdc *p_pdc_base; + +#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM) + if (p_uart == UART0) + p_pdc_base = PDC_UART0; +#elif (SAM3XA || SAM3U) + if (p_uart == UART) + p_pdc_base = PDC_UART; +#else +#error "Unsupported device" +#endif + +#if (SAM3S || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM) + if (p_uart == UART1) + p_pdc_base = PDC_UART1; +#endif + +#if (SAM4N) + if (p_uart == UART2) + p_pdc_base = PDC_UART2; +#endif + + return p_pdc_base; +} +#endif + +#if (SAM4C || SAM4CP || SAM4CM) +/** + * \brief Enable UART optical interface. + * + * \param p_uart Pointer to a UART instance. + */ +void uart_enable_optical_interface(Uart *p_uart) +{ + Assert(p_uart == UART1); + p_uart->UART_MR |= UART_MR_OPT_EN; +} + +/** + * \brief Disable UART optical interface. + * + * \param p_uart Pointer to a UART instance. + */ +void uart_disable_optical_interface(Uart *p_uart) +{ + Assert(p_uart == UART1); + p_uart->UART_MR &= ~UART_MR_OPT_EN; +} + +/** + * \brief Enable UART optical interface. + * + * \param p_uart Pointer to a UART instance. + * \param cfg Pointer to a UART optical interface configuration. + */ +void uart_config_optical_interface(Uart *p_uart, + struct uart_config_optical *cfg) +{ + Assert(p_uart == UART1); + uint32_t reg = p_uart->UART_MR; + + reg &= ~(UART_MR_OPT_RXINV | UART_MR_OPT_MDINV | UART_MR_FILTER + | UART_MR_OPT_CLKDIV_Msk | UART_MR_OPT_DUTY_Msk + | UART_MR_OPT_CMPTH_Msk); + reg |= (cfg->rx_inverted ? UART_MR_OPT_RXINV : 0) + | (cfg->tx_inverted ? UART_MR_OPT_MDINV : 0) + | (cfg->rx_filter ? UART_MR_FILTER : 0) + | UART_MR_OPT_CLKDIV(cfg->clk_div) + | cfg->duty | cfg->threshold; + + p_uart->UART_MR = reg; +} +#endif + +#if (SAMG53 || SAMG54 || SAMV71 || SAMV70 || SAME70 || SAMS70) +/** + * \brief Set sleepwalking match mode. + * + * \param p_uart Pointer to a UART instance. + * \param ul_low_value First comparison value for received character. + * \param ul_high_value Second comparison value for received character. + * \param cmpmode ture for start condition, false for flag only. + * \param cmppar ture for parity check, false for no. + */ +void uart_set_sleepwalking(Uart *p_uart, uint8_t ul_low_value, + bool cmpmode, bool cmppar, uint8_t ul_high_value) +{ + Assert(ul_low_value <= ul_high_value); + + uint32_t temp = 0; + + if (cmpmode) { + temp |= UART_CMPR_CMPMODE_START_CONDITION; + } + + if (cmppar) { + temp |= UART_CMPR_CMPPAR; + } + + temp |= UART_CMPR_VAL1(ul_low_value); + + temp |= UART_CMPR_VAL2(ul_high_value); + + p_uart->UART_CMPR= temp; +} + +/** + * \brief Enables/Disables write protection mode. + * + * \param p_uart Pointer to a UART instance. + * \param flag ture for enable, false for disable. + */ +void uart_set_write_protection(Uart *p_uart, bool flag) +{ + if (flag) { + p_uart->UART_WPMR = UART_WPMR_WPKEY_PASSWD | UART_WPMR_WPEN; + } else { + p_uart->UART_WPMR = UART_WPMR_WPKEY_PASSWD; + } +} +#endif + +//@} + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/uart/uart.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/uart/uart.h new file mode 100644 index 0000000..ebac3cf --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/drivers/uart/uart.h @@ -0,0 +1,150 @@ +/** + * \file + * + * \brief Universal Asynchronous Receiver Transceiver (UART) driver for SAM. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef UART_H_INCLUDED +#define UART_H_INCLUDED + +#include "compiler.h" + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +/* UART internal div factor for sampling */ +#define UART_MCK_DIV 16 +/* Div factor to get the maximum baud rate */ +#define UART_MCK_DIV_MIN_FACTOR 1 +/* Div factor to get the minimum baud rate */ +#define UART_MCK_DIV_MAX_FACTOR 65535 + +/*! \brief Option list for UART peripheral initialization */ +typedef struct sam_uart_opt { + /** MCK for UART */ + uint32_t ul_mck; + /** Expected baud rate */ + uint32_t ul_baudrate; + /** Initialize value for UART mode register */ + uint32_t ul_mode; +} sam_uart_opt_t; + +uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt); +void uart_enable_tx(Uart *p_uart); +void uart_disable_tx(Uart *p_uart); +void uart_reset_tx(Uart *p_uart); +void uart_enable_rx(Uart *p_uart); +void uart_disable_rx(Uart *p_uart); +void uart_reset_rx(Uart *p_uart); +void uart_enable(Uart *p_uart); +void uart_disable(Uart *p_uart); +void uart_reset(Uart *p_uart); +void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources); +void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources); +uint32_t uart_get_interrupt_mask(Uart *p_uart); +uint32_t uart_get_status(Uart *p_uart); +void uart_reset_status(Uart *p_uart); +uint32_t uart_is_tx_ready(Uart *p_uart); +uint32_t uart_is_tx_empty(Uart *p_uart); +uint32_t uart_is_rx_ready(Uart *p_uart); +uint32_t uart_is_tx_buf_empty(Uart *p_uart); +void uart_set_clock_divisor(Uart *p_uart, uint16_t us_divisor); +uint32_t uart_write(Uart *p_uart, const uint8_t uc_data); +uint32_t uart_read(Uart *p_uart, uint8_t *puc_data); +#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70) +uint32_t uart_is_rx_buf_end(Uart *p_uart); +uint32_t uart_is_tx_buf_end(Uart *p_uart); +uint32_t uart_is_rx_buf_full(Uart *p_uart); +Pdc *uart_get_pdc_base(Uart *p_uart); +#endif +#if (SAMG53 || SAMG54 || SAMV71 || SAMV70 || SAME70 || SAMS70) +void uart_set_sleepwalking(Uart *p_uart, uint8_t ul_low_value, + bool cmpmode, bool cmppar, uint8_t ul_high_value); +void uart_set_write_protection(Uart *p_uart, bool flag); +#endif + +#if (SAM4C || SAM4CP || SAM4CM) +enum uart_optical_duty_cycle { + UART_MOD_CLK_DUTY_50_00 = UART_MR_OPT_DUTY_DUTY_50, + UART_MOD_CLK_DUTY_43_75 = UART_MR_OPT_DUTY_DUTY_43P75, + UART_MOD_CLK_DUTY_37_50 = UART_MR_OPT_DUTY_DUTY_37P5, + UART_MOD_CLK_DUTY_31_25 = UART_MR_OPT_DUTY_DUTY_31P25, + UART_MOD_CLK_DUTY_25_00 = UART_MR_OPT_DUTY_DUTY_25, + UART_MOD_CLK_DUTY_18_75 = UART_MR_OPT_DUTY_DUTY_18P75, + UART_MOD_CLK_DUTY_12_50 = UART_MR_OPT_DUTY_DUTY_12P5, + UART_MOD_CLK_DUTY_06_25 = UART_MR_OPT_DUTY_DUTY_6P25, +}; + +enum uart_optical_cmp_threshold { + UART_RX_CMP_THRESHOLD_VDDIO_DIV_10_0 = UART_MR_OPT_CMPTH_VDDIO_DIV10, + UART_RX_CMP_THRESHOLD_VDDIO_DIV_5_0 = UART_MR_OPT_CMPTH_VDDIO_DIV5, + UART_RX_CMP_THRESHOLD_VDDIO_DIV_3_3 = UART_MR_OPT_CMPTH_VDDIO_DIV3P3, + UART_RX_CMP_THRESHOLD_VDDIO_DIV_2_5 = UART_MR_OPT_CMPTH_VDDIO_DIV2P5, + UART_RX_CMP_THRESHOLD_VDDIO_DIV_2_0 = UART_MR_OPT_CMPTH_VDDIO_DIV2, +}; + +struct uart_config_optical { + /* UART Receive Data Inverted */ + bool rx_inverted; + /* UART Modulated Data Inverted */ + bool tx_inverted; + /* UART Receiver Digital Filter */ + bool rx_filter; + /* Optical Link Clock Divider */ + uint8_t clk_div; + /* Optical Link Modulation Clock Duty Cycle */ + enum uart_optical_duty_cycle duty; + /* Receive Path Comparator Threshold */ + enum uart_optical_cmp_threshold threshold; +}; + +void uart_enable_optical_interface(Uart *p_uart); +void uart_disable_optical_interface(Uart *p_uart); +void uart_config_optical_interface(Uart *p_uart, + struct uart_config_optical *cfg); +#endif + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond + +#endif /* UART_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_acc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_acc.h new file mode 100644 index 0000000..38bfb3d --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_acc.h @@ -0,0 +1,129 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_ACC_COMPONENT_ +#define _SAM4S_ACC_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Analog Comparator Controller */ +/* ============================================================================= */ +/** \addtogroup SAM4S_ACC Analog Comparator Controller */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Acc hardware registers */ +typedef struct { + __O uint32_t ACC_CR; /**< \brief (Acc Offset: 0x00) Control Register */ + __IO uint32_t ACC_MR; /**< \brief (Acc Offset: 0x04) Mode Register */ + __I uint32_t Reserved1[7]; + __O uint32_t ACC_IER; /**< \brief (Acc Offset: 0x24) Interrupt Enable Register */ + __O uint32_t ACC_IDR; /**< \brief (Acc Offset: 0x28) Interrupt Disable Register */ + __I uint32_t ACC_IMR; /**< \brief (Acc Offset: 0x2C) Interrupt Mask Register */ + __I uint32_t ACC_ISR; /**< \brief (Acc Offset: 0x30) Interrupt Status Register */ + __I uint32_t Reserved2[24]; + __IO uint32_t ACC_ACR; /**< \brief (Acc Offset: 0x94) Analog Control Register */ + __I uint32_t Reserved3[19]; + __IO uint32_t ACC_WPMR; /**< \brief (Acc Offset: 0xE4) Write Protect Mode Register */ + __I uint32_t ACC_WPSR; /**< \brief (Acc Offset: 0xE8) Write Protect Status Register */ +} Acc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- ACC_CR : (ACC Offset: 0x00) Control Register -------- */ +#define ACC_CR_SWRST (0x1u << 0) /**< \brief (ACC_CR) SoftWare ReSeT */ +/* -------- ACC_MR : (ACC Offset: 0x04) Mode Register -------- */ +#define ACC_MR_SELMINUS_Pos 0 +#define ACC_MR_SELMINUS_Msk (0x7u << ACC_MR_SELMINUS_Pos) /**< \brief (ACC_MR) SELection for MINUS comparator input */ +#define ACC_MR_SELMINUS_TS (0x0u << 0) /**< \brief (ACC_MR) SelectTS */ +#define ACC_MR_SELMINUS_ADVREF (0x1u << 0) /**< \brief (ACC_MR) Select ADVREF */ +#define ACC_MR_SELMINUS_DAC0 (0x2u << 0) /**< \brief (ACC_MR) Select DAC0 */ +#define ACC_MR_SELMINUS_DAC1 (0x3u << 0) /**< \brief (ACC_MR) Select DAC1 */ +#define ACC_MR_SELMINUS_AD0 (0x4u << 0) /**< \brief (ACC_MR) Select AD0 */ +#define ACC_MR_SELMINUS_AD1 (0x5u << 0) /**< \brief (ACC_MR) Select AD1 */ +#define ACC_MR_SELMINUS_AD2 (0x6u << 0) /**< \brief (ACC_MR) Select AD2 */ +#define ACC_MR_SELMINUS_AD3 (0x7u << 0) /**< \brief (ACC_MR) Select AD3 */ +#define ACC_MR_SELPLUS_Pos 4 +#define ACC_MR_SELPLUS_Msk (0x7u << ACC_MR_SELPLUS_Pos) /**< \brief (ACC_MR) SELection for PLUS comparator input */ +#define ACC_MR_SELPLUS_AD0 (0x0u << 4) /**< \brief (ACC_MR) Select AD0 */ +#define ACC_MR_SELPLUS_AD1 (0x1u << 4) /**< \brief (ACC_MR) Select AD1 */ +#define ACC_MR_SELPLUS_AD2 (0x2u << 4) /**< \brief (ACC_MR) Select AD2 */ +#define ACC_MR_SELPLUS_AD3 (0x3u << 4) /**< \brief (ACC_MR) Select AD3 */ +#define ACC_MR_SELPLUS_AD4 (0x4u << 4) /**< \brief (ACC_MR) Select AD4 */ +#define ACC_MR_SELPLUS_AD5 (0x5u << 4) /**< \brief (ACC_MR) Select AD5 */ +#define ACC_MR_SELPLUS_AD6 (0x6u << 4) /**< \brief (ACC_MR) Select AD6 */ +#define ACC_MR_SELPLUS_AD7 (0x7u << 4) /**< \brief (ACC_MR) Select AD7 */ +#define ACC_MR_ACEN (0x1u << 8) /**< \brief (ACC_MR) Analog Comparator ENable */ +#define ACC_MR_ACEN_DIS (0x0u << 8) /**< \brief (ACC_MR) Analog Comparator Disabled. */ +#define ACC_MR_ACEN_EN (0x1u << 8) /**< \brief (ACC_MR) Analog Comparator Enabled. */ +#define ACC_MR_EDGETYP_Pos 9 +#define ACC_MR_EDGETYP_Msk (0x3u << ACC_MR_EDGETYP_Pos) /**< \brief (ACC_MR) EDGE TYPe */ +#define ACC_MR_EDGETYP_RISING (0x0u << 9) /**< \brief (ACC_MR) only rising edge of comparator output */ +#define ACC_MR_EDGETYP_FALLING (0x1u << 9) /**< \brief (ACC_MR) falling edge of comparator output */ +#define ACC_MR_EDGETYP_ANY (0x2u << 9) /**< \brief (ACC_MR) any edge of comparator output */ +#define ACC_MR_INV (0x1u << 12) /**< \brief (ACC_MR) INVert comparator output */ +#define ACC_MR_INV_DIS (0x0u << 12) /**< \brief (ACC_MR) Analog Comparator output is directly processed. */ +#define ACC_MR_INV_EN (0x1u << 12) /**< \brief (ACC_MR) Analog Comparator output is inverted prior to being processed. */ +#define ACC_MR_SELFS (0x1u << 13) /**< \brief (ACC_MR) SELection of Fault Source */ +#define ACC_MR_SELFS_CF (0x0u << 13) /**< \brief (ACC_MR) the CF flag is used to drive the FAULT output. */ +#define ACC_MR_SELFS_OUTPUT (0x1u << 13) /**< \brief (ACC_MR) the output of the Analog Comparator flag is used to drive the FAULT output. */ +#define ACC_MR_FE (0x1u << 14) /**< \brief (ACC_MR) Fault Enable */ +#define ACC_MR_FE_DIS (0x0u << 14) /**< \brief (ACC_MR) the FAULT output is tied to 0. */ +#define ACC_MR_FE_EN (0x1u << 14) /**< \brief (ACC_MR) the FAULT output is driven by the signal defined by SELFS. */ +/* -------- ACC_IER : (ACC Offset: 0x24) Interrupt Enable Register -------- */ +#define ACC_IER_CE (0x1u << 0) /**< \brief (ACC_IER) Comparison Edge */ +/* -------- ACC_IDR : (ACC Offset: 0x28) Interrupt Disable Register -------- */ +#define ACC_IDR_CE (0x1u << 0) /**< \brief (ACC_IDR) Comparison Edge */ +/* -------- ACC_IMR : (ACC Offset: 0x2C) Interrupt Mask Register -------- */ +#define ACC_IMR_CE (0x1u << 0) /**< \brief (ACC_IMR) Comparison Edge */ +/* -------- ACC_ISR : (ACC Offset: 0x30) Interrupt Status Register -------- */ +#define ACC_ISR_CE (0x1u << 0) /**< \brief (ACC_ISR) Comparison Edge */ +#define ACC_ISR_SCO (0x1u << 1) /**< \brief (ACC_ISR) Synchronized Comparator Output */ +#define ACC_ISR_MASK (0x1u << 31) /**< \brief (ACC_ISR) Flag Mask */ +/* -------- ACC_ACR : (ACC Offset: 0x94) Analog Control Register -------- */ +#define ACC_ACR_ISEL (0x1u << 0) /**< \brief (ACC_ACR) Current SELection */ +#define ACC_ACR_ISEL_LOPW (0x0u << 0) /**< \brief (ACC_ACR) low power option. */ +#define ACC_ACR_ISEL_HISP (0x1u << 0) /**< \brief (ACC_ACR) high speed option. */ +#define ACC_ACR_HYST_Pos 1 +#define ACC_ACR_HYST_Msk (0x3u << ACC_ACR_HYST_Pos) /**< \brief (ACC_ACR) HYSTeresis selection */ +#define ACC_ACR_HYST(value) ((ACC_ACR_HYST_Msk & ((value) << ACC_ACR_HYST_Pos))) +/* -------- ACC_WPMR : (ACC Offset: 0xE4) Write Protect Mode Register -------- */ +#define ACC_WPMR_WPEN (0x1u << 0) /**< \brief (ACC_WPMR) Write Protect Enable */ +#define ACC_WPMR_WPKEY_Pos 8 +#define ACC_WPMR_WPKEY_Msk (0xffffffu << ACC_WPMR_WPKEY_Pos) /**< \brief (ACC_WPMR) Write Protect KEY */ +#define ACC_WPMR_WPKEY_PASSWD (0x414343u << 8) /**< \brief (ACC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0. */ +/* -------- ACC_WPSR : (ACC Offset: 0xE8) Write Protect Status Register -------- */ +#define ACC_WPSR_WPROTERR (0x1u << 0) /**< \brief (ACC_WPSR) Write PROTection ERRor */ + +/*@}*/ + + +#endif /* _SAM4S_ACC_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_adc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_adc.h new file mode 100644 index 0000000..8027935 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_adc.h @@ -0,0 +1,508 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_ADC_COMPONENT_ +#define _SAM4S_ADC_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Analog-to-Digital Converter */ +/* ============================================================================= */ +/** \addtogroup SAM4S_ADC Analog-to-Digital Converter */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Adc hardware registers */ +typedef struct { + __O uint32_t ADC_CR; /**< \brief (Adc Offset: 0x00) Control Register */ + __IO uint32_t ADC_MR; /**< \brief (Adc Offset: 0x04) Mode Register */ + __IO uint32_t ADC_SEQR1; /**< \brief (Adc Offset: 0x08) Channel Sequence Register 1 */ + __IO uint32_t ADC_SEQR2; /**< \brief (Adc Offset: 0x0C) Channel Sequence Register 2 */ + __O uint32_t ADC_CHER; /**< \brief (Adc Offset: 0x10) Channel Enable Register */ + __O uint32_t ADC_CHDR; /**< \brief (Adc Offset: 0x14) Channel Disable Register */ + __I uint32_t ADC_CHSR; /**< \brief (Adc Offset: 0x18) Channel Status Register */ + __I uint32_t Reserved1[1]; + __I uint32_t ADC_LCDR; /**< \brief (Adc Offset: 0x20) Last Converted Data Register */ + __O uint32_t ADC_IER; /**< \brief (Adc Offset: 0x24) Interrupt Enable Register */ + __O uint32_t ADC_IDR; /**< \brief (Adc Offset: 0x28) Interrupt Disable Register */ + __I uint32_t ADC_IMR; /**< \brief (Adc Offset: 0x2C) Interrupt Mask Register */ + __I uint32_t ADC_ISR; /**< \brief (Adc Offset: 0x30) Interrupt Status Register */ + __I uint32_t Reserved2[2]; + __I uint32_t ADC_OVER; /**< \brief (Adc Offset: 0x3C) Overrun Status Register */ + __IO uint32_t ADC_EMR; /**< \brief (Adc Offset: 0x40) Extended Mode Register */ + __IO uint32_t ADC_CWR; /**< \brief (Adc Offset: 0x44) Compare Window Register */ + __IO uint32_t ADC_CGR; /**< \brief (Adc Offset: 0x48) Channel Gain Register */ + __IO uint32_t ADC_COR; /**< \brief (Adc Offset: 0x4C) Channel Offset Register */ + __I uint32_t ADC_CDR[16]; /**< \brief (Adc Offset: 0x50) Channel Data Register */ + __I uint32_t Reserved3[1]; + __IO uint32_t ADC_ACR; /**< \brief (Adc Offset: 0x94) Analog Control Register */ + __I uint32_t Reserved4[19]; + __IO uint32_t ADC_WPMR; /**< \brief (Adc Offset: 0xE4) Write Protect Mode Register */ + __I uint32_t ADC_WPSR; /**< \brief (Adc Offset: 0xE8) Write Protect Status Register */ + __I uint32_t Reserved5[5]; + __IO uint32_t ADC_RPR; /**< \brief (Adc Offset: 0x100) Receive Pointer Register */ + __IO uint32_t ADC_RCR; /**< \brief (Adc Offset: 0x104) Receive Counter Register */ + __I uint32_t Reserved6[2]; + __IO uint32_t ADC_RNPR; /**< \brief (Adc Offset: 0x110) Receive Next Pointer Register */ + __IO uint32_t ADC_RNCR; /**< \brief (Adc Offset: 0x114) Receive Next Counter Register */ + __I uint32_t Reserved7[2]; + __O uint32_t ADC_PTCR; /**< \brief (Adc Offset: 0x120) Transfer Control Register */ + __I uint32_t ADC_PTSR; /**< \brief (Adc Offset: 0x124) Transfer Status Register */ +} Adc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- ADC_CR : (ADC Offset: 0x00) Control Register -------- */ +#define ADC_CR_SWRST (0x1u << 0) /**< \brief (ADC_CR) Software Reset */ +#define ADC_CR_START (0x1u << 1) /**< \brief (ADC_CR) Start Conversion */ +#define ADC_CR_AUTOCAL (0x1u << 3) /**< \brief (ADC_CR) Automatic Calibration of ADC */ +/* -------- ADC_MR : (ADC Offset: 0x04) Mode Register -------- */ +#define ADC_MR_TRGEN (0x1u << 0) /**< \brief (ADC_MR) Trigger Enable */ +#define ADC_MR_TRGEN_DIS (0x0u << 0) /**< \brief (ADC_MR) Hardware triggers are disabled. Starting a conversion is only possible by software. */ +#define ADC_MR_TRGEN_EN (0x1u << 0) /**< \brief (ADC_MR) Hardware trigger selected by TRGSEL field is enabled. */ +#define ADC_MR_TRGSEL_Pos 1 +#define ADC_MR_TRGSEL_Msk (0x7u << ADC_MR_TRGSEL_Pos) /**< \brief (ADC_MR) Trigger Selection */ +#define ADC_MR_TRGSEL_ADC_TRIG0 (0x0u << 1) /**< \brief (ADC_MR) External trigger */ +#define ADC_MR_TRGSEL_ADC_TRIG1 (0x1u << 1) /**< \brief (ADC_MR) TIO Output of the Timer Counter Channel 0 */ +#define ADC_MR_TRGSEL_ADC_TRIG2 (0x2u << 1) /**< \brief (ADC_MR) TIO Output of the Timer Counter Channel 1 */ +#define ADC_MR_TRGSEL_ADC_TRIG3 (0x3u << 1) /**< \brief (ADC_MR) TIO Output of the Timer Counter Channel 2 */ +#define ADC_MR_TRGSEL_ADC_TRIG4 (0x4u << 1) /**< \brief (ADC_MR) PWM Event Line 0 */ +#define ADC_MR_TRGSEL_ADC_TRIG5 (0x5u << 1) /**< \brief (ADC_MR) PWM Event Line 1 */ +#define ADC_MR_LOWRES (0x1u << 4) /**< \brief (ADC_MR) Resolution */ +#define ADC_MR_LOWRES_BITS_12 (0x0u << 4) /**< \brief (ADC_MR) 12-bit resolution */ +#define ADC_MR_LOWRES_BITS_10 (0x1u << 4) /**< \brief (ADC_MR) 10-bit resolution */ +#define ADC_MR_SLEEP (0x1u << 5) /**< \brief (ADC_MR) Sleep Mode */ +#define ADC_MR_SLEEP_NORMAL (0x0u << 5) /**< \brief (ADC_MR) Normal Mode: The ADC Core and reference voltage circuitry are kept ON between conversions */ +#define ADC_MR_SLEEP_SLEEP (0x1u << 5) /**< \brief (ADC_MR) Sleep Mode: The wake-up time can be modified by programming FWUP bit */ +#define ADC_MR_FWUP (0x1u << 6) /**< \brief (ADC_MR) Fast Wake Up */ +#define ADC_MR_FWUP_OFF (0x0u << 6) /**< \brief (ADC_MR) If SLEEP is 1 then both ADC Core and reference voltage circuitry are OFF between conversions */ +#define ADC_MR_FWUP_ON (0x1u << 6) /**< \brief (ADC_MR) If SLEEP is 1 then Fast Wake-up Sleep Mode: The Voltage reference is ON between conversions and ADC Core is OFF */ +#define ADC_MR_FREERUN (0x1u << 7) /**< \brief (ADC_MR) Free Run Mode */ +#define ADC_MR_FREERUN_OFF (0x0u << 7) /**< \brief (ADC_MR) Normal Mode */ +#define ADC_MR_FREERUN_ON (0x1u << 7) /**< \brief (ADC_MR) Free Run Mode: Never wait for any trigger. */ +#define ADC_MR_PRESCAL_Pos 8 +#define ADC_MR_PRESCAL_Msk (0xffu << ADC_MR_PRESCAL_Pos) /**< \brief (ADC_MR) Prescaler Rate Selection */ +#define ADC_MR_PRESCAL(value) ((ADC_MR_PRESCAL_Msk & ((value) << ADC_MR_PRESCAL_Pos))) +#define ADC_MR_STARTUP_Pos 16 +#define ADC_MR_STARTUP_Msk (0xfu << ADC_MR_STARTUP_Pos) /**< \brief (ADC_MR) Start Up Time */ +#define ADC_MR_STARTUP_SUT0 (0x0u << 16) /**< \brief (ADC_MR) 0 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT8 (0x1u << 16) /**< \brief (ADC_MR) 8 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT16 (0x2u << 16) /**< \brief (ADC_MR) 16 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT24 (0x3u << 16) /**< \brief (ADC_MR) 24 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT64 (0x4u << 16) /**< \brief (ADC_MR) 64 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT80 (0x5u << 16) /**< \brief (ADC_MR) 80 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT96 (0x6u << 16) /**< \brief (ADC_MR) 96 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT112 (0x7u << 16) /**< \brief (ADC_MR) 112 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT512 (0x8u << 16) /**< \brief (ADC_MR) 512 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT576 (0x9u << 16) /**< \brief (ADC_MR) 576 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT640 (0xAu << 16) /**< \brief (ADC_MR) 640 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT704 (0xBu << 16) /**< \brief (ADC_MR) 704 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT768 (0xCu << 16) /**< \brief (ADC_MR) 768 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT832 (0xDu << 16) /**< \brief (ADC_MR) 832 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT896 (0xEu << 16) /**< \brief (ADC_MR) 896 periods of ADCClock */ +#define ADC_MR_STARTUP_SUT960 (0xFu << 16) /**< \brief (ADC_MR) 960 periods of ADCClock */ +#define ADC_MR_SETTLING_Pos 20 +#define ADC_MR_SETTLING_Msk (0x3u << ADC_MR_SETTLING_Pos) /**< \brief (ADC_MR) Analog Settling Time */ +#define ADC_MR_SETTLING_AST3 (0x0u << 20) /**< \brief (ADC_MR) 3 periods of ADCClock */ +#define ADC_MR_SETTLING_AST5 (0x1u << 20) /**< \brief (ADC_MR) 5 periods of ADCClock */ +#define ADC_MR_SETTLING_AST9 (0x2u << 20) /**< \brief (ADC_MR) 9 periods of ADCClock */ +#define ADC_MR_SETTLING_AST17 (0x3u << 20) /**< \brief (ADC_MR) 17 periods of ADCClock */ +#define ADC_MR_ANACH (0x1u << 23) /**< \brief (ADC_MR) Analog Change */ +#define ADC_MR_ANACH_NONE (0x0u << 23) /**< \brief (ADC_MR) No analog change on channel switching: DIFF0, GAIN0 and OFF0 are used for all channels */ +#define ADC_MR_ANACH_ALLOWED (0x1u << 23) /**< \brief (ADC_MR) Allows different analog settings for each channel. See ADC_CGR and ADC_COR Registers */ +#define ADC_MR_TRACKTIM_Pos 24 +#define ADC_MR_TRACKTIM_Msk (0xfu << ADC_MR_TRACKTIM_Pos) /**< \brief (ADC_MR) Tracking Time */ +#define ADC_MR_TRACKTIM(value) ((ADC_MR_TRACKTIM_Msk & ((value) << ADC_MR_TRACKTIM_Pos))) +#define ADC_MR_TRANSFER_Pos 28 +#define ADC_MR_TRANSFER_Msk (0x3u << ADC_MR_TRANSFER_Pos) /**< \brief (ADC_MR) Transfer Period */ +#define ADC_MR_TRANSFER(value) ((ADC_MR_TRANSFER_Msk & ((value) << ADC_MR_TRANSFER_Pos))) +#define ADC_MR_USEQ (0x1u << 31) /**< \brief (ADC_MR) Use Sequence Enable */ +#define ADC_MR_USEQ_NUM_ORDER (0x0u << 31) /**< \brief (ADC_MR) Normal Mode: The controller converts channels in a simple numeric order depending only on the channel index. */ +#define ADC_MR_USEQ_REG_ORDER (0x1u << 31) /**< \brief (ADC_MR) User Sequence Mode: The sequence respects what is defined in ADC_SEQR1 and ADC_SEQR2 registers and can be used to convert several times the same channel. */ +/* -------- ADC_SEQR1 : (ADC Offset: 0x08) Channel Sequence Register 1 -------- */ +#define ADC_SEQR1_USCH1_Pos 0 +#define ADC_SEQR1_USCH1_Msk (0xfu << ADC_SEQR1_USCH1_Pos) /**< \brief (ADC_SEQR1) User Sequence Number 1 */ +#define ADC_SEQR1_USCH1(value) ((ADC_SEQR1_USCH1_Msk & ((value) << ADC_SEQR1_USCH1_Pos))) +#define ADC_SEQR1_USCH2_Pos 4 +#define ADC_SEQR1_USCH2_Msk (0xfu << ADC_SEQR1_USCH2_Pos) /**< \brief (ADC_SEQR1) User Sequence Number 2 */ +#define ADC_SEQR1_USCH2(value) ((ADC_SEQR1_USCH2_Msk & ((value) << ADC_SEQR1_USCH2_Pos))) +#define ADC_SEQR1_USCH3_Pos 8 +#define ADC_SEQR1_USCH3_Msk (0xfu << ADC_SEQR1_USCH3_Pos) /**< \brief (ADC_SEQR1) User Sequence Number 3 */ +#define ADC_SEQR1_USCH3(value) ((ADC_SEQR1_USCH3_Msk & ((value) << ADC_SEQR1_USCH3_Pos))) +#define ADC_SEQR1_USCH4_Pos 12 +#define ADC_SEQR1_USCH4_Msk (0xfu << ADC_SEQR1_USCH4_Pos) /**< \brief (ADC_SEQR1) User Sequence Number 4 */ +#define ADC_SEQR1_USCH4(value) ((ADC_SEQR1_USCH4_Msk & ((value) << ADC_SEQR1_USCH4_Pos))) +#define ADC_SEQR1_USCH5_Pos 16 +#define ADC_SEQR1_USCH5_Msk (0xfu << ADC_SEQR1_USCH5_Pos) /**< \brief (ADC_SEQR1) User Sequence Number 5 */ +#define ADC_SEQR1_USCH5(value) ((ADC_SEQR1_USCH5_Msk & ((value) << ADC_SEQR1_USCH5_Pos))) +#define ADC_SEQR1_USCH6_Pos 20 +#define ADC_SEQR1_USCH6_Msk (0xfu << ADC_SEQR1_USCH6_Pos) /**< \brief (ADC_SEQR1) User Sequence Number 6 */ +#define ADC_SEQR1_USCH6(value) ((ADC_SEQR1_USCH6_Msk & ((value) << ADC_SEQR1_USCH6_Pos))) +#define ADC_SEQR1_USCH7_Pos 24 +#define ADC_SEQR1_USCH7_Msk (0xfu << ADC_SEQR1_USCH7_Pos) /**< \brief (ADC_SEQR1) User Sequence Number 7 */ +#define ADC_SEQR1_USCH7(value) ((ADC_SEQR1_USCH7_Msk & ((value) << ADC_SEQR1_USCH7_Pos))) +#define ADC_SEQR1_USCH8_Pos 28 +#define ADC_SEQR1_USCH8_Msk (0xfu << ADC_SEQR1_USCH8_Pos) /**< \brief (ADC_SEQR1) User Sequence Number 8 */ +#define ADC_SEQR1_USCH8(value) ((ADC_SEQR1_USCH8_Msk & ((value) << ADC_SEQR1_USCH8_Pos))) +/* -------- ADC_SEQR2 : (ADC Offset: 0x0C) Channel Sequence Register 2 -------- */ +#define ADC_SEQR2_USCH9_Pos 0 +#define ADC_SEQR2_USCH9_Msk (0xfu << ADC_SEQR2_USCH9_Pos) /**< \brief (ADC_SEQR2) User Sequence Number 9 */ +#define ADC_SEQR2_USCH9(value) ((ADC_SEQR2_USCH9_Msk & ((value) << ADC_SEQR2_USCH9_Pos))) +#define ADC_SEQR2_USCH10_Pos 4 +#define ADC_SEQR2_USCH10_Msk (0xfu << ADC_SEQR2_USCH10_Pos) /**< \brief (ADC_SEQR2) User Sequence Number 10 */ +#define ADC_SEQR2_USCH10(value) ((ADC_SEQR2_USCH10_Msk & ((value) << ADC_SEQR2_USCH10_Pos))) +#define ADC_SEQR2_USCH11_Pos 8 +#define ADC_SEQR2_USCH11_Msk (0xfu << ADC_SEQR2_USCH11_Pos) /**< \brief (ADC_SEQR2) User Sequence Number 11 */ +#define ADC_SEQR2_USCH11(value) ((ADC_SEQR2_USCH11_Msk & ((value) << ADC_SEQR2_USCH11_Pos))) +#define ADC_SEQR2_USCH12_Pos 12 +#define ADC_SEQR2_USCH12_Msk (0xfu << ADC_SEQR2_USCH12_Pos) /**< \brief (ADC_SEQR2) User Sequence Number 12 */ +#define ADC_SEQR2_USCH12(value) ((ADC_SEQR2_USCH12_Msk & ((value) << ADC_SEQR2_USCH12_Pos))) +#define ADC_SEQR2_USCH13_Pos 16 +#define ADC_SEQR2_USCH13_Msk (0xfu << ADC_SEQR2_USCH13_Pos) /**< \brief (ADC_SEQR2) User Sequence Number 13 */ +#define ADC_SEQR2_USCH13(value) ((ADC_SEQR2_USCH13_Msk & ((value) << ADC_SEQR2_USCH13_Pos))) +#define ADC_SEQR2_USCH14_Pos 20 +#define ADC_SEQR2_USCH14_Msk (0xfu << ADC_SEQR2_USCH14_Pos) /**< \brief (ADC_SEQR2) User Sequence Number 14 */ +#define ADC_SEQR2_USCH14(value) ((ADC_SEQR2_USCH14_Msk & ((value) << ADC_SEQR2_USCH14_Pos))) +#define ADC_SEQR2_USCH15_Pos 24 +#define ADC_SEQR2_USCH15_Msk (0xfu << ADC_SEQR2_USCH15_Pos) /**< \brief (ADC_SEQR2) User Sequence Number 15 */ +#define ADC_SEQR2_USCH15(value) ((ADC_SEQR2_USCH15_Msk & ((value) << ADC_SEQR2_USCH15_Pos))) +/* -------- ADC_CHER : (ADC Offset: 0x10) Channel Enable Register -------- */ +#define ADC_CHER_CH0 (0x1u << 0) /**< \brief (ADC_CHER) Channel 0 Enable */ +#define ADC_CHER_CH1 (0x1u << 1) /**< \brief (ADC_CHER) Channel 1 Enable */ +#define ADC_CHER_CH2 (0x1u << 2) /**< \brief (ADC_CHER) Channel 2 Enable */ +#define ADC_CHER_CH3 (0x1u << 3) /**< \brief (ADC_CHER) Channel 3 Enable */ +#define ADC_CHER_CH4 (0x1u << 4) /**< \brief (ADC_CHER) Channel 4 Enable */ +#define ADC_CHER_CH5 (0x1u << 5) /**< \brief (ADC_CHER) Channel 5 Enable */ +#define ADC_CHER_CH6 (0x1u << 6) /**< \brief (ADC_CHER) Channel 6 Enable */ +#define ADC_CHER_CH7 (0x1u << 7) /**< \brief (ADC_CHER) Channel 7 Enable */ +#define ADC_CHER_CH8 (0x1u << 8) /**< \brief (ADC_CHER) Channel 8 Enable */ +#define ADC_CHER_CH9 (0x1u << 9) /**< \brief (ADC_CHER) Channel 9 Enable */ +#define ADC_CHER_CH10 (0x1u << 10) /**< \brief (ADC_CHER) Channel 10 Enable */ +#define ADC_CHER_CH11 (0x1u << 11) /**< \brief (ADC_CHER) Channel 11 Enable */ +#define ADC_CHER_CH12 (0x1u << 12) /**< \brief (ADC_CHER) Channel 12 Enable */ +#define ADC_CHER_CH13 (0x1u << 13) /**< \brief (ADC_CHER) Channel 13 Enable */ +#define ADC_CHER_CH14 (0x1u << 14) /**< \brief (ADC_CHER) Channel 14 Enable */ +#define ADC_CHER_CH15 (0x1u << 15) /**< \brief (ADC_CHER) Channel 15 Enable */ +/* -------- ADC_CHDR : (ADC Offset: 0x14) Channel Disable Register -------- */ +#define ADC_CHDR_CH0 (0x1u << 0) /**< \brief (ADC_CHDR) Channel 0 Disable */ +#define ADC_CHDR_CH1 (0x1u << 1) /**< \brief (ADC_CHDR) Channel 1 Disable */ +#define ADC_CHDR_CH2 (0x1u << 2) /**< \brief (ADC_CHDR) Channel 2 Disable */ +#define ADC_CHDR_CH3 (0x1u << 3) /**< \brief (ADC_CHDR) Channel 3 Disable */ +#define ADC_CHDR_CH4 (0x1u << 4) /**< \brief (ADC_CHDR) Channel 4 Disable */ +#define ADC_CHDR_CH5 (0x1u << 5) /**< \brief (ADC_CHDR) Channel 5 Disable */ +#define ADC_CHDR_CH6 (0x1u << 6) /**< \brief (ADC_CHDR) Channel 6 Disable */ +#define ADC_CHDR_CH7 (0x1u << 7) /**< \brief (ADC_CHDR) Channel 7 Disable */ +#define ADC_CHDR_CH8 (0x1u << 8) /**< \brief (ADC_CHDR) Channel 8 Disable */ +#define ADC_CHDR_CH9 (0x1u << 9) /**< \brief (ADC_CHDR) Channel 9 Disable */ +#define ADC_CHDR_CH10 (0x1u << 10) /**< \brief (ADC_CHDR) Channel 10 Disable */ +#define ADC_CHDR_CH11 (0x1u << 11) /**< \brief (ADC_CHDR) Channel 11 Disable */ +#define ADC_CHDR_CH12 (0x1u << 12) /**< \brief (ADC_CHDR) Channel 12 Disable */ +#define ADC_CHDR_CH13 (0x1u << 13) /**< \brief (ADC_CHDR) Channel 13 Disable */ +#define ADC_CHDR_CH14 (0x1u << 14) /**< \brief (ADC_CHDR) Channel 14 Disable */ +#define ADC_CHDR_CH15 (0x1u << 15) /**< \brief (ADC_CHDR) Channel 15 Disable */ +/* -------- ADC_CHSR : (ADC Offset: 0x18) Channel Status Register -------- */ +#define ADC_CHSR_CH0 (0x1u << 0) /**< \brief (ADC_CHSR) Channel 0 Status */ +#define ADC_CHSR_CH1 (0x1u << 1) /**< \brief (ADC_CHSR) Channel 1 Status */ +#define ADC_CHSR_CH2 (0x1u << 2) /**< \brief (ADC_CHSR) Channel 2 Status */ +#define ADC_CHSR_CH3 (0x1u << 3) /**< \brief (ADC_CHSR) Channel 3 Status */ +#define ADC_CHSR_CH4 (0x1u << 4) /**< \brief (ADC_CHSR) Channel 4 Status */ +#define ADC_CHSR_CH5 (0x1u << 5) /**< \brief (ADC_CHSR) Channel 5 Status */ +#define ADC_CHSR_CH6 (0x1u << 6) /**< \brief (ADC_CHSR) Channel 6 Status */ +#define ADC_CHSR_CH7 (0x1u << 7) /**< \brief (ADC_CHSR) Channel 7 Status */ +#define ADC_CHSR_CH8 (0x1u << 8) /**< \brief (ADC_CHSR) Channel 8 Status */ +#define ADC_CHSR_CH9 (0x1u << 9) /**< \brief (ADC_CHSR) Channel 9 Status */ +#define ADC_CHSR_CH10 (0x1u << 10) /**< \brief (ADC_CHSR) Channel 10 Status */ +#define ADC_CHSR_CH11 (0x1u << 11) /**< \brief (ADC_CHSR) Channel 11 Status */ +#define ADC_CHSR_CH12 (0x1u << 12) /**< \brief (ADC_CHSR) Channel 12 Status */ +#define ADC_CHSR_CH13 (0x1u << 13) /**< \brief (ADC_CHSR) Channel 13 Status */ +#define ADC_CHSR_CH14 (0x1u << 14) /**< \brief (ADC_CHSR) Channel 14 Status */ +#define ADC_CHSR_CH15 (0x1u << 15) /**< \brief (ADC_CHSR) Channel 15 Status */ +/* -------- ADC_LCDR : (ADC Offset: 0x20) Last Converted Data Register -------- */ +#define ADC_LCDR_LDATA_Pos 0 +#define ADC_LCDR_LDATA_Msk (0xfffu << ADC_LCDR_LDATA_Pos) /**< \brief (ADC_LCDR) Last Data Converted */ +#define ADC_LCDR_CHNB_Pos 12 +#define ADC_LCDR_CHNB_Msk (0xfu << ADC_LCDR_CHNB_Pos) /**< \brief (ADC_LCDR) Channel Number */ +/* -------- ADC_IER : (ADC Offset: 0x24) Interrupt Enable Register -------- */ +#define ADC_IER_EOC0 (0x1u << 0) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 0 */ +#define ADC_IER_EOC1 (0x1u << 1) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 1 */ +#define ADC_IER_EOC2 (0x1u << 2) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 2 */ +#define ADC_IER_EOC3 (0x1u << 3) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 3 */ +#define ADC_IER_EOC4 (0x1u << 4) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 4 */ +#define ADC_IER_EOC5 (0x1u << 5) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 5 */ +#define ADC_IER_EOC6 (0x1u << 6) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 6 */ +#define ADC_IER_EOC7 (0x1u << 7) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 7 */ +#define ADC_IER_EOC8 (0x1u << 8) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 8 */ +#define ADC_IER_EOC9 (0x1u << 9) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 9 */ +#define ADC_IER_EOC10 (0x1u << 10) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 10 */ +#define ADC_IER_EOC11 (0x1u << 11) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 11 */ +#define ADC_IER_EOC12 (0x1u << 12) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 12 */ +#define ADC_IER_EOC13 (0x1u << 13) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 13 */ +#define ADC_IER_EOC14 (0x1u << 14) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 14 */ +#define ADC_IER_EOC15 (0x1u << 15) /**< \brief (ADC_IER) End of Conversion Interrupt Enable 15 */ +#define ADC_IER_EOCAL (0x1u << 23) /**< \brief (ADC_IER) End of Calibration Sequence */ +#define ADC_IER_DRDY (0x1u << 24) /**< \brief (ADC_IER) Data Ready Interrupt Enable */ +#define ADC_IER_GOVRE (0x1u << 25) /**< \brief (ADC_IER) General Overrun Error Interrupt Enable */ +#define ADC_IER_COMPE (0x1u << 26) /**< \brief (ADC_IER) Comparison Event Interrupt Enable */ +#define ADC_IER_ENDRX (0x1u << 27) /**< \brief (ADC_IER) End of Receive Buffer Interrupt Enable */ +#define ADC_IER_RXBUFF (0x1u << 28) /**< \brief (ADC_IER) Receive Buffer Full Interrupt Enable */ +/* -------- ADC_IDR : (ADC Offset: 0x28) Interrupt Disable Register -------- */ +#define ADC_IDR_EOC0 (0x1u << 0) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 0 */ +#define ADC_IDR_EOC1 (0x1u << 1) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 1 */ +#define ADC_IDR_EOC2 (0x1u << 2) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 2 */ +#define ADC_IDR_EOC3 (0x1u << 3) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 3 */ +#define ADC_IDR_EOC4 (0x1u << 4) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 4 */ +#define ADC_IDR_EOC5 (0x1u << 5) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 5 */ +#define ADC_IDR_EOC6 (0x1u << 6) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 6 */ +#define ADC_IDR_EOC7 (0x1u << 7) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 7 */ +#define ADC_IDR_EOC8 (0x1u << 8) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 8 */ +#define ADC_IDR_EOC9 (0x1u << 9) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 9 */ +#define ADC_IDR_EOC10 (0x1u << 10) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 10 */ +#define ADC_IDR_EOC11 (0x1u << 11) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 11 */ +#define ADC_IDR_EOC12 (0x1u << 12) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 12 */ +#define ADC_IDR_EOC13 (0x1u << 13) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 13 */ +#define ADC_IDR_EOC14 (0x1u << 14) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 14 */ +#define ADC_IDR_EOC15 (0x1u << 15) /**< \brief (ADC_IDR) End of Conversion Interrupt Disable 15 */ +#define ADC_IDR_EOCAL (0x1u << 23) /**< \brief (ADC_IDR) End of Calibration Sequence */ +#define ADC_IDR_DRDY (0x1u << 24) /**< \brief (ADC_IDR) Data Ready Interrupt Disable */ +#define ADC_IDR_GOVRE (0x1u << 25) /**< \brief (ADC_IDR) General Overrun Error Interrupt Disable */ +#define ADC_IDR_COMPE (0x1u << 26) /**< \brief (ADC_IDR) Comparison Event Interrupt Disable */ +#define ADC_IDR_ENDRX (0x1u << 27) /**< \brief (ADC_IDR) End of Receive Buffer Interrupt Disable */ +#define ADC_IDR_RXBUFF (0x1u << 28) /**< \brief (ADC_IDR) Receive Buffer Full Interrupt Disable */ +/* -------- ADC_IMR : (ADC Offset: 0x2C) Interrupt Mask Register -------- */ +#define ADC_IMR_EOC0 (0x1u << 0) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 0 */ +#define ADC_IMR_EOC1 (0x1u << 1) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 1 */ +#define ADC_IMR_EOC2 (0x1u << 2) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 2 */ +#define ADC_IMR_EOC3 (0x1u << 3) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 3 */ +#define ADC_IMR_EOC4 (0x1u << 4) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 4 */ +#define ADC_IMR_EOC5 (0x1u << 5) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 5 */ +#define ADC_IMR_EOC6 (0x1u << 6) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 6 */ +#define ADC_IMR_EOC7 (0x1u << 7) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 7 */ +#define ADC_IMR_EOC8 (0x1u << 8) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 8 */ +#define ADC_IMR_EOC9 (0x1u << 9) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 9 */ +#define ADC_IMR_EOC10 (0x1u << 10) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 10 */ +#define ADC_IMR_EOC11 (0x1u << 11) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 11 */ +#define ADC_IMR_EOC12 (0x1u << 12) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 12 */ +#define ADC_IMR_EOC13 (0x1u << 13) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 13 */ +#define ADC_IMR_EOC14 (0x1u << 14) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 14 */ +#define ADC_IMR_EOC15 (0x1u << 15) /**< \brief (ADC_IMR) End of Conversion Interrupt Mask 15 */ +#define ADC_IMR_EOCAL (0x1u << 23) /**< \brief (ADC_IMR) End of Calibration Sequence */ +#define ADC_IMR_DRDY (0x1u << 24) /**< \brief (ADC_IMR) Data Ready Interrupt Mask */ +#define ADC_IMR_GOVRE (0x1u << 25) /**< \brief (ADC_IMR) General Overrun Error Interrupt Mask */ +#define ADC_IMR_COMPE (0x1u << 26) /**< \brief (ADC_IMR) Comparison Event Interrupt Mask */ +#define ADC_IMR_ENDRX (0x1u << 27) /**< \brief (ADC_IMR) End of Receive Buffer Interrupt Mask */ +#define ADC_IMR_RXBUFF (0x1u << 28) /**< \brief (ADC_IMR) Receive Buffer Full Interrupt Mask */ +/* -------- ADC_ISR : (ADC Offset: 0x30) Interrupt Status Register -------- */ +#define ADC_ISR_EOC0 (0x1u << 0) /**< \brief (ADC_ISR) End of Conversion 0 */ +#define ADC_ISR_EOC1 (0x1u << 1) /**< \brief (ADC_ISR) End of Conversion 1 */ +#define ADC_ISR_EOC2 (0x1u << 2) /**< \brief (ADC_ISR) End of Conversion 2 */ +#define ADC_ISR_EOC3 (0x1u << 3) /**< \brief (ADC_ISR) End of Conversion 3 */ +#define ADC_ISR_EOC4 (0x1u << 4) /**< \brief (ADC_ISR) End of Conversion 4 */ +#define ADC_ISR_EOC5 (0x1u << 5) /**< \brief (ADC_ISR) End of Conversion 5 */ +#define ADC_ISR_EOC6 (0x1u << 6) /**< \brief (ADC_ISR) End of Conversion 6 */ +#define ADC_ISR_EOC7 (0x1u << 7) /**< \brief (ADC_ISR) End of Conversion 7 */ +#define ADC_ISR_EOC8 (0x1u << 8) /**< \brief (ADC_ISR) End of Conversion 8 */ +#define ADC_ISR_EOC9 (0x1u << 9) /**< \brief (ADC_ISR) End of Conversion 9 */ +#define ADC_ISR_EOC10 (0x1u << 10) /**< \brief (ADC_ISR) End of Conversion 10 */ +#define ADC_ISR_EOC11 (0x1u << 11) /**< \brief (ADC_ISR) End of Conversion 11 */ +#define ADC_ISR_EOC12 (0x1u << 12) /**< \brief (ADC_ISR) End of Conversion 12 */ +#define ADC_ISR_EOC13 (0x1u << 13) /**< \brief (ADC_ISR) End of Conversion 13 */ +#define ADC_ISR_EOC14 (0x1u << 14) /**< \brief (ADC_ISR) End of Conversion 14 */ +#define ADC_ISR_EOC15 (0x1u << 15) /**< \brief (ADC_ISR) End of Conversion 15 */ +#define ADC_ISR_EOCAL (0x1u << 23) /**< \brief (ADC_ISR) End of Calibration Sequence */ +#define ADC_ISR_DRDY (0x1u << 24) /**< \brief (ADC_ISR) Data Ready */ +#define ADC_ISR_GOVRE (0x1u << 25) /**< \brief (ADC_ISR) General Overrun Error */ +#define ADC_ISR_COMPE (0x1u << 26) /**< \brief (ADC_ISR) Comparison Error */ +#define ADC_ISR_ENDRX (0x1u << 27) /**< \brief (ADC_ISR) End of RX Buffer */ +#define ADC_ISR_RXBUFF (0x1u << 28) /**< \brief (ADC_ISR) RX Buffer Full */ +/* -------- ADC_OVER : (ADC Offset: 0x3C) Overrun Status Register -------- */ +#define ADC_OVER_OVRE0 (0x1u << 0) /**< \brief (ADC_OVER) Overrun Error 0 */ +#define ADC_OVER_OVRE1 (0x1u << 1) /**< \brief (ADC_OVER) Overrun Error 1 */ +#define ADC_OVER_OVRE2 (0x1u << 2) /**< \brief (ADC_OVER) Overrun Error 2 */ +#define ADC_OVER_OVRE3 (0x1u << 3) /**< \brief (ADC_OVER) Overrun Error 3 */ +#define ADC_OVER_OVRE4 (0x1u << 4) /**< \brief (ADC_OVER) Overrun Error 4 */ +#define ADC_OVER_OVRE5 (0x1u << 5) /**< \brief (ADC_OVER) Overrun Error 5 */ +#define ADC_OVER_OVRE6 (0x1u << 6) /**< \brief (ADC_OVER) Overrun Error 6 */ +#define ADC_OVER_OVRE7 (0x1u << 7) /**< \brief (ADC_OVER) Overrun Error 7 */ +#define ADC_OVER_OVRE8 (0x1u << 8) /**< \brief (ADC_OVER) Overrun Error 8 */ +#define ADC_OVER_OVRE9 (0x1u << 9) /**< \brief (ADC_OVER) Overrun Error 9 */ +#define ADC_OVER_OVRE10 (0x1u << 10) /**< \brief (ADC_OVER) Overrun Error 10 */ +#define ADC_OVER_OVRE11 (0x1u << 11) /**< \brief (ADC_OVER) Overrun Error 11 */ +#define ADC_OVER_OVRE12 (0x1u << 12) /**< \brief (ADC_OVER) Overrun Error 12 */ +#define ADC_OVER_OVRE13 (0x1u << 13) /**< \brief (ADC_OVER) Overrun Error 13 */ +#define ADC_OVER_OVRE14 (0x1u << 14) /**< \brief (ADC_OVER) Overrun Error 14 */ +#define ADC_OVER_OVRE15 (0x1u << 15) /**< \brief (ADC_OVER) Overrun Error 15 */ +/* -------- ADC_EMR : (ADC Offset: 0x40) Extended Mode Register -------- */ +#define ADC_EMR_CMPMODE_Pos 0 +#define ADC_EMR_CMPMODE_Msk (0x3u << ADC_EMR_CMPMODE_Pos) /**< \brief (ADC_EMR) Comparison Mode */ +#define ADC_EMR_CMPMODE_LOW (0x0u << 0) /**< \brief (ADC_EMR) Generates an event when the converted data is lower than the low threshold of the window. */ +#define ADC_EMR_CMPMODE_HIGH (0x1u << 0) /**< \brief (ADC_EMR) Generates an event when the converted data is higher than the high threshold of the window. */ +#define ADC_EMR_CMPMODE_IN (0x2u << 0) /**< \brief (ADC_EMR) Generates an event when the converted data is in the comparison window. */ +#define ADC_EMR_CMPMODE_OUT (0x3u << 0) /**< \brief (ADC_EMR) Generates an event when the converted data is out of the comparison window. */ +#define ADC_EMR_CMPSEL_Pos 4 +#define ADC_EMR_CMPSEL_Msk (0xfu << ADC_EMR_CMPSEL_Pos) /**< \brief (ADC_EMR) Comparison Selected Channel */ +#define ADC_EMR_CMPSEL(value) ((ADC_EMR_CMPSEL_Msk & ((value) << ADC_EMR_CMPSEL_Pos))) +#define ADC_EMR_CMPALL (0x1u << 9) /**< \brief (ADC_EMR) Compare All Channels */ +#define ADC_EMR_TAG (0x1u << 24) /**< \brief (ADC_EMR) TAG of the ADC_LDCR register */ +/* -------- ADC_CWR : (ADC Offset: 0x44) Compare Window Register -------- */ +#define ADC_CWR_LOWTHRES_Pos 0 +#define ADC_CWR_LOWTHRES_Msk (0xfffu << ADC_CWR_LOWTHRES_Pos) /**< \brief (ADC_CWR) Low Threshold */ +#define ADC_CWR_LOWTHRES(value) ((ADC_CWR_LOWTHRES_Msk & ((value) << ADC_CWR_LOWTHRES_Pos))) +#define ADC_CWR_HIGHTHRES_Pos 16 +#define ADC_CWR_HIGHTHRES_Msk (0xfffu << ADC_CWR_HIGHTHRES_Pos) /**< \brief (ADC_CWR) High Threshold */ +#define ADC_CWR_HIGHTHRES(value) ((ADC_CWR_HIGHTHRES_Msk & ((value) << ADC_CWR_HIGHTHRES_Pos))) +/* -------- ADC_CGR : (ADC Offset: 0x48) Channel Gain Register -------- */ +#define ADC_CGR_GAIN0_Pos 0 +#define ADC_CGR_GAIN0_Msk (0x3u << ADC_CGR_GAIN0_Pos) /**< \brief (ADC_CGR) Gain for Channel 0 */ +#define ADC_CGR_GAIN0(value) ((ADC_CGR_GAIN0_Msk & ((value) << ADC_CGR_GAIN0_Pos))) +#define ADC_CGR_GAIN1_Pos 2 +#define ADC_CGR_GAIN1_Msk (0x3u << ADC_CGR_GAIN1_Pos) /**< \brief (ADC_CGR) Gain for Channel 1 */ +#define ADC_CGR_GAIN1(value) ((ADC_CGR_GAIN1_Msk & ((value) << ADC_CGR_GAIN1_Pos))) +#define ADC_CGR_GAIN2_Pos 4 +#define ADC_CGR_GAIN2_Msk (0x3u << ADC_CGR_GAIN2_Pos) /**< \brief (ADC_CGR) Gain for Channel 2 */ +#define ADC_CGR_GAIN2(value) ((ADC_CGR_GAIN2_Msk & ((value) << ADC_CGR_GAIN2_Pos))) +#define ADC_CGR_GAIN3_Pos 6 +#define ADC_CGR_GAIN3_Msk (0x3u << ADC_CGR_GAIN3_Pos) /**< \brief (ADC_CGR) Gain for Channel 3 */ +#define ADC_CGR_GAIN3(value) ((ADC_CGR_GAIN3_Msk & ((value) << ADC_CGR_GAIN3_Pos))) +#define ADC_CGR_GAIN4_Pos 8 +#define ADC_CGR_GAIN4_Msk (0x3u << ADC_CGR_GAIN4_Pos) /**< \brief (ADC_CGR) Gain for Channel 4 */ +#define ADC_CGR_GAIN4(value) ((ADC_CGR_GAIN4_Msk & ((value) << ADC_CGR_GAIN4_Pos))) +#define ADC_CGR_GAIN5_Pos 10 +#define ADC_CGR_GAIN5_Msk (0x3u << ADC_CGR_GAIN5_Pos) /**< \brief (ADC_CGR) Gain for Channel 5 */ +#define ADC_CGR_GAIN5(value) ((ADC_CGR_GAIN5_Msk & ((value) << ADC_CGR_GAIN5_Pos))) +#define ADC_CGR_GAIN6_Pos 12 +#define ADC_CGR_GAIN6_Msk (0x3u << ADC_CGR_GAIN6_Pos) /**< \brief (ADC_CGR) Gain for Channel 6 */ +#define ADC_CGR_GAIN6(value) ((ADC_CGR_GAIN6_Msk & ((value) << ADC_CGR_GAIN6_Pos))) +#define ADC_CGR_GAIN7_Pos 14 +#define ADC_CGR_GAIN7_Msk (0x3u << ADC_CGR_GAIN7_Pos) /**< \brief (ADC_CGR) Gain for Channel 7 */ +#define ADC_CGR_GAIN7(value) ((ADC_CGR_GAIN7_Msk & ((value) << ADC_CGR_GAIN7_Pos))) +#define ADC_CGR_GAIN8_Pos 16 +#define ADC_CGR_GAIN8_Msk (0x3u << ADC_CGR_GAIN8_Pos) /**< \brief (ADC_CGR) Gain for Channel 8 */ +#define ADC_CGR_GAIN8(value) ((ADC_CGR_GAIN8_Msk & ((value) << ADC_CGR_GAIN8_Pos))) +#define ADC_CGR_GAIN9_Pos 18 +#define ADC_CGR_GAIN9_Msk (0x3u << ADC_CGR_GAIN9_Pos) /**< \brief (ADC_CGR) Gain for Channel 9 */ +#define ADC_CGR_GAIN9(value) ((ADC_CGR_GAIN9_Msk & ((value) << ADC_CGR_GAIN9_Pos))) +#define ADC_CGR_GAIN10_Pos 20 +#define ADC_CGR_GAIN10_Msk (0x3u << ADC_CGR_GAIN10_Pos) /**< \brief (ADC_CGR) Gain for Channel 10 */ +#define ADC_CGR_GAIN10(value) ((ADC_CGR_GAIN10_Msk & ((value) << ADC_CGR_GAIN10_Pos))) +#define ADC_CGR_GAIN11_Pos 22 +#define ADC_CGR_GAIN11_Msk (0x3u << ADC_CGR_GAIN11_Pos) /**< \brief (ADC_CGR) Gain for Channel 11 */ +#define ADC_CGR_GAIN11(value) ((ADC_CGR_GAIN11_Msk & ((value) << ADC_CGR_GAIN11_Pos))) +#define ADC_CGR_GAIN12_Pos 24 +#define ADC_CGR_GAIN12_Msk (0x3u << ADC_CGR_GAIN12_Pos) /**< \brief (ADC_CGR) Gain for Channel 12 */ +#define ADC_CGR_GAIN12(value) ((ADC_CGR_GAIN12_Msk & ((value) << ADC_CGR_GAIN12_Pos))) +#define ADC_CGR_GAIN13_Pos 26 +#define ADC_CGR_GAIN13_Msk (0x3u << ADC_CGR_GAIN13_Pos) /**< \brief (ADC_CGR) Gain for Channel 13 */ +#define ADC_CGR_GAIN13(value) ((ADC_CGR_GAIN13_Msk & ((value) << ADC_CGR_GAIN13_Pos))) +#define ADC_CGR_GAIN14_Pos 28 +#define ADC_CGR_GAIN14_Msk (0x3u << ADC_CGR_GAIN14_Pos) /**< \brief (ADC_CGR) Gain for Channel 14 */ +#define ADC_CGR_GAIN14(value) ((ADC_CGR_GAIN14_Msk & ((value) << ADC_CGR_GAIN14_Pos))) +#define ADC_CGR_GAIN15_Pos 30 +#define ADC_CGR_GAIN15_Msk (0x3u << ADC_CGR_GAIN15_Pos) /**< \brief (ADC_CGR) Gain for Channel 15 */ +#define ADC_CGR_GAIN15(value) ((ADC_CGR_GAIN15_Msk & ((value) << ADC_CGR_GAIN15_Pos))) +/* -------- ADC_COR : (ADC Offset: 0x4C) Channel Offset Register -------- */ +#define ADC_COR_OFF0 (0x1u << 0) /**< \brief (ADC_COR) Offset for channel 0 */ +#define ADC_COR_OFF1 (0x1u << 1) /**< \brief (ADC_COR) Offset for channel 1 */ +#define ADC_COR_OFF2 (0x1u << 2) /**< \brief (ADC_COR) Offset for channel 2 */ +#define ADC_COR_OFF3 (0x1u << 3) /**< \brief (ADC_COR) Offset for channel 3 */ +#define ADC_COR_OFF4 (0x1u << 4) /**< \brief (ADC_COR) Offset for channel 4 */ +#define ADC_COR_OFF5 (0x1u << 5) /**< \brief (ADC_COR) Offset for channel 5 */ +#define ADC_COR_OFF6 (0x1u << 6) /**< \brief (ADC_COR) Offset for channel 6 */ +#define ADC_COR_OFF7 (0x1u << 7) /**< \brief (ADC_COR) Offset for channel 7 */ +#define ADC_COR_OFF8 (0x1u << 8) /**< \brief (ADC_COR) Offset for channel 8 */ +#define ADC_COR_OFF9 (0x1u << 9) /**< \brief (ADC_COR) Offset for channel 9 */ +#define ADC_COR_OFF10 (0x1u << 10) /**< \brief (ADC_COR) Offset for channel 10 */ +#define ADC_COR_OFF11 (0x1u << 11) /**< \brief (ADC_COR) Offset for channel 11 */ +#define ADC_COR_OFF12 (0x1u << 12) /**< \brief (ADC_COR) Offset for channel 12 */ +#define ADC_COR_OFF13 (0x1u << 13) /**< \brief (ADC_COR) Offset for channel 13 */ +#define ADC_COR_OFF14 (0x1u << 14) /**< \brief (ADC_COR) Offset for channel 14 */ +#define ADC_COR_OFF15 (0x1u << 15) /**< \brief (ADC_COR) Offset for channel 15 */ +#define ADC_COR_DIFF0 (0x1u << 16) /**< \brief (ADC_COR) Differential inputs for channel 0 */ +#define ADC_COR_DIFF1 (0x1u << 17) /**< \brief (ADC_COR) Differential inputs for channel 1 */ +#define ADC_COR_DIFF2 (0x1u << 18) /**< \brief (ADC_COR) Differential inputs for channel 2 */ +#define ADC_COR_DIFF3 (0x1u << 19) /**< \brief (ADC_COR) Differential inputs for channel 3 */ +#define ADC_COR_DIFF4 (0x1u << 20) /**< \brief (ADC_COR) Differential inputs for channel 4 */ +#define ADC_COR_DIFF5 (0x1u << 21) /**< \brief (ADC_COR) Differential inputs for channel 5 */ +#define ADC_COR_DIFF6 (0x1u << 22) /**< \brief (ADC_COR) Differential inputs for channel 6 */ +#define ADC_COR_DIFF7 (0x1u << 23) /**< \brief (ADC_COR) Differential inputs for channel 7 */ +#define ADC_COR_DIFF8 (0x1u << 24) /**< \brief (ADC_COR) Differential inputs for channel 8 */ +#define ADC_COR_DIFF9 (0x1u << 25) /**< \brief (ADC_COR) Differential inputs for channel 9 */ +#define ADC_COR_DIFF10 (0x1u << 26) /**< \brief (ADC_COR) Differential inputs for channel 10 */ +#define ADC_COR_DIFF11 (0x1u << 27) /**< \brief (ADC_COR) Differential inputs for channel 11 */ +#define ADC_COR_DIFF12 (0x1u << 28) /**< \brief (ADC_COR) Differential inputs for channel 12 */ +#define ADC_COR_DIFF13 (0x1u << 29) /**< \brief (ADC_COR) Differential inputs for channel 13 */ +#define ADC_COR_DIFF14 (0x1u << 30) /**< \brief (ADC_COR) Differential inputs for channel 14 */ +#define ADC_COR_DIFF15 (0x1u << 31) /**< \brief (ADC_COR) Differential inputs for channel 15 */ +/* -------- ADC_CDR[16] : (ADC Offset: 0x50) Channel Data Register -------- */ +#define ADC_CDR_DATA_Pos 0 +#define ADC_CDR_DATA_Msk (0xfffu << ADC_CDR_DATA_Pos) /**< \brief (ADC_CDR[16]) Converted Data */ +/* -------- ADC_ACR : (ADC Offset: 0x94) Analog Control Register -------- */ +#define ADC_ACR_TSON (0x1u << 4) /**< \brief (ADC_ACR) Temperature Sensor On */ +#define ADC_ACR_IBCTL_Pos 8 +#define ADC_ACR_IBCTL_Msk (0x3u << ADC_ACR_IBCTL_Pos) /**< \brief (ADC_ACR) ADC Bias Current Control */ +#define ADC_ACR_IBCTL(value) ((ADC_ACR_IBCTL_Msk & ((value) << ADC_ACR_IBCTL_Pos))) +/* -------- ADC_WPMR : (ADC Offset: 0xE4) Write Protect Mode Register -------- */ +#define ADC_WPMR_WPEN (0x1u << 0) /**< \brief (ADC_WPMR) Write Protect Enable */ +#define ADC_WPMR_WPKEY_Pos 8 +#define ADC_WPMR_WPKEY_Msk (0xffffffu << ADC_WPMR_WPKEY_Pos) /**< \brief (ADC_WPMR) Write Protect KEY */ +#define ADC_WPMR_WPKEY_PASSWD (0x414443u << 8) /**< \brief (ADC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0 */ +/* -------- ADC_WPSR : (ADC Offset: 0xE8) Write Protect Status Register -------- */ +#define ADC_WPSR_WPVS (0x1u << 0) /**< \brief (ADC_WPSR) Write Protect Violation Status */ +#define ADC_WPSR_WPVSRC_Pos 8 +#define ADC_WPSR_WPVSRC_Msk (0xffffu << ADC_WPSR_WPVSRC_Pos) /**< \brief (ADC_WPSR) Write Protect Violation Source */ +/* -------- ADC_RPR : (ADC Offset: 0x100) Receive Pointer Register -------- */ +#define ADC_RPR_RXPTR_Pos 0 +#define ADC_RPR_RXPTR_Msk (0xffffffffu << ADC_RPR_RXPTR_Pos) /**< \brief (ADC_RPR) Receive Pointer Register */ +#define ADC_RPR_RXPTR(value) ((ADC_RPR_RXPTR_Msk & ((value) << ADC_RPR_RXPTR_Pos))) +/* -------- ADC_RCR : (ADC Offset: 0x104) Receive Counter Register -------- */ +#define ADC_RCR_RXCTR_Pos 0 +#define ADC_RCR_RXCTR_Msk (0xffffu << ADC_RCR_RXCTR_Pos) /**< \brief (ADC_RCR) Receive Counter Register */ +#define ADC_RCR_RXCTR(value) ((ADC_RCR_RXCTR_Msk & ((value) << ADC_RCR_RXCTR_Pos))) +/* -------- ADC_RNPR : (ADC Offset: 0x110) Receive Next Pointer Register -------- */ +#define ADC_RNPR_RXNPTR_Pos 0 +#define ADC_RNPR_RXNPTR_Msk (0xffffffffu << ADC_RNPR_RXNPTR_Pos) /**< \brief (ADC_RNPR) Receive Next Pointer */ +#define ADC_RNPR_RXNPTR(value) ((ADC_RNPR_RXNPTR_Msk & ((value) << ADC_RNPR_RXNPTR_Pos))) +/* -------- ADC_RNCR : (ADC Offset: 0x114) Receive Next Counter Register -------- */ +#define ADC_RNCR_RXNCTR_Pos 0 +#define ADC_RNCR_RXNCTR_Msk (0xffffu << ADC_RNCR_RXNCTR_Pos) /**< \brief (ADC_RNCR) Receive Next Counter */ +#define ADC_RNCR_RXNCTR(value) ((ADC_RNCR_RXNCTR_Msk & ((value) << ADC_RNCR_RXNCTR_Pos))) +/* -------- ADC_PTCR : (ADC Offset: 0x120) Transfer Control Register -------- */ +#define ADC_PTCR_RXTEN (0x1u << 0) /**< \brief (ADC_PTCR) Receiver Transfer Enable */ +#define ADC_PTCR_RXTDIS (0x1u << 1) /**< \brief (ADC_PTCR) Receiver Transfer Disable */ +#define ADC_PTCR_TXTEN (0x1u << 8) /**< \brief (ADC_PTCR) Transmitter Transfer Enable */ +#define ADC_PTCR_TXTDIS (0x1u << 9) /**< \brief (ADC_PTCR) Transmitter Transfer Disable */ +/* -------- ADC_PTSR : (ADC Offset: 0x124) Transfer Status Register -------- */ +#define ADC_PTSR_RXTEN (0x1u << 0) /**< \brief (ADC_PTSR) Receiver Transfer Enable */ +#define ADC_PTSR_TXTEN (0x1u << 8) /**< \brief (ADC_PTSR) Transmitter Transfer Enable */ + +/*@}*/ + + +#endif /* _SAM4S_ADC_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_chipid.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_chipid.h new file mode 100644 index 0000000..c1a66ec --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_chipid.h @@ -0,0 +1,128 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_CHIPID_COMPONENT_ +#define _SAM4S_CHIPID_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Chip Identifier */ +/* ============================================================================= */ +/** \addtogroup SAM4S_CHIPID Chip Identifier */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Chipid hardware registers */ +typedef struct { + __I uint32_t CHIPID_CIDR; /**< \brief (Chipid Offset: 0x0) Chip ID Register */ + __I uint32_t CHIPID_EXID; /**< \brief (Chipid Offset: 0x4) Chip ID Extension Register */ +} Chipid; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- CHIPID_CIDR : (CHIPID Offset: 0x0) Chip ID Register -------- */ +#define CHIPID_CIDR_VERSION_Pos 0 +#define CHIPID_CIDR_VERSION_Msk (0x1fu << CHIPID_CIDR_VERSION_Pos) /**< \brief (CHIPID_CIDR) Version of the Device */ +#define CHIPID_CIDR_EPROC_Pos 5 +#define CHIPID_CIDR_EPROC_Msk (0x7u << CHIPID_CIDR_EPROC_Pos) /**< \brief (CHIPID_CIDR) Embedded Processor */ +#define CHIPID_CIDR_EPROC_ARM946ES (0x1u << 5) /**< \brief (CHIPID_CIDR) ARM946ES */ +#define CHIPID_CIDR_EPROC_ARM7TDMI (0x2u << 5) /**< \brief (CHIPID_CIDR) ARM7TDMI */ +#define CHIPID_CIDR_EPROC_CM3 (0x3u << 5) /**< \brief (CHIPID_CIDR) Cortex-M3 */ +#define CHIPID_CIDR_EPROC_ARM920T (0x4u << 5) /**< \brief (CHIPID_CIDR) ARM920T */ +#define CHIPID_CIDR_EPROC_ARM926EJS (0x5u << 5) /**< \brief (CHIPID_CIDR) ARM926EJS */ +#define CHIPID_CIDR_EPROC_CA5 (0x6u << 5) /**< \brief (CHIPID_CIDR) Cortex-A5 */ +#define CHIPID_CIDR_EPROC_CM4 (0x7u << 5) /**< \brief (CHIPID_CIDR) Cortex-M4 */ +#define CHIPID_CIDR_NVPSIZ_Pos 8 +#define CHIPID_CIDR_NVPSIZ_Msk (0xfu << CHIPID_CIDR_NVPSIZ_Pos) /**< \brief (CHIPID_CIDR) Nonvolatile Program Memory Size */ +#define CHIPID_CIDR_NVPSIZ_NONE (0x0u << 8) /**< \brief (CHIPID_CIDR) None */ +#define CHIPID_CIDR_NVPSIZ_8K (0x1u << 8) /**< \brief (CHIPID_CIDR) 8 Kbytes */ +#define CHIPID_CIDR_NVPSIZ_16K (0x2u << 8) /**< \brief (CHIPID_CIDR) 16 Kbytes */ +#define CHIPID_CIDR_NVPSIZ_32K (0x3u << 8) /**< \brief (CHIPID_CIDR) 32 Kbytes */ +#define CHIPID_CIDR_NVPSIZ_64K (0x5u << 8) /**< \brief (CHIPID_CIDR) 64 Kbytes */ +#define CHIPID_CIDR_NVPSIZ_128K (0x7u << 8) /**< \brief (CHIPID_CIDR) 128 Kbytes */ +#define CHIPID_CIDR_NVPSIZ_160K (0x8u << 8) /**< \brief (CHIPID_CIDR) 160 Kbytes */ +#define CHIPID_CIDR_NVPSIZ_256K (0x9u << 8) /**< \brief (CHIPID_CIDR) 256 Kbytes */ +#define CHIPID_CIDR_NVPSIZ_512K (0xAu << 8) /**< \brief (CHIPID_CIDR) 512 Kbytes */ +#define CHIPID_CIDR_NVPSIZ_1024K (0xCu << 8) /**< \brief (CHIPID_CIDR) 1024 Kbytes */ +#define CHIPID_CIDR_NVPSIZ_2048K (0xEu << 8) /**< \brief (CHIPID_CIDR) 2048 Kbytes */ +#define CHIPID_CIDR_NVPSIZ2_Pos 12 +#define CHIPID_CIDR_NVPSIZ2_Msk (0xfu << CHIPID_CIDR_NVPSIZ2_Pos) /**< \brief (CHIPID_CIDR) Second Nonvolatile Program Memory Size */ +#define CHIPID_CIDR_NVPSIZ2_NONE (0x0u << 12) /**< \brief (CHIPID_CIDR) None */ +#define CHIPID_CIDR_NVPSIZ2_8K (0x1u << 12) /**< \brief (CHIPID_CIDR) 8 Kbytes */ +#define CHIPID_CIDR_NVPSIZ2_16K (0x2u << 12) /**< \brief (CHIPID_CIDR) 16 Kbytes */ +#define CHIPID_CIDR_NVPSIZ2_32K (0x3u << 12) /**< \brief (CHIPID_CIDR) 32 Kbytes */ +#define CHIPID_CIDR_NVPSIZ2_64K (0x5u << 12) /**< \brief (CHIPID_CIDR) 64 Kbytes */ +#define CHIPID_CIDR_NVPSIZ2_128K (0x7u << 12) /**< \brief (CHIPID_CIDR) 128 Kbytes */ +#define CHIPID_CIDR_NVPSIZ2_256K (0x9u << 12) /**< \brief (CHIPID_CIDR) 256 Kbytes */ +#define CHIPID_CIDR_NVPSIZ2_512K (0xAu << 12) /**< \brief (CHIPID_CIDR) 512 Kbytes */ +#define CHIPID_CIDR_NVPSIZ2_1024K (0xCu << 12) /**< \brief (CHIPID_CIDR) 1024 Kbytes */ +#define CHIPID_CIDR_NVPSIZ2_2048K (0xEu << 12) /**< \brief (CHIPID_CIDR) 2048 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_Pos 16 +#define CHIPID_CIDR_SRAMSIZ_Msk (0xfu << CHIPID_CIDR_SRAMSIZ_Pos) /**< \brief (CHIPID_CIDR) Internal SRAM Size */ +#define CHIPID_CIDR_SRAMSIZ_48K (0x0u << 16) /**< \brief (CHIPID_CIDR) 48 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_192K (0x1u << 16) /**< \brief (CHIPID_CIDR) 192 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_384K (0x2u << 16) /**< \brief (CHIPID_CIDR) 384 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_6K (0x3u << 16) /**< \brief (CHIPID_CIDR) 6 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_24K (0x4u << 16) /**< \brief (CHIPID_CIDR) 24 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_4K (0x5u << 16) /**< \brief (CHIPID_CIDR) 4 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_80K (0x6u << 16) /**< \brief (CHIPID_CIDR) 80 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_160K (0x7u << 16) /**< \brief (CHIPID_CIDR) 160 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_8K (0x8u << 16) /**< \brief (CHIPID_CIDR) 8 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_16K (0x9u << 16) /**< \brief (CHIPID_CIDR) 16 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_32K (0xAu << 16) /**< \brief (CHIPID_CIDR) 32 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_64K (0xBu << 16) /**< \brief (CHIPID_CIDR) 64 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_128K (0xCu << 16) /**< \brief (CHIPID_CIDR) 128 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_256K (0xDu << 16) /**< \brief (CHIPID_CIDR) 256 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_96K (0xEu << 16) /**< \brief (CHIPID_CIDR) 96 Kbytes */ +#define CHIPID_CIDR_SRAMSIZ_512K (0xFu << 16) /**< \brief (CHIPID_CIDR) 512 Kbytes */ +#define CHIPID_CIDR_ARCH_Pos 20 +#define CHIPID_CIDR_ARCH_Msk (0xffu << CHIPID_CIDR_ARCH_Pos) /**< \brief (CHIPID_CIDR) Architecture Identifier */ +#define CHIPID_CIDR_ARCH_SAM4SxA (0x88u << 20) /**< \brief (CHIPID_CIDR) SAM4SxA Series (48-pin version) */ +#define CHIPID_CIDR_ARCH_SAM4SxB (0x89u << 20) /**< \brief (CHIPID_CIDR) SAM4SxB Series (64-pin version) */ +#define CHIPID_CIDR_ARCH_SAM4SxC (0x8Au << 20) /**< \brief (CHIPID_CIDR) SAM4SxC Series (100-pin version) */ +#define CHIPID_CIDR_ARCH_SAM4SDxB (0x99u << 20) /**< \brief (CHIPID_CIDR) SAM4SDxB Series (64-pin version) */ +#define CHIPID_CIDR_ARCH_SAM4SDxC (0x9Au << 20) /**< \brief (CHIPID_CIDR) SAM4SDxC Series (100-pin version) */ +#define CHIPID_CIDR_NVPTYP_Pos 28 +#define CHIPID_CIDR_NVPTYP_Msk (0x7u << CHIPID_CIDR_NVPTYP_Pos) /**< \brief (CHIPID_CIDR) Nonvolatile Program Memory Type */ +#define CHIPID_CIDR_NVPTYP_ROM (0x0u << 28) /**< \brief (CHIPID_CIDR) ROM */ +#define CHIPID_CIDR_NVPTYP_ROMLESS (0x1u << 28) /**< \brief (CHIPID_CIDR) ROMless or on-chip Flash */ +#define CHIPID_CIDR_NVPTYP_FLASH (0x2u << 28) /**< \brief (CHIPID_CIDR) Embedded Flash Memory */ +#define CHIPID_CIDR_NVPTYP_ROM_FLASH (0x3u << 28) /**< \brief (CHIPID_CIDR) ROM and Embedded Flash Memory- NVPSIZ is ROM size- NVPSIZ2 is Flash size */ +#define CHIPID_CIDR_NVPTYP_SRAM (0x4u << 28) /**< \brief (CHIPID_CIDR) SRAM emulating ROM */ +#define CHIPID_CIDR_EXT (0x1u << 31) /**< \brief (CHIPID_CIDR) Extension Flag */ +/* -------- CHIPID_EXID : (CHIPID Offset: 0x4) Chip ID Extension Register -------- */ +#define CHIPID_EXID_EXID_Pos 0 +#define CHIPID_EXID_EXID_Msk (0xffffffffu << CHIPID_EXID_EXID_Pos) /**< \brief (CHIPID_EXID) Chip ID Extension */ + +/*@}*/ + + +#endif /* _SAM4S_CHIPID_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_cmcc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_cmcc.h new file mode 100644 index 0000000..f933a08 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_cmcc.h @@ -0,0 +1,120 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_CMCC_COMPONENT_ +#define _SAM4S_CMCC_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Cortex M Cache Controller */ +/* ============================================================================= */ +/** \addtogroup SAM4S_CMCC Cortex M Cache Controller */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Cmcc hardware registers */ +typedef struct { + __I uint32_t CMCC_TYPE; /**< \brief (Cmcc Offset: 0x00) Cache Type Register */ + __IO uint32_t CMCC_CFG; /**< \brief (Cmcc Offset: 0x04) Cache Configuration Register */ + __O uint32_t CMCC_CTRL; /**< \brief (Cmcc Offset: 0x08) Cache Control Register */ + __I uint32_t CMCC_SR; /**< \brief (Cmcc Offset: 0x0C) Cache Status Register */ + __I uint32_t Reserved1[4]; + __O uint32_t CMCC_MAINT0; /**< \brief (Cmcc Offset: 0x20) Cache Maintenance Register 0 */ + __O uint32_t CMCC_MAINT1; /**< \brief (Cmcc Offset: 0x24) Cache Maintenance Register 1 */ + __IO uint32_t CMCC_MCFG; /**< \brief (Cmcc Offset: 0x28) Cache Monitor Configuration Register */ + __IO uint32_t CMCC_MEN; /**< \brief (Cmcc Offset: 0x2C) Cache Monitor Enable Register */ + __O uint32_t CMCC_MCTRL; /**< \brief (Cmcc Offset: 0x30) Cache Monitor Control Register */ + __I uint32_t CMCC_MSR; /**< \brief (Cmcc Offset: 0x34) Cache Monitor Status Register */ +} Cmcc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- CMCC_TYPE : (CMCC Offset: 0x00) Cache Type Register -------- */ +#define CMCC_TYPE_AP (0x1u << 0) /**< \brief (CMCC_TYPE) Access Port Access Allowed */ +#define CMCC_TYPE_GCLK (0x1u << 1) /**< \brief (CMCC_TYPE) Dynamic Clock Gating Supported */ +#define CMCC_TYPE_RANDP (0x1u << 2) /**< \brief (CMCC_TYPE) Random Selection Policy Supported */ +#define CMCC_TYPE_LRUP (0x1u << 3) /**< \brief (CMCC_TYPE) Least Recently Used Policy Supported */ +#define CMCC_TYPE_RRP (0x1u << 4) /**< \brief (CMCC_TYPE) Random Selection Policy Supported */ +#define CMCC_TYPE_WAYNUM_Pos 5 +#define CMCC_TYPE_WAYNUM_Msk (0x3u << CMCC_TYPE_WAYNUM_Pos) /**< \brief (CMCC_TYPE) Number of Way */ +#define CMCC_TYPE_WAYNUM_DMAPPED (0x0u << 5) /**< \brief (CMCC_TYPE) Direct Mapped Cache */ +#define CMCC_TYPE_WAYNUM_ARCH2WAY (0x1u << 5) /**< \brief (CMCC_TYPE) 2-WAY set associative */ +#define CMCC_TYPE_WAYNUM_ARCH4WAY (0x2u << 5) /**< \brief (CMCC_TYPE) 4-WAY set associative */ +#define CMCC_TYPE_WAYNUM_ARCH8WAY (0x3u << 5) /**< \brief (CMCC_TYPE) 8-WAY set associative */ +#define CMCC_TYPE_LCKDOWN (0x1u << 7) /**< \brief (CMCC_TYPE) Lock Down Supported */ +#define CMCC_TYPE_CSIZE_Pos 8 +#define CMCC_TYPE_CSIZE_Msk (0x7u << CMCC_TYPE_CSIZE_Pos) /**< \brief (CMCC_TYPE) Cache Size */ +#define CMCC_TYPE_CSIZE_CSIZE_1KB (0x0u << 8) /**< \brief (CMCC_TYPE) Cache Size 1 Kbytes */ +#define CMCC_TYPE_CSIZE_CSIZE_2KB (0x1u << 8) /**< \brief (CMCC_TYPE) Cache Size 2 Kbytes */ +#define CMCC_TYPE_CSIZE_CSIZE_4KB (0x2u << 8) /**< \brief (CMCC_TYPE) Cache Size 4 Kbytes */ +#define CMCC_TYPE_CSIZE_CSIZE_8KB (0x3u << 8) /**< \brief (CMCC_TYPE) Cache Size 8 Kbytes */ +#define CMCC_TYPE_CLSIZE_Pos 11 +#define CMCC_TYPE_CLSIZE_Msk (0x7u << CMCC_TYPE_CLSIZE_Pos) /**< \brief (CMCC_TYPE) Cache Size */ +#define CMCC_TYPE_CLSIZE_CLSIZE_1KB (0x0u << 11) /**< \brief (CMCC_TYPE) 4 Bytes */ +#define CMCC_TYPE_CLSIZE_CLSIZE_2KB (0x1u << 11) /**< \brief (CMCC_TYPE) 8 Bytes */ +#define CMCC_TYPE_CLSIZE_CLSIZE_4KB (0x2u << 11) /**< \brief (CMCC_TYPE) 16 Bytes */ +#define CMCC_TYPE_CLSIZE_CLSIZE_8KB (0x3u << 11) /**< \brief (CMCC_TYPE) 32 Bytes */ +/* -------- CMCC_CFG : (CMCC Offset: 0x04) Cache Configuration Register -------- */ +#define CMCC_CFG_GCLKDIS (0x1u << 0) /**< \brief (CMCC_CFG) Disable Clock Gating */ +/* -------- CMCC_CTRL : (CMCC Offset: 0x08) Cache Control Register -------- */ +#define CMCC_CTRL_CEN (0x1u << 0) /**< \brief (CMCC_CTRL) Cache Controller Enable */ +/* -------- CMCC_SR : (CMCC Offset: 0x0C) Cache Status Register -------- */ +#define CMCC_SR_CSTS (0x1u << 0) /**< \brief (CMCC_SR) Cache Controller Status */ +/* -------- CMCC_MAINT0 : (CMCC Offset: 0x20) Cache Maintenance Register 0 -------- */ +#define CMCC_MAINT0_INVALL (0x1u << 0) /**< \brief (CMCC_MAINT0) Cache Controller Invalidate All */ +/* -------- CMCC_MAINT1 : (CMCC Offset: 0x24) Cache Maintenance Register 1 -------- */ +#define CMCC_MAINT1_INDEX_Pos 4 +#define CMCC_MAINT1_INDEX_Msk (0x1fu << CMCC_MAINT1_INDEX_Pos) /**< \brief (CMCC_MAINT1) Invalidate Index */ +#define CMCC_MAINT1_INDEX(value) ((CMCC_MAINT1_INDEX_Msk & ((value) << CMCC_MAINT1_INDEX_Pos))) +#define CMCC_MAINT1_WAY_Pos 30 +#define CMCC_MAINT1_WAY_Msk (0x3u << CMCC_MAINT1_WAY_Pos) /**< \brief (CMCC_MAINT1) Invalidate Way */ +#define CMCC_MAINT1_WAY_WAY0 (0x0u << 30) /**< \brief (CMCC_MAINT1) Way 0 is selection for index invalidation */ +#define CMCC_MAINT1_WAY_WAY1 (0x1u << 30) /**< \brief (CMCC_MAINT1) Way 1 is selection for index invalidation */ +#define CMCC_MAINT1_WAY_WAY2 (0x2u << 30) /**< \brief (CMCC_MAINT1) Way 2 is selection for index invalidation */ +#define CMCC_MAINT1_WAY_WAY3 (0x3u << 30) /**< \brief (CMCC_MAINT1) Way 3 is selection for index invalidation */ +/* -------- CMCC_MCFG : (CMCC Offset: 0x28) Cache Monitor Configuration Register -------- */ +#define CMCC_MCFG_MODE_Pos 0 +#define CMCC_MCFG_MODE_Msk (0x3u << CMCC_MCFG_MODE_Pos) /**< \brief (CMCC_MCFG) Cache Controller Monitor Counter Mode */ +#define CMCC_MCFG_MODE_CYCLE_COUNT (0x0u << 0) /**< \brief (CMCC_MCFG) Cycle counter */ +#define CMCC_MCFG_MODE_IHIT_COUNT (0x1u << 0) /**< \brief (CMCC_MCFG) Instruction hit counter */ +#define CMCC_MCFG_MODE_DHIT_COUNT (0x2u << 0) /**< \brief (CMCC_MCFG) Data hit counter */ +/* -------- CMCC_MEN : (CMCC Offset: 0x2C) Cache Monitor Enable Register -------- */ +#define CMCC_MEN_MENABLE (0x1u << 0) /**< \brief (CMCC_MEN) Cache Controller Monitor Enable */ +/* -------- CMCC_MCTRL : (CMCC Offset: 0x30) Cache Monitor Control Register -------- */ +#define CMCC_MCTRL_SWRST (0x1u << 0) /**< \brief (CMCC_MCTRL) Monitor */ +/* -------- CMCC_MSR : (CMCC Offset: 0x34) Cache Monitor Status Register -------- */ +#define CMCC_MSR_EVENT_CNT_Pos 0 +#define CMCC_MSR_EVENT_CNT_Msk (0xffffffffu << CMCC_MSR_EVENT_CNT_Pos) /**< \brief (CMCC_MSR) Monitor Event Counter */ + +/*@}*/ + + +#endif /* _SAM4S_CMCC_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_crccu.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_crccu.h new file mode 100644 index 0000000..35e8fba --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_crccu.h @@ -0,0 +1,112 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_CRCCU_COMPONENT_ +#define _SAM4S_CRCCU_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Cyclic Redundancy Check Calculation Unit */ +/* ============================================================================= */ +/** \addtogroup SAM4S_CRCCU Cyclic Redundancy Check Calculation Unit */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Crccu hardware registers */ +typedef struct { + __IO uint32_t CRCCU_DSCR; /**< \brief (Crccu Offset: 0x00000000) CRCCU Descriptor Base Register */ + __I uint32_t Reserved1[1]; + __O uint32_t CRCCU_DMA_EN; /**< \brief (Crccu Offset: 0x00000008) CRCCU DMA Enable Register */ + __O uint32_t CRCCU_DMA_DIS; /**< \brief (Crccu Offset: 0x0000000C) CRCCU DMA Disable Register */ + __I uint32_t CRCCU_DMA_SR; /**< \brief (Crccu Offset: 0x00000010) CRCCU DMA Status Register */ + __O uint32_t CRCCU_DMA_IER; /**< \brief (Crccu Offset: 0x00000014) CRCCU DMA Interrupt Enable Register */ + __O uint32_t CRCCU_DMA_IDR; /**< \brief (Crccu Offset: 0x00000018) CRCCU DMA Interrupt Disable Register */ + __I uint32_t CRCCU_DMA_IMR; /**< \brief (Crccu Offset: 0x0000001C) CRCCU DMA Interrupt Mask Register */ + __I uint32_t CRCCU_DMA_ISR; /**< \brief (Crccu Offset: 0x00000020) CRCCU DMA Interrupt Status Register */ + __I uint32_t Reserved2[4]; + __O uint32_t CRCCU_CR; /**< \brief (Crccu Offset: 0x00000034) CRCCU Control Register */ + __IO uint32_t CRCCU_MR; /**< \brief (Crccu Offset: 0x00000038) CRCCU Mode Register */ + __I uint32_t CRCCU_SR; /**< \brief (Crccu Offset: 0x0000003C) CRCCU Status Register */ + __O uint32_t CRCCU_IER; /**< \brief (Crccu Offset: 0x00000040) CRCCU Interrupt Enable Register */ + __O uint32_t CRCCU_IDR; /**< \brief (Crccu Offset: 0x00000044) CRCCU Interrupt Disable Register */ + __I uint32_t CRCCU_IMR; /**< \brief (Crccu Offset: 0x00000048) CRCCU Interrupt Mask Register */ + __I uint32_t CRCCU_ISR; /**< \brief (Crccu Offset: 0x0000004C) CRCCU Interrupt Status Register */ +} Crccu; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- CRCCU_DSCR : (CRCCU Offset: 0x00000000) CRCCU Descriptor Base Register -------- */ +#define CRCCU_DSCR_DSCR_Pos 9 +#define CRCCU_DSCR_DSCR_Msk (0x7fffffu << CRCCU_DSCR_DSCR_Pos) /**< \brief (CRCCU_DSCR) Descriptor Base Address */ +#define CRCCU_DSCR_DSCR(value) ((CRCCU_DSCR_DSCR_Msk & ((value) << CRCCU_DSCR_DSCR_Pos))) +/* -------- CRCCU_DMA_EN : (CRCCU Offset: 0x00000008) CRCCU DMA Enable Register -------- */ +#define CRCCU_DMA_EN_DMAEN (0x1u << 0) /**< \brief (CRCCU_DMA_EN) DMA Enable Register */ +/* -------- CRCCU_DMA_DIS : (CRCCU Offset: 0x0000000C) CRCCU DMA Disable Register -------- */ +#define CRCCU_DMA_DIS_DMADIS (0x1u << 0) /**< \brief (CRCCU_DMA_DIS) DMA Disable Register */ +/* -------- CRCCU_DMA_SR : (CRCCU Offset: 0x00000010) CRCCU DMA Status Register -------- */ +#define CRCCU_DMA_SR_DMASR (0x1u << 0) /**< \brief (CRCCU_DMA_SR) DMA Status Register */ +/* -------- CRCCU_DMA_IER : (CRCCU Offset: 0x00000014) CRCCU DMA Interrupt Enable Register -------- */ +#define CRCCU_DMA_IER_DMAIER (0x1u << 0) /**< \brief (CRCCU_DMA_IER) Interrupt Enable register */ +/* -------- CRCCU_DMA_IDR : (CRCCU Offset: 0x00000018) CRCCU DMA Interrupt Disable Register -------- */ +#define CRCCU_DMA_IDR_DMAIDR (0x1u << 0) /**< \brief (CRCCU_DMA_IDR) Interrupt Disable register */ +/* -------- CRCCU_DMA_IMR : (CRCCU Offset: 0x0000001C) CRCCU DMA Interrupt Mask Register -------- */ +#define CRCCU_DMA_IMR_DMAIMR (0x1u << 0) /**< \brief (CRCCU_DMA_IMR) Interrupt Mask Register */ +/* -------- CRCCU_DMA_ISR : (CRCCU Offset: 0x00000020) CRCCU DMA Interrupt Status Register -------- */ +#define CRCCU_DMA_ISR_DMAISR (0x1u << 0) /**< \brief (CRCCU_DMA_ISR) Interrupt Status register */ +/* -------- CRCCU_CR : (CRCCU Offset: 0x00000034) CRCCU Control Register -------- */ +#define CRCCU_CR_RESET (0x1u << 0) /**< \brief (CRCCU_CR) CRC Computation Reset */ +/* -------- CRCCU_MR : (CRCCU Offset: 0x00000038) CRCCU Mode Register -------- */ +#define CRCCU_MR_ENABLE (0x1u << 0) /**< \brief (CRCCU_MR) CRC Enable */ +#define CRCCU_MR_COMPARE (0x1u << 1) /**< \brief (CRCCU_MR) CRC Compare */ +#define CRCCU_MR_PTYPE_Pos 2 +#define CRCCU_MR_PTYPE_Msk (0x3u << CRCCU_MR_PTYPE_Pos) /**< \brief (CRCCU_MR) Primitive Polynomial */ +#define CRCCU_MR_PTYPE_CCITT8023 (0x0u << 2) /**< \brief (CRCCU_MR) Polynom 0x04C11DB7 */ +#define CRCCU_MR_PTYPE_CASTAGNOLI (0x1u << 2) /**< \brief (CRCCU_MR) Polynom 0x1EDC6F41 */ +#define CRCCU_MR_PTYPE_CCITT16 (0x2u << 2) /**< \brief (CRCCU_MR) Polynom 0x1021 */ +#define CRCCU_MR_DIVIDER_Pos 4 +#define CRCCU_MR_DIVIDER_Msk (0xfu << CRCCU_MR_DIVIDER_Pos) /**< \brief (CRCCU_MR) Request Divider */ +#define CRCCU_MR_DIVIDER(value) ((CRCCU_MR_DIVIDER_Msk & ((value) << CRCCU_MR_DIVIDER_Pos))) +/* -------- CRCCU_SR : (CRCCU Offset: 0x0000003C) CRCCU Status Register -------- */ +#define CRCCU_SR_CRC_Pos 0 +#define CRCCU_SR_CRC_Msk (0xffffffffu << CRCCU_SR_CRC_Pos) /**< \brief (CRCCU_SR) Cyclic Redundancy Check Value */ +/* -------- CRCCU_IER : (CRCCU Offset: 0x00000040) CRCCU Interrupt Enable Register -------- */ +#define CRCCU_IER_ERRIER (0x1u << 0) /**< \brief (CRCCU_IER) CRC Error Interrupt Enable */ +/* -------- CRCCU_IDR : (CRCCU Offset: 0x00000044) CRCCU Interrupt Disable Register -------- */ +#define CRCCU_IDR_ERRIDR (0x1u << 0) /**< \brief (CRCCU_IDR) CRC Error Interrupt Disable */ +/* -------- CRCCU_IMR : (CRCCU Offset: 0x00000048) CRCCU Interrupt Mask Register -------- */ +#define CRCCU_IMR_ERRIMR (0x1u << 0) /**< \brief (CRCCU_IMR) CRC Error Interrupt Mask */ +/* -------- CRCCU_ISR : (CRCCU Offset: 0x0000004C) CRCCU Interrupt Status Register -------- */ +#define CRCCU_ISR_ERRISR (0x1u << 0) /**< \brief (CRCCU_ISR) CRC Error Interrupt Status */ + +/*@}*/ + + +#endif /* _SAM4S_CRCCU_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_dacc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_dacc.h new file mode 100644 index 0000000..b94954d --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_dacc.h @@ -0,0 +1,248 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_DACC_COMPONENT_ +#define _SAM4S_DACC_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Digital-to-Analog Converter Controller */ +/* ============================================================================= */ +/** \addtogroup SAM4S_DACC Digital-to-Analog Converter Controller */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Dacc hardware registers */ +typedef struct { + __O uint32_t DACC_CR; /**< \brief (Dacc Offset: 0x00) Control Register */ + __IO uint32_t DACC_MR; /**< \brief (Dacc Offset: 0x04) Mode Register */ + __I uint32_t Reserved1[2]; + __O uint32_t DACC_CHER; /**< \brief (Dacc Offset: 0x10) Channel Enable Register */ + __O uint32_t DACC_CHDR; /**< \brief (Dacc Offset: 0x14) Channel Disable Register */ + __I uint32_t DACC_CHSR; /**< \brief (Dacc Offset: 0x18) Channel Status Register */ + __I uint32_t Reserved2[1]; + __O uint32_t DACC_CDR; /**< \brief (Dacc Offset: 0x20) Conversion Data Register */ + __O uint32_t DACC_IER; /**< \brief (Dacc Offset: 0x24) Interrupt Enable Register */ + __O uint32_t DACC_IDR; /**< \brief (Dacc Offset: 0x28) Interrupt Disable Register */ + __I uint32_t DACC_IMR; /**< \brief (Dacc Offset: 0x2C) Interrupt Mask Register */ + __I uint32_t DACC_ISR; /**< \brief (Dacc Offset: 0x30) Interrupt Status Register */ + __I uint32_t Reserved3[24]; + __IO uint32_t DACC_ACR; /**< \brief (Dacc Offset: 0x94) Analog Current Register */ + __I uint32_t Reserved4[19]; + __IO uint32_t DACC_WPMR; /**< \brief (Dacc Offset: 0xE4) Write Protect Mode register */ + __I uint32_t DACC_WPSR; /**< \brief (Dacc Offset: 0xE8) Write Protect Status register */ + __I uint32_t Reserved5[7]; + __IO uint32_t DACC_TPR; /**< \brief (Dacc Offset: 0x108) Transmit Pointer Register */ + __IO uint32_t DACC_TCR; /**< \brief (Dacc Offset: 0x10C) Transmit Counter Register */ + __I uint32_t Reserved6[2]; + __IO uint32_t DACC_TNPR; /**< \brief (Dacc Offset: 0x118) Transmit Next Pointer Register */ + __IO uint32_t DACC_TNCR; /**< \brief (Dacc Offset: 0x11C) Transmit Next Counter Register */ + __O uint32_t DACC_PTCR; /**< \brief (Dacc Offset: 0x120) Transfer Control Register */ + __I uint32_t DACC_PTSR; /**< \brief (Dacc Offset: 0x124) Transfer Status Register */ +} Dacc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- DACC_CR : (DACC Offset: 0x00) Control Register -------- */ +#define DACC_CR_SWRST (0x1u << 0) /**< \brief (DACC_CR) Software Reset */ +/* -------- DACC_MR : (DACC Offset: 0x04) Mode Register -------- */ +#define DACC_MR_TRGEN (0x1u << 0) /**< \brief (DACC_MR) Trigger Enable */ +#define DACC_MR_TRGEN_DIS (0x0u << 0) /**< \brief (DACC_MR) External trigger mode disabled. DACC in free running mode. */ +#define DACC_MR_TRGEN_EN (0x1u << 0) /**< \brief (DACC_MR) External trigger mode enabled. */ +#define DACC_MR_TRGSEL_Pos 1 +#define DACC_MR_TRGSEL_Msk (0x7u << DACC_MR_TRGSEL_Pos) /**< \brief (DACC_MR) Trigger Selection */ +#define DACC_MR_TRGSEL(value) ((DACC_MR_TRGSEL_Msk & ((value) << DACC_MR_TRGSEL_Pos))) +#define DACC_MR_WORD (0x1u << 4) /**< \brief (DACC_MR) Word Transfer */ +#define DACC_MR_WORD_HALF (0x0u << 4) /**< \brief (DACC_MR) Half-Word transfer */ +#define DACC_MR_WORD_WORD (0x1u << 4) /**< \brief (DACC_MR) Word Transfer */ +#define DACC_MR_SLEEP (0x1u << 5) /**< \brief (DACC_MR) Sleep Mode */ +#define DACC_MR_FASTWKUP (0x1u << 6) /**< \brief (DACC_MR) Fast Wake up Mode */ +#define DACC_MR_ONE (0x1u << 8) /**< \brief (DACC_MR) Bit 8 must always be set to 1 when programming the DACC_MR */ +#define DACC_MR_REFRESH_Pos 8 +#define DACC_MR_REFRESH_Msk (0xffu << DACC_MR_REFRESH_Pos) /**< \brief (DACC_MR) Refresh Period */ +#define DACC_MR_REFRESH(value) ((DACC_MR_REFRESH_Msk & ((value) << DACC_MR_REFRESH_Pos))) +#define DACC_MR_USER_SEL_Pos 16 +#define DACC_MR_USER_SEL_Msk (0x3u << DACC_MR_USER_SEL_Pos) /**< \brief (DACC_MR) User Channel Selection */ +#define DACC_MR_USER_SEL_CHANNEL0 (0x0u << 16) /**< \brief (DACC_MR) Channel 0 */ +#define DACC_MR_USER_SEL_CHANNEL1 (0x1u << 16) /**< \brief (DACC_MR) Channel 1 */ +#define DACC_MR_TAG (0x1u << 20) /**< \brief (DACC_MR) Tag Selection Mode */ +#define DACC_MR_TAG_DIS (0x0u << 20) /**< \brief (DACC_MR) Tag selection mode disabled. Using USER_SEL to select the channel for the conversion. */ +#define DACC_MR_TAG_EN (0x1u << 20) /**< \brief (DACC_MR) Tag selection mode enabled */ +#define DACC_MR_MAXS (0x1u << 21) /**< \brief (DACC_MR) Max Speed Mode */ +#define DACC_MR_MAXS_NORMAL (0x0u << 21) /**< \brief (DACC_MR) Normal Mode */ +#define DACC_MR_MAXS_MAXIMUM (0x1u << 21) /**< \brief (DACC_MR) Max Speed Mode enabled */ +#define DACC_MR_STARTUP_Pos 24 +#define DACC_MR_STARTUP_Msk (0x3fu << DACC_MR_STARTUP_Pos) /**< \brief (DACC_MR) Startup Time Selection */ +#define DACC_MR_STARTUP_0 (0x0u << 24) /**< \brief (DACC_MR) 0 periods of DACClock */ +#define DACC_MR_STARTUP_8 (0x1u << 24) /**< \brief (DACC_MR) 8 periods of DACClock */ +#define DACC_MR_STARTUP_16 (0x2u << 24) /**< \brief (DACC_MR) 16 periods of DACClock */ +#define DACC_MR_STARTUP_24 (0x3u << 24) /**< \brief (DACC_MR) 24 periods of DACClock */ +#define DACC_MR_STARTUP_64 (0x4u << 24) /**< \brief (DACC_MR) 64 periods of DACClock */ +#define DACC_MR_STARTUP_80 (0x5u << 24) /**< \brief (DACC_MR) 80 periods of DACClock */ +#define DACC_MR_STARTUP_96 (0x6u << 24) /**< \brief (DACC_MR) 96 periods of DACClock */ +#define DACC_MR_STARTUP_112 (0x7u << 24) /**< \brief (DACC_MR) 112 periods of DACClock */ +#define DACC_MR_STARTUP_512 (0x8u << 24) /**< \brief (DACC_MR) 512 periods of DACClock */ +#define DACC_MR_STARTUP_576 (0x9u << 24) /**< \brief (DACC_MR) 576 periods of DACClock */ +#define DACC_MR_STARTUP_640 (0xAu << 24) /**< \brief (DACC_MR) 640 periods of DACClock */ +#define DACC_MR_STARTUP_704 (0xBu << 24) /**< \brief (DACC_MR) 704 periods of DACClock */ +#define DACC_MR_STARTUP_768 (0xCu << 24) /**< \brief (DACC_MR) 768 periods of DACClock */ +#define DACC_MR_STARTUP_832 (0xDu << 24) /**< \brief (DACC_MR) 832 periods of DACClock */ +#define DACC_MR_STARTUP_896 (0xEu << 24) /**< \brief (DACC_MR) 896 periods of DACClock */ +#define DACC_MR_STARTUP_960 (0xFu << 24) /**< \brief (DACC_MR) 960 periods of DACClock */ +#define DACC_MR_STARTUP_1024 (0x10u << 24) /**< \brief (DACC_MR) 1024 periods of DACClock */ +#define DACC_MR_STARTUP_1088 (0x11u << 24) /**< \brief (DACC_MR) 1088 periods of DACClock */ +#define DACC_MR_STARTUP_1152 (0x12u << 24) /**< \brief (DACC_MR) 1152 periods of DACClock */ +#define DACC_MR_STARTUP_1216 (0x13u << 24) /**< \brief (DACC_MR) 1216 periods of DACClock */ +#define DACC_MR_STARTUP_1280 (0x14u << 24) /**< \brief (DACC_MR) 1280 periods of DACClock */ +#define DACC_MR_STARTUP_1344 (0x15u << 24) /**< \brief (DACC_MR) 1344 periods of DACClock */ +#define DACC_MR_STARTUP_1408 (0x16u << 24) /**< \brief (DACC_MR) 1408 periods of DACClock */ +#define DACC_MR_STARTUP_1472 (0x17u << 24) /**< \brief (DACC_MR) 1472 periods of DACClock */ +#define DACC_MR_STARTUP_1536 (0x18u << 24) /**< \brief (DACC_MR) 1536 periods of DACClock */ +#define DACC_MR_STARTUP_1600 (0x19u << 24) /**< \brief (DACC_MR) 1600 periods of DACClock */ +#define DACC_MR_STARTUP_1664 (0x1Au << 24) /**< \brief (DACC_MR) 1664 periods of DACClock */ +#define DACC_MR_STARTUP_1728 (0x1Bu << 24) /**< \brief (DACC_MR) 1728 periods of DACClock */ +#define DACC_MR_STARTUP_1792 (0x1Cu << 24) /**< \brief (DACC_MR) 1792 periods of DACClock */ +#define DACC_MR_STARTUP_1856 (0x1Du << 24) /**< \brief (DACC_MR) 1856 periods of DACClock */ +#define DACC_MR_STARTUP_1920 (0x1Eu << 24) /**< \brief (DACC_MR) 1920 periods of DACClock */ +#define DACC_MR_STARTUP_1984 (0x1Fu << 24) /**< \brief (DACC_MR) 1984 periods of DACClock */ +#define DACC_MR_STARTUP_2048 (0x20u << 24) /**< \brief (DACC_MR) 2048 periods of DACClock */ +#define DACC_MR_STARTUP_2112 (0x21u << 24) /**< \brief (DACC_MR) 2112 periods of DACClock */ +#define DACC_MR_STARTUP_2176 (0x22u << 24) /**< \brief (DACC_MR) 2176 periods of DACClock */ +#define DACC_MR_STARTUP_2240 (0x23u << 24) /**< \brief (DACC_MR) 2240 periods of DACClock */ +#define DACC_MR_STARTUP_2304 (0x24u << 24) /**< \brief (DACC_MR) 2304 periods of DACClock */ +#define DACC_MR_STARTUP_2368 (0x25u << 24) /**< \brief (DACC_MR) 2368 periods of DACClock */ +#define DACC_MR_STARTUP_2432 (0x26u << 24) /**< \brief (DACC_MR) 2432 periods of DACClock */ +#define DACC_MR_STARTUP_2496 (0x27u << 24) /**< \brief (DACC_MR) 2496 periods of DACClock */ +#define DACC_MR_STARTUP_2560 (0x28u << 24) /**< \brief (DACC_MR) 2560 periods of DACClock */ +#define DACC_MR_STARTUP_2624 (0x29u << 24) /**< \brief (DACC_MR) 2624 periods of DACClock */ +#define DACC_MR_STARTUP_2688 (0x2Au << 24) /**< \brief (DACC_MR) 2688 periods of DACClock */ +#define DACC_MR_STARTUP_2752 (0x2Bu << 24) /**< \brief (DACC_MR) 2752 periods of DACClock */ +#define DACC_MR_STARTUP_2816 (0x2Cu << 24) /**< \brief (DACC_MR) 2816 periods of DACClock */ +#define DACC_MR_STARTUP_2880 (0x2Du << 24) /**< \brief (DACC_MR) 2880 periods of DACClock */ +#define DACC_MR_STARTUP_2944 (0x2Eu << 24) /**< \brief (DACC_MR) 2944 periods of DACClock */ +#define DACC_MR_STARTUP_3008 (0x2Fu << 24) /**< \brief (DACC_MR) 3008 periods of DACClock */ +#define DACC_MR_STARTUP_3072 (0x30u << 24) /**< \brief (DACC_MR) 3072 periods of DACClock */ +#define DACC_MR_STARTUP_3136 (0x31u << 24) /**< \brief (DACC_MR) 3136 periods of DACClock */ +#define DACC_MR_STARTUP_3200 (0x32u << 24) /**< \brief (DACC_MR) 3200 periods of DACClock */ +#define DACC_MR_STARTUP_3264 (0x33u << 24) /**< \brief (DACC_MR) 3264 periods of DACClock */ +#define DACC_MR_STARTUP_3328 (0x34u << 24) /**< \brief (DACC_MR) 3328 periods of DACClock */ +#define DACC_MR_STARTUP_3392 (0x35u << 24) /**< \brief (DACC_MR) 3392 periods of DACClock */ +#define DACC_MR_STARTUP_3456 (0x36u << 24) /**< \brief (DACC_MR) 3456 periods of DACClock */ +#define DACC_MR_STARTUP_3520 (0x37u << 24) /**< \brief (DACC_MR) 3520 periods of DACClock */ +#define DACC_MR_STARTUP_3584 (0x38u << 24) /**< \brief (DACC_MR) 3584 periods of DACClock */ +#define DACC_MR_STARTUP_3648 (0x39u << 24) /**< \brief (DACC_MR) 3648 periods of DACClock */ +#define DACC_MR_STARTUP_3712 (0x3Au << 24) /**< \brief (DACC_MR) 3712 periods of DACClock */ +#define DACC_MR_STARTUP_3776 (0x3Bu << 24) /**< \brief (DACC_MR) 3776 periods of DACClock */ +#define DACC_MR_STARTUP_3840 (0x3Cu << 24) /**< \brief (DACC_MR) 3840 periods of DACClock */ +#define DACC_MR_STARTUP_3904 (0x3Du << 24) /**< \brief (DACC_MR) 3904 periods of DACClock */ +#define DACC_MR_STARTUP_3968 (0x3Eu << 24) /**< \brief (DACC_MR) 3968 periods of DACClock */ +#define DACC_MR_STARTUP_4032 (0x3Fu << 24) /**< \brief (DACC_MR) 4032 periods of DACClock */ +/* -------- DACC_CHER : (DACC Offset: 0x10) Channel Enable Register -------- */ +#define DACC_CHER_CH0 (0x1u << 0) /**< \brief (DACC_CHER) Channel 0 Enable */ +#define DACC_CHER_CH1 (0x1u << 1) /**< \brief (DACC_CHER) Channel 1 Enable */ +/* -------- DACC_CHDR : (DACC Offset: 0x14) Channel Disable Register -------- */ +#define DACC_CHDR_CH0 (0x1u << 0) /**< \brief (DACC_CHDR) Channel 0 Disable */ +#define DACC_CHDR_CH1 (0x1u << 1) /**< \brief (DACC_CHDR) Channel 1 Disable */ +/* -------- DACC_CHSR : (DACC Offset: 0x18) Channel Status Register -------- */ +#define DACC_CHSR_CH0 (0x1u << 0) /**< \brief (DACC_CHSR) Channel 0 Status */ +#define DACC_CHSR_CH1 (0x1u << 1) /**< \brief (DACC_CHSR) Channel 1 Status */ +/* -------- DACC_CDR : (DACC Offset: 0x20) Conversion Data Register -------- */ +#define DACC_CDR_DATA_Pos 0 +#define DACC_CDR_DATA_Msk (0xffffffffu << DACC_CDR_DATA_Pos) /**< \brief (DACC_CDR) Data to Convert */ +#define DACC_CDR_DATA(value) ((DACC_CDR_DATA_Msk & ((value) << DACC_CDR_DATA_Pos))) +/* -------- DACC_IER : (DACC Offset: 0x24) Interrupt Enable Register -------- */ +#define DACC_IER_TXRDY (0x1u << 0) /**< \brief (DACC_IER) Transmit Ready Interrupt Enable */ +#define DACC_IER_EOC (0x1u << 1) /**< \brief (DACC_IER) End of Conversion Interrupt Enable */ +#define DACC_IER_ENDTX (0x1u << 2) /**< \brief (DACC_IER) End of Transmit Buffer Interrupt Enable */ +#define DACC_IER_TXBUFE (0x1u << 3) /**< \brief (DACC_IER) Transmit Buffer Empty Interrupt Enable */ +/* -------- DACC_IDR : (DACC Offset: 0x28) Interrupt Disable Register -------- */ +#define DACC_IDR_TXRDY (0x1u << 0) /**< \brief (DACC_IDR) Transmit Ready Interrupt Disable. */ +#define DACC_IDR_EOC (0x1u << 1) /**< \brief (DACC_IDR) End of Conversion Interrupt Disable */ +#define DACC_IDR_ENDTX (0x1u << 2) /**< \brief (DACC_IDR) End of Transmit Buffer Interrupt Disable */ +#define DACC_IDR_TXBUFE (0x1u << 3) /**< \brief (DACC_IDR) Transmit Buffer Empty Interrupt Disable */ +/* -------- DACC_IMR : (DACC Offset: 0x2C) Interrupt Mask Register -------- */ +#define DACC_IMR_TXRDY (0x1u << 0) /**< \brief (DACC_IMR) Transmit Ready Interrupt Mask */ +#define DACC_IMR_EOC (0x1u << 1) /**< \brief (DACC_IMR) End of Conversion Interrupt Mask */ +#define DACC_IMR_ENDTX (0x1u << 2) /**< \brief (DACC_IMR) End of Transmit Buffer Interrupt Mask */ +#define DACC_IMR_TXBUFE (0x1u << 3) /**< \brief (DACC_IMR) Transmit Buffer Empty Interrupt Mask */ +/* -------- DACC_ISR : (DACC Offset: 0x30) Interrupt Status Register -------- */ +#define DACC_ISR_TXRDY (0x1u << 0) /**< \brief (DACC_ISR) Transmit Ready Interrupt Flag */ +#define DACC_ISR_EOC (0x1u << 1) /**< \brief (DACC_ISR) End of Conversion Interrupt Flag */ +#define DACC_ISR_ENDTX (0x1u << 2) /**< \brief (DACC_ISR) End of DMA Interrupt Flag */ +#define DACC_ISR_TXBUFE (0x1u << 3) /**< \brief (DACC_ISR) Transmit Buffer Empty */ +/* -------- DACC_ACR : (DACC Offset: 0x94) Analog Current Register -------- */ +#define DACC_ACR_IBCTLCH0_Pos 0 +#define DACC_ACR_IBCTLCH0_Msk (0x3u << DACC_ACR_IBCTLCH0_Pos) /**< \brief (DACC_ACR) Analog Output Current Control */ +#define DACC_ACR_IBCTLCH0(value) ((DACC_ACR_IBCTLCH0_Msk & ((value) << DACC_ACR_IBCTLCH0_Pos))) +#define DACC_ACR_IBCTLCH1_Pos 2 +#define DACC_ACR_IBCTLCH1_Msk (0x3u << DACC_ACR_IBCTLCH1_Pos) /**< \brief (DACC_ACR) Analog Output Current Control */ +#define DACC_ACR_IBCTLCH1(value) ((DACC_ACR_IBCTLCH1_Msk & ((value) << DACC_ACR_IBCTLCH1_Pos))) +#define DACC_ACR_IBCTLDACCORE_Pos 8 +#define DACC_ACR_IBCTLDACCORE_Msk (0x3u << DACC_ACR_IBCTLDACCORE_Pos) /**< \brief (DACC_ACR) Bias Current Control for DAC Core */ +#define DACC_ACR_IBCTLDACCORE(value) ((DACC_ACR_IBCTLDACCORE_Msk & ((value) << DACC_ACR_IBCTLDACCORE_Pos))) +/* -------- DACC_WPMR : (DACC Offset: 0xE4) Write Protect Mode register -------- */ +#define DACC_WPMR_WPEN (0x1u << 0) /**< \brief (DACC_WPMR) Write Protect Enable */ +#define DACC_WPMR_WPKEY_Pos 8 +#define DACC_WPMR_WPKEY_Msk (0xffffffu << DACC_WPMR_WPKEY_Pos) /**< \brief (DACC_WPMR) Write Protect KEY */ +#define DACC_WPMR_WPKEY(value) ((DACC_WPMR_WPKEY_Msk & ((value) << DACC_WPMR_WPKEY_Pos))) +/* -------- DACC_WPSR : (DACC Offset: 0xE8) Write Protect Status register -------- */ +#define DACC_WPSR_WPROTERR (0x1u << 0) /**< \brief (DACC_WPSR) Write protection error */ +#define DACC_WPSR_WPROTADDR_Pos 8 +#define DACC_WPSR_WPROTADDR_Msk (0xffu << DACC_WPSR_WPROTADDR_Pos) /**< \brief (DACC_WPSR) Write protection error address */ +/* -------- DACC_TPR : (DACC Offset: 0x108) Transmit Pointer Register -------- */ +#define DACC_TPR_TXPTR_Pos 0 +#define DACC_TPR_TXPTR_Msk (0xffffffffu << DACC_TPR_TXPTR_Pos) /**< \brief (DACC_TPR) Transmit Counter Register */ +#define DACC_TPR_TXPTR(value) ((DACC_TPR_TXPTR_Msk & ((value) << DACC_TPR_TXPTR_Pos))) +/* -------- DACC_TCR : (DACC Offset: 0x10C) Transmit Counter Register -------- */ +#define DACC_TCR_TXCTR_Pos 0 +#define DACC_TCR_TXCTR_Msk (0xffffu << DACC_TCR_TXCTR_Pos) /**< \brief (DACC_TCR) Transmit Counter Register */ +#define DACC_TCR_TXCTR(value) ((DACC_TCR_TXCTR_Msk & ((value) << DACC_TCR_TXCTR_Pos))) +/* -------- DACC_TNPR : (DACC Offset: 0x118) Transmit Next Pointer Register -------- */ +#define DACC_TNPR_TXNPTR_Pos 0 +#define DACC_TNPR_TXNPTR_Msk (0xffffffffu << DACC_TNPR_TXNPTR_Pos) /**< \brief (DACC_TNPR) Transmit Next Pointer */ +#define DACC_TNPR_TXNPTR(value) ((DACC_TNPR_TXNPTR_Msk & ((value) << DACC_TNPR_TXNPTR_Pos))) +/* -------- DACC_TNCR : (DACC Offset: 0x11C) Transmit Next Counter Register -------- */ +#define DACC_TNCR_TXNCTR_Pos 0 +#define DACC_TNCR_TXNCTR_Msk (0xffffu << DACC_TNCR_TXNCTR_Pos) /**< \brief (DACC_TNCR) Transmit Counter Next */ +#define DACC_TNCR_TXNCTR(value) ((DACC_TNCR_TXNCTR_Msk & ((value) << DACC_TNCR_TXNCTR_Pos))) +/* -------- DACC_PTCR : (DACC Offset: 0x120) Transfer Control Register -------- */ +#define DACC_PTCR_RXTEN (0x1u << 0) /**< \brief (DACC_PTCR) Receiver Transfer Enable */ +#define DACC_PTCR_RXTDIS (0x1u << 1) /**< \brief (DACC_PTCR) Receiver Transfer Disable */ +#define DACC_PTCR_TXTEN (0x1u << 8) /**< \brief (DACC_PTCR) Transmitter Transfer Enable */ +#define DACC_PTCR_TXTDIS (0x1u << 9) /**< \brief (DACC_PTCR) Transmitter Transfer Disable */ +/* -------- DACC_PTSR : (DACC Offset: 0x124) Transfer Status Register -------- */ +#define DACC_PTSR_RXTEN (0x1u << 0) /**< \brief (DACC_PTSR) Receiver Transfer Enable */ +#define DACC_PTSR_TXTEN (0x1u << 8) /**< \brief (DACC_PTSR) Transmitter Transfer Enable */ + +/*@}*/ + + +#endif /* _SAM4S_DACC_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_efc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_efc.h new file mode 100644 index 0000000..5c9c052 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_efc.h @@ -0,0 +1,103 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_EFC_COMPONENT_ +#define _SAM4S_EFC_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Embedded Flash Controller */ +/* ============================================================================= */ +/** \addtogroup SAM4S_EFC Embedded Flash Controller */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Efc hardware registers */ +typedef struct { + __IO uint32_t EEFC_FMR; /**< \brief (Efc Offset: 0x00) EEFC Flash Mode Register */ + __O uint32_t EEFC_FCR; /**< \brief (Efc Offset: 0x04) EEFC Flash Command Register */ + __I uint32_t EEFC_FSR; /**< \brief (Efc Offset: 0x08) EEFC Flash Status Register */ + __I uint32_t EEFC_FRR; /**< \brief (Efc Offset: 0x0C) EEFC Flash Result Register */ +} Efc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- EEFC_FMR : (EFC Offset: 0x00) EEFC Flash Mode Register -------- */ +#define EEFC_FMR_FRDY (0x1u << 0) /**< \brief (EEFC_FMR) Ready Interrupt Enable */ +#define EEFC_FMR_FWS_Pos 8 +#define EEFC_FMR_FWS_Msk (0xfu << EEFC_FMR_FWS_Pos) /**< \brief (EEFC_FMR) Flash Wait State */ +#define EEFC_FMR_FWS(value) ((EEFC_FMR_FWS_Msk & ((value) << EEFC_FMR_FWS_Pos))) +#define EEFC_FMR_SCOD (0x1u << 16) /**< \brief (EEFC_FMR) Sequential Code Optimization Disable */ +#define EEFC_FMR_FAM (0x1u << 24) /**< \brief (EEFC_FMR) Flash Access Mode */ +#define EEFC_FMR_CLOE (0x1u << 26) /**< \brief (EEFC_FMR) Code Loop Optimization Enable */ +/* -------- EEFC_FCR : (EFC Offset: 0x04) EEFC Flash Command Register -------- */ +#define EEFC_FCR_FCMD_Pos 0 +#define EEFC_FCR_FCMD_Msk (0xffu << EEFC_FCR_FCMD_Pos) /**< \brief (EEFC_FCR) Flash Command */ +#define EEFC_FCR_FCMD_GETD (0x0u << 0) /**< \brief (EEFC_FCR) Get Flash descriptor */ +#define EEFC_FCR_FCMD_WP (0x1u << 0) /**< \brief (EEFC_FCR) Write page */ +#define EEFC_FCR_FCMD_WPL (0x2u << 0) /**< \brief (EEFC_FCR) Write page and lock */ +#define EEFC_FCR_FCMD_EWP (0x3u << 0) /**< \brief (EEFC_FCR) Erase page and write page */ +#define EEFC_FCR_FCMD_EWPL (0x4u << 0) /**< \brief (EEFC_FCR) Erase page and write page then lock */ +#define EEFC_FCR_FCMD_EA (0x5u << 0) /**< \brief (EEFC_FCR) Erase all */ +#define EEFC_FCR_FCMD_EPA (0x7u << 0) /**< \brief (EEFC_FCR) Erase pages */ +#define EEFC_FCR_FCMD_SLB (0x8u << 0) /**< \brief (EEFC_FCR) Set lock bit */ +#define EEFC_FCR_FCMD_CLB (0x9u << 0) /**< \brief (EEFC_FCR) Clear lock bit */ +#define EEFC_FCR_FCMD_GLB (0xAu << 0) /**< \brief (EEFC_FCR) Get lock bit */ +#define EEFC_FCR_FCMD_SGPB (0xBu << 0) /**< \brief (EEFC_FCR) Set GPNVM bit */ +#define EEFC_FCR_FCMD_CGPB (0xCu << 0) /**< \brief (EEFC_FCR) Clear GPNVM bit */ +#define EEFC_FCR_FCMD_GGPB (0xDu << 0) /**< \brief (EEFC_FCR) Get GPNVM bit */ +#define EEFC_FCR_FCMD_STUI (0xEu << 0) /**< \brief (EEFC_FCR) Start read unique identifier */ +#define EEFC_FCR_FCMD_SPUI (0xFu << 0) /**< \brief (EEFC_FCR) Stop read unique identifier */ +#define EEFC_FCR_FCMD_GCALB (0x10u << 0) /**< \brief (EEFC_FCR) Get CALIB bit */ +#define EEFC_FCR_FCMD_ES (0x11u << 0) /**< \brief (EEFC_FCR) Erase sector */ +#define EEFC_FCR_FCMD_WUS (0x12u << 0) /**< \brief (EEFC_FCR) Write user signature */ +#define EEFC_FCR_FCMD_EUS (0x13u << 0) /**< \brief (EEFC_FCR) Erase user signature */ +#define EEFC_FCR_FCMD_STUS (0x14u << 0) /**< \brief (EEFC_FCR) Start read user signature */ +#define EEFC_FCR_FCMD_SPUS (0x15u << 0) /**< \brief (EEFC_FCR) Stop read user signature */ +#define EEFC_FCR_FARG_Pos 8 +#define EEFC_FCR_FARG_Msk (0xffffu << EEFC_FCR_FARG_Pos) /**< \brief (EEFC_FCR) Flash Command Argument */ +#define EEFC_FCR_FARG(value) ((EEFC_FCR_FARG_Msk & ((value) << EEFC_FCR_FARG_Pos))) +#define EEFC_FCR_FKEY_Pos 24 +#define EEFC_FCR_FKEY_Msk (0xffu << EEFC_FCR_FKEY_Pos) /**< \brief (EEFC_FCR) Flash Writing Protection Key */ +#define EEFC_FCR_FKEY_PASSWD (0x5Au << 24) /**< \brief (EEFC_FCR) The 0x5A value enables the command defined by the bits of the register. If the field is written with a different value, the write is not performed and no action is started. */ +/* -------- EEFC_FSR : (EFC Offset: 0x08) EEFC Flash Status Register -------- */ +#define EEFC_FSR_FRDY (0x1u << 0) /**< \brief (EEFC_FSR) Flash Ready Status */ +#define EEFC_FSR_FCMDE (0x1u << 1) /**< \brief (EEFC_FSR) Flash Command Error Status */ +#define EEFC_FSR_FLOCKE (0x1u << 2) /**< \brief (EEFC_FSR) Flash Lock Error Status */ +#define EEFC_FSR_FLERR (0x1u << 3) /**< \brief (EEFC_FSR) Flash Error Status */ +/* -------- EEFC_FRR : (EFC Offset: 0x0C) EEFC Flash Result Register -------- */ +#define EEFC_FRR_FVALUE_Pos 0 +#define EEFC_FRR_FVALUE_Msk (0xffffffffu << EEFC_FRR_FVALUE_Pos) /**< \brief (EEFC_FRR) Flash Result Value */ + +/*@}*/ + + +#endif /* _SAM4S_EFC_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_gpbr.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_gpbr.h new file mode 100644 index 0000000..7c97880 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_gpbr.h @@ -0,0 +1,58 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_GPBR_COMPONENT_ +#define _SAM4S_GPBR_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR General Purpose Backup Registers */ +/* ============================================================================= */ +/** \addtogroup SAM4S_GPBR General Purpose Backup Registers */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Gpbr hardware registers */ +typedef struct { + __IO uint32_t SYS_GPBR[8]; /**< \brief (Gpbr Offset: 0x0) General Purpose Backup Register */ +} Gpbr; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- SYS_GPBR[8] : (GPBR Offset: 0x0) General Purpose Backup Register -------- */ +#define SYS_GPBR_GPBR_VALUE_Pos 0 +#define SYS_GPBR_GPBR_VALUE_Msk (0xffffffffu << SYS_GPBR_GPBR_VALUE_Pos) /**< \brief (SYS_GPBR[8]) Value of GPBR x */ +#define SYS_GPBR_GPBR_VALUE(value) ((SYS_GPBR_GPBR_VALUE_Msk & ((value) << SYS_GPBR_GPBR_VALUE_Pos))) + +/*@}*/ + + +#endif /* _SAM4S_GPBR_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_hsmci.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_hsmci.h new file mode 100644 index 0000000..fcd5c44 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_hsmci.h @@ -0,0 +1,382 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_HSMCI_COMPONENT_ +#define _SAM4S_HSMCI_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR High Speed MultiMedia Card Interface */ +/* ============================================================================= */ +/** \addtogroup SAM4S_HSMCI High Speed MultiMedia Card Interface */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Hsmci hardware registers */ +typedef struct { + __O uint32_t HSMCI_CR; /**< \brief (Hsmci Offset: 0x00) Control Register */ + __IO uint32_t HSMCI_MR; /**< \brief (Hsmci Offset: 0x04) Mode Register */ + __IO uint32_t HSMCI_DTOR; /**< \brief (Hsmci Offset: 0x08) Data Timeout Register */ + __IO uint32_t HSMCI_SDCR; /**< \brief (Hsmci Offset: 0x0C) SD/SDIO Card Register */ + __IO uint32_t HSMCI_ARGR; /**< \brief (Hsmci Offset: 0x10) Argument Register */ + __O uint32_t HSMCI_CMDR; /**< \brief (Hsmci Offset: 0x14) Command Register */ + __IO uint32_t HSMCI_BLKR; /**< \brief (Hsmci Offset: 0x18) Block Register */ + __IO uint32_t HSMCI_CSTOR; /**< \brief (Hsmci Offset: 0x1C) Completion Signal Timeout Register */ + __I uint32_t HSMCI_RSPR[4]; /**< \brief (Hsmci Offset: 0x20) Response Register */ + __I uint32_t HSMCI_RDR; /**< \brief (Hsmci Offset: 0x30) Receive Data Register */ + __O uint32_t HSMCI_TDR; /**< \brief (Hsmci Offset: 0x34) Transmit Data Register */ + __I uint32_t Reserved1[2]; + __I uint32_t HSMCI_SR; /**< \brief (Hsmci Offset: 0x40) Status Register */ + __O uint32_t HSMCI_IER; /**< \brief (Hsmci Offset: 0x44) Interrupt Enable Register */ + __O uint32_t HSMCI_IDR; /**< \brief (Hsmci Offset: 0x48) Interrupt Disable Register */ + __I uint32_t HSMCI_IMR; /**< \brief (Hsmci Offset: 0x4C) Interrupt Mask Register */ + __I uint32_t Reserved2[1]; + __IO uint32_t HSMCI_CFG; /**< \brief (Hsmci Offset: 0x54) Configuration Register */ + __I uint32_t Reserved3[35]; + __IO uint32_t HSMCI_WPMR; /**< \brief (Hsmci Offset: 0xE4) Write Protection Mode Register */ + __I uint32_t HSMCI_WPSR; /**< \brief (Hsmci Offset: 0xE8) Write Protection Status Register */ + __I uint32_t Reserved4[5]; + __IO uint32_t HSMCI_RPR; /**< \brief (Hsmci Offset: 0x100) Receive Pointer Register */ + __IO uint32_t HSMCI_RCR; /**< \brief (Hsmci Offset: 0x104) Receive Counter Register */ + __IO uint32_t HSMCI_TPR; /**< \brief (Hsmci Offset: 0x108) Transmit Pointer Register */ + __IO uint32_t HSMCI_TCR; /**< \brief (Hsmci Offset: 0x10C) Transmit Counter Register */ + __IO uint32_t HSMCI_RNPR; /**< \brief (Hsmci Offset: 0x110) Receive Next Pointer Register */ + __IO uint32_t HSMCI_RNCR; /**< \brief (Hsmci Offset: 0x114) Receive Next Counter Register */ + __IO uint32_t HSMCI_TNPR; /**< \brief (Hsmci Offset: 0x118) Transmit Next Pointer Register */ + __IO uint32_t HSMCI_TNCR; /**< \brief (Hsmci Offset: 0x11C) Transmit Next Counter Register */ + __O uint32_t HSMCI_PTCR; /**< \brief (Hsmci Offset: 0x120) Transfer Control Register */ + __I uint32_t HSMCI_PTSR; /**< \brief (Hsmci Offset: 0x124) Transfer Status Register */ + __I uint32_t Reserved5[54]; + __IO uint32_t HSMCI_FIFO[256]; /**< \brief (Hsmci Offset: 0x200) FIFO Memory Aperture0 */ +} Hsmci; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- HSMCI_CR : (HSMCI Offset: 0x00) Control Register -------- */ +#define HSMCI_CR_MCIEN (0x1u << 0) /**< \brief (HSMCI_CR) Multi-Media Interface Enable */ +#define HSMCI_CR_MCIDIS (0x1u << 1) /**< \brief (HSMCI_CR) Multi-Media Interface Disable */ +#define HSMCI_CR_PWSEN (0x1u << 2) /**< \brief (HSMCI_CR) Power Save Mode Enable */ +#define HSMCI_CR_PWSDIS (0x1u << 3) /**< \brief (HSMCI_CR) Power Save Mode Disable */ +#define HSMCI_CR_SWRST (0x1u << 7) /**< \brief (HSMCI_CR) Software Reset */ +/* -------- HSMCI_MR : (HSMCI Offset: 0x04) Mode Register -------- */ +#define HSMCI_MR_CLKDIV_Pos 0 +#define HSMCI_MR_CLKDIV_Msk (0xffu << HSMCI_MR_CLKDIV_Pos) /**< \brief (HSMCI_MR) Clock Divider */ +#define HSMCI_MR_CLKDIV(value) ((HSMCI_MR_CLKDIV_Msk & ((value) << HSMCI_MR_CLKDIV_Pos))) +#define HSMCI_MR_PWSDIV_Pos 8 +#define HSMCI_MR_PWSDIV_Msk (0x7u << HSMCI_MR_PWSDIV_Pos) /**< \brief (HSMCI_MR) Power Saving Divider */ +#define HSMCI_MR_PWSDIV(value) ((HSMCI_MR_PWSDIV_Msk & ((value) << HSMCI_MR_PWSDIV_Pos))) +#define HSMCI_MR_RDPROOF (0x1u << 11) /**< \brief (HSMCI_MR) Read Proof Enable */ +#define HSMCI_MR_WRPROOF (0x1u << 12) /**< \brief (HSMCI_MR) Write Proof Enable */ +#define HSMCI_MR_FBYTE (0x1u << 13) /**< \brief (HSMCI_MR) Force Byte Transfer */ +#define HSMCI_MR_PADV (0x1u << 14) /**< \brief (HSMCI_MR) Padding Value */ +#define HSMCI_MR_PDCMODE (0x1u << 15) /**< \brief (HSMCI_MR) PDC-oriented Mode */ +/* -------- HSMCI_DTOR : (HSMCI Offset: 0x08) Data Timeout Register -------- */ +#define HSMCI_DTOR_DTOCYC_Pos 0 +#define HSMCI_DTOR_DTOCYC_Msk (0xfu << HSMCI_DTOR_DTOCYC_Pos) /**< \brief (HSMCI_DTOR) Data Timeout Cycle Number */ +#define HSMCI_DTOR_DTOCYC(value) ((HSMCI_DTOR_DTOCYC_Msk & ((value) << HSMCI_DTOR_DTOCYC_Pos))) +#define HSMCI_DTOR_DTOMUL_Pos 4 +#define HSMCI_DTOR_DTOMUL_Msk (0x7u << HSMCI_DTOR_DTOMUL_Pos) /**< \brief (HSMCI_DTOR) Data Timeout Multiplier */ +#define HSMCI_DTOR_DTOMUL_1 (0x0u << 4) /**< \brief (HSMCI_DTOR) DTOCYC */ +#define HSMCI_DTOR_DTOMUL_16 (0x1u << 4) /**< \brief (HSMCI_DTOR) DTOCYC x 16 */ +#define HSMCI_DTOR_DTOMUL_128 (0x2u << 4) /**< \brief (HSMCI_DTOR) DTOCYC x 128 */ +#define HSMCI_DTOR_DTOMUL_256 (0x3u << 4) /**< \brief (HSMCI_DTOR) DTOCYC x 256 */ +#define HSMCI_DTOR_DTOMUL_1024 (0x4u << 4) /**< \brief (HSMCI_DTOR) DTOCYC x 1024 */ +#define HSMCI_DTOR_DTOMUL_4096 (0x5u << 4) /**< \brief (HSMCI_DTOR) DTOCYC x 4096 */ +#define HSMCI_DTOR_DTOMUL_65536 (0x6u << 4) /**< \brief (HSMCI_DTOR) DTOCYC x 65536 */ +#define HSMCI_DTOR_DTOMUL_1048576 (0x7u << 4) /**< \brief (HSMCI_DTOR) DTOCYC x 1048576 */ +/* -------- HSMCI_SDCR : (HSMCI Offset: 0x0C) SD/SDIO Card Register -------- */ +#define HSMCI_SDCR_SDCSEL_Pos 0 +#define HSMCI_SDCR_SDCSEL_Msk (0x3u << HSMCI_SDCR_SDCSEL_Pos) /**< \brief (HSMCI_SDCR) SDCard/SDIO Slot */ +#define HSMCI_SDCR_SDCSEL_SLOTA (0x0u << 0) /**< \brief (HSMCI_SDCR) Slot A is selected. */ +#define HSMCI_SDCR_SDCSEL_SLOTB (0x1u << 0) /**< \brief (HSMCI_SDCR) - */ +#define HSMCI_SDCR_SDCSEL_SLOTC (0x2u << 0) /**< \brief (HSMCI_SDCR) - */ +#define HSMCI_SDCR_SDCSEL_SLOTD (0x3u << 0) /**< \brief (HSMCI_SDCR) - */ +#define HSMCI_SDCR_SDCBUS_Pos 6 +#define HSMCI_SDCR_SDCBUS_Msk (0x3u << HSMCI_SDCR_SDCBUS_Pos) /**< \brief (HSMCI_SDCR) SDCard/SDIO Bus Width */ +#define HSMCI_SDCR_SDCBUS_1 (0x0u << 6) /**< \brief (HSMCI_SDCR) 1 bit */ +#define HSMCI_SDCR_SDCBUS_4 (0x2u << 6) /**< \brief (HSMCI_SDCR) 4 bits */ +#define HSMCI_SDCR_SDCBUS_8 (0x3u << 6) /**< \brief (HSMCI_SDCR) 8 bits */ +/* -------- HSMCI_ARGR : (HSMCI Offset: 0x10) Argument Register -------- */ +#define HSMCI_ARGR_ARG_Pos 0 +#define HSMCI_ARGR_ARG_Msk (0xffffffffu << HSMCI_ARGR_ARG_Pos) /**< \brief (HSMCI_ARGR) Command Argument */ +#define HSMCI_ARGR_ARG(value) ((HSMCI_ARGR_ARG_Msk & ((value) << HSMCI_ARGR_ARG_Pos))) +/* -------- HSMCI_CMDR : (HSMCI Offset: 0x14) Command Register -------- */ +#define HSMCI_CMDR_CMDNB_Pos 0 +#define HSMCI_CMDR_CMDNB_Msk (0x3fu << HSMCI_CMDR_CMDNB_Pos) /**< \brief (HSMCI_CMDR) Command Number */ +#define HSMCI_CMDR_CMDNB(value) ((HSMCI_CMDR_CMDNB_Msk & ((value) << HSMCI_CMDR_CMDNB_Pos))) +#define HSMCI_CMDR_RSPTYP_Pos 6 +#define HSMCI_CMDR_RSPTYP_Msk (0x3u << HSMCI_CMDR_RSPTYP_Pos) /**< \brief (HSMCI_CMDR) Response Type */ +#define HSMCI_CMDR_RSPTYP_NORESP (0x0u << 6) /**< \brief (HSMCI_CMDR) No response */ +#define HSMCI_CMDR_RSPTYP_48_BIT (0x1u << 6) /**< \brief (HSMCI_CMDR) 48-bit response */ +#define HSMCI_CMDR_RSPTYP_136_BIT (0x2u << 6) /**< \brief (HSMCI_CMDR) 136-bit response */ +#define HSMCI_CMDR_RSPTYP_R1B (0x3u << 6) /**< \brief (HSMCI_CMDR) R1b response type */ +#define HSMCI_CMDR_SPCMD_Pos 8 +#define HSMCI_CMDR_SPCMD_Msk (0x7u << HSMCI_CMDR_SPCMD_Pos) /**< \brief (HSMCI_CMDR) Special Command */ +#define HSMCI_CMDR_SPCMD_STD (0x0u << 8) /**< \brief (HSMCI_CMDR) Not a special CMD. */ +#define HSMCI_CMDR_SPCMD_INIT (0x1u << 8) /**< \brief (HSMCI_CMDR) Initialization CMD: 74 clock cycles for initialization sequence. */ +#define HSMCI_CMDR_SPCMD_SYNC (0x2u << 8) /**< \brief (HSMCI_CMDR) Synchronized CMD: Wait for the end of the current data block transfer before sending the pending command. */ +#define HSMCI_CMDR_SPCMD_CE_ATA (0x3u << 8) /**< \brief (HSMCI_CMDR) CE-ATA Completion Signal disable Command. The host cancels the ability for the device to return a command completion signal on the command line. */ +#define HSMCI_CMDR_SPCMD_IT_CMD (0x4u << 8) /**< \brief (HSMCI_CMDR) Interrupt command: Corresponds to the Interrupt Mode (CMD40). */ +#define HSMCI_CMDR_SPCMD_IT_RESP (0x5u << 8) /**< \brief (HSMCI_CMDR) Interrupt response: Corresponds to the Interrupt Mode (CMD40). */ +#define HSMCI_CMDR_SPCMD_BOR (0x6u << 8) /**< \brief (HSMCI_CMDR) Boot Operation Request. Start a boot operation mode, the host processor can read boot data from the MMC device directly. */ +#define HSMCI_CMDR_SPCMD_EBO (0x7u << 8) /**< \brief (HSMCI_CMDR) End Boot Operation. This command allows the host processor to terminate the boot operation mode. */ +#define HSMCI_CMDR_OPDCMD (0x1u << 11) /**< \brief (HSMCI_CMDR) Open Drain Command */ +#define HSMCI_CMDR_OPDCMD_PUSHPULL (0x0u << 11) /**< \brief (HSMCI_CMDR) Push pull command. */ +#define HSMCI_CMDR_OPDCMD_OPENDRAIN (0x1u << 11) /**< \brief (HSMCI_CMDR) Open drain command. */ +#define HSMCI_CMDR_MAXLAT (0x1u << 12) /**< \brief (HSMCI_CMDR) Max Latency for Command to Response */ +#define HSMCI_CMDR_MAXLAT_5 (0x0u << 12) /**< \brief (HSMCI_CMDR) 5-cycle max latency. */ +#define HSMCI_CMDR_MAXLAT_64 (0x1u << 12) /**< \brief (HSMCI_CMDR) 64-cycle max latency. */ +#define HSMCI_CMDR_TRCMD_Pos 16 +#define HSMCI_CMDR_TRCMD_Msk (0x3u << HSMCI_CMDR_TRCMD_Pos) /**< \brief (HSMCI_CMDR) Transfer Command */ +#define HSMCI_CMDR_TRCMD_NO_DATA (0x0u << 16) /**< \brief (HSMCI_CMDR) No data transfer */ +#define HSMCI_CMDR_TRCMD_START_DATA (0x1u << 16) /**< \brief (HSMCI_CMDR) Start data transfer */ +#define HSMCI_CMDR_TRCMD_STOP_DATA (0x2u << 16) /**< \brief (HSMCI_CMDR) Stop data transfer */ +#define HSMCI_CMDR_TRDIR (0x1u << 18) /**< \brief (HSMCI_CMDR) Transfer Direction */ +#define HSMCI_CMDR_TRDIR_WRITE (0x0u << 18) /**< \brief (HSMCI_CMDR) Write. */ +#define HSMCI_CMDR_TRDIR_READ (0x1u << 18) /**< \brief (HSMCI_CMDR) Read. */ +#define HSMCI_CMDR_TRTYP_Pos 19 +#define HSMCI_CMDR_TRTYP_Msk (0x7u << HSMCI_CMDR_TRTYP_Pos) /**< \brief (HSMCI_CMDR) Transfer Type */ +#define HSMCI_CMDR_TRTYP_SINGLE (0x0u << 19) /**< \brief (HSMCI_CMDR) MMC/SD Card Single Block */ +#define HSMCI_CMDR_TRTYP_MULTIPLE (0x1u << 19) /**< \brief (HSMCI_CMDR) MMC/SD Card Multiple Block */ +#define HSMCI_CMDR_TRTYP_STREAM (0x2u << 19) /**< \brief (HSMCI_CMDR) MMC Stream */ +#define HSMCI_CMDR_TRTYP_BYTE (0x4u << 19) /**< \brief (HSMCI_CMDR) SDIO Byte */ +#define HSMCI_CMDR_TRTYP_BLOCK (0x5u << 19) /**< \brief (HSMCI_CMDR) SDIO Block */ +#define HSMCI_CMDR_IOSPCMD_Pos 24 +#define HSMCI_CMDR_IOSPCMD_Msk (0x3u << HSMCI_CMDR_IOSPCMD_Pos) /**< \brief (HSMCI_CMDR) SDIO Special Command */ +#define HSMCI_CMDR_IOSPCMD_STD (0x0u << 24) /**< \brief (HSMCI_CMDR) Not an SDIO Special Command */ +#define HSMCI_CMDR_IOSPCMD_SUSPEND (0x1u << 24) /**< \brief (HSMCI_CMDR) SDIO Suspend Command */ +#define HSMCI_CMDR_IOSPCMD_RESUME (0x2u << 24) /**< \brief (HSMCI_CMDR) SDIO Resume Command */ +#define HSMCI_CMDR_ATACS (0x1u << 26) /**< \brief (HSMCI_CMDR) ATA with Command Completion Signal */ +#define HSMCI_CMDR_ATACS_NORMAL (0x0u << 26) /**< \brief (HSMCI_CMDR) Normal operation mode. */ +#define HSMCI_CMDR_ATACS_COMPLETION (0x1u << 26) /**< \brief (HSMCI_CMDR) This bit indicates that a completion signal is expected within a programmed amount of time (HSMCI_CSTOR). */ +#define HSMCI_CMDR_BOOT_ACK (0x1u << 27) /**< \brief (HSMCI_CMDR) Boot Operation Acknowledge */ +/* -------- HSMCI_BLKR : (HSMCI Offset: 0x18) Block Register -------- */ +#define HSMCI_BLKR_BCNT_Pos 0 +#define HSMCI_BLKR_BCNT_Msk (0xffffu << HSMCI_BLKR_BCNT_Pos) /**< \brief (HSMCI_BLKR) MMC/SDIO Block Count - SDIO Byte Count */ +#define HSMCI_BLKR_BCNT(value) ((HSMCI_BLKR_BCNT_Msk & ((value) << HSMCI_BLKR_BCNT_Pos))) +#define HSMCI_BLKR_BLKLEN_Pos 16 +#define HSMCI_BLKR_BLKLEN_Msk (0xffffu << HSMCI_BLKR_BLKLEN_Pos) /**< \brief (HSMCI_BLKR) Data Block Length */ +#define HSMCI_BLKR_BLKLEN(value) ((HSMCI_BLKR_BLKLEN_Msk & ((value) << HSMCI_BLKR_BLKLEN_Pos))) +/* -------- HSMCI_CSTOR : (HSMCI Offset: 0x1C) Completion Signal Timeout Register -------- */ +#define HSMCI_CSTOR_CSTOCYC_Pos 0 +#define HSMCI_CSTOR_CSTOCYC_Msk (0xfu << HSMCI_CSTOR_CSTOCYC_Pos) /**< \brief (HSMCI_CSTOR) Completion Signal Timeout Cycle Number */ +#define HSMCI_CSTOR_CSTOCYC(value) ((HSMCI_CSTOR_CSTOCYC_Msk & ((value) << HSMCI_CSTOR_CSTOCYC_Pos))) +#define HSMCI_CSTOR_CSTOMUL_Pos 4 +#define HSMCI_CSTOR_CSTOMUL_Msk (0x7u << HSMCI_CSTOR_CSTOMUL_Pos) /**< \brief (HSMCI_CSTOR) Completion Signal Timeout Multiplier */ +#define HSMCI_CSTOR_CSTOMUL_1 (0x0u << 4) /**< \brief (HSMCI_CSTOR) CSTOCYC x 1 */ +#define HSMCI_CSTOR_CSTOMUL_16 (0x1u << 4) /**< \brief (HSMCI_CSTOR) CSTOCYC x 16 */ +#define HSMCI_CSTOR_CSTOMUL_128 (0x2u << 4) /**< \brief (HSMCI_CSTOR) CSTOCYC x 128 */ +#define HSMCI_CSTOR_CSTOMUL_256 (0x3u << 4) /**< \brief (HSMCI_CSTOR) CSTOCYC x 256 */ +#define HSMCI_CSTOR_CSTOMUL_1024 (0x4u << 4) /**< \brief (HSMCI_CSTOR) CSTOCYC x 1024 */ +#define HSMCI_CSTOR_CSTOMUL_4096 (0x5u << 4) /**< \brief (HSMCI_CSTOR) CSTOCYC x 4096 */ +#define HSMCI_CSTOR_CSTOMUL_65536 (0x6u << 4) /**< \brief (HSMCI_CSTOR) CSTOCYC x 65536 */ +#define HSMCI_CSTOR_CSTOMUL_1048576 (0x7u << 4) /**< \brief (HSMCI_CSTOR) CSTOCYC x 1048576 */ +/* -------- HSMCI_RSPR[4] : (HSMCI Offset: 0x20) Response Register -------- */ +#define HSMCI_RSPR_RSP_Pos 0 +#define HSMCI_RSPR_RSP_Msk (0xffffffffu << HSMCI_RSPR_RSP_Pos) /**< \brief (HSMCI_RSPR[4]) Response */ +/* -------- HSMCI_RDR : (HSMCI Offset: 0x30) Receive Data Register -------- */ +#define HSMCI_RDR_DATA_Pos 0 +#define HSMCI_RDR_DATA_Msk (0xffffffffu << HSMCI_RDR_DATA_Pos) /**< \brief (HSMCI_RDR) Data to Read */ +/* -------- HSMCI_TDR : (HSMCI Offset: 0x34) Transmit Data Register -------- */ +#define HSMCI_TDR_DATA_Pos 0 +#define HSMCI_TDR_DATA_Msk (0xffffffffu << HSMCI_TDR_DATA_Pos) /**< \brief (HSMCI_TDR) Data to Write */ +#define HSMCI_TDR_DATA(value) ((HSMCI_TDR_DATA_Msk & ((value) << HSMCI_TDR_DATA_Pos))) +/* -------- HSMCI_SR : (HSMCI Offset: 0x40) Status Register -------- */ +#define HSMCI_SR_CMDRDY (0x1u << 0) /**< \brief (HSMCI_SR) Command Ready */ +#define HSMCI_SR_RXRDY (0x1u << 1) /**< \brief (HSMCI_SR) Receiver Ready */ +#define HSMCI_SR_TXRDY (0x1u << 2) /**< \brief (HSMCI_SR) Transmit Ready */ +#define HSMCI_SR_BLKE (0x1u << 3) /**< \brief (HSMCI_SR) Data Block Ended */ +#define HSMCI_SR_DTIP (0x1u << 4) /**< \brief (HSMCI_SR) Data Transfer in Progress */ +#define HSMCI_SR_NOTBUSY (0x1u << 5) /**< \brief (HSMCI_SR) HSMCI Not Busy */ +#define HSMCI_SR_ENDRX (0x1u << 6) /**< \brief (HSMCI_SR) End of RX Buffer */ +#define HSMCI_SR_ENDTX (0x1u << 7) /**< \brief (HSMCI_SR) End of TX Buffer */ +#define HSMCI_SR_SDIOIRQA (0x1u << 8) /**< \brief (HSMCI_SR) SDIO Interrupt for Slot A */ +#define HSMCI_SR_SDIOWAIT (0x1u << 12) /**< \brief (HSMCI_SR) SDIO Read Wait Operation Status */ +#define HSMCI_SR_CSRCV (0x1u << 13) /**< \brief (HSMCI_SR) CE-ATA Completion Signal Received */ +#define HSMCI_SR_RXBUFF (0x1u << 14) /**< \brief (HSMCI_SR) RX Buffer Full */ +#define HSMCI_SR_TXBUFE (0x1u << 15) /**< \brief (HSMCI_SR) TX Buffer Empty */ +#define HSMCI_SR_RINDE (0x1u << 16) /**< \brief (HSMCI_SR) Response Index Error */ +#define HSMCI_SR_RDIRE (0x1u << 17) /**< \brief (HSMCI_SR) Response Direction Error */ +#define HSMCI_SR_RCRCE (0x1u << 18) /**< \brief (HSMCI_SR) Response CRC Error */ +#define HSMCI_SR_RENDE (0x1u << 19) /**< \brief (HSMCI_SR) Response End Bit Error */ +#define HSMCI_SR_RTOE (0x1u << 20) /**< \brief (HSMCI_SR) Response Time-out Error */ +#define HSMCI_SR_DCRCE (0x1u << 21) /**< \brief (HSMCI_SR) Data CRC Error */ +#define HSMCI_SR_DTOE (0x1u << 22) /**< \brief (HSMCI_SR) Data Time-out Error */ +#define HSMCI_SR_CSTOE (0x1u << 23) /**< \brief (HSMCI_SR) Completion Signal Time-out Error */ +#define HSMCI_SR_FIFOEMPTY (0x1u << 26) /**< \brief (HSMCI_SR) FIFO empty flag */ +#define HSMCI_SR_XFRDONE (0x1u << 27) /**< \brief (HSMCI_SR) Transfer Done flag */ +#define HSMCI_SR_ACKRCV (0x1u << 28) /**< \brief (HSMCI_SR) Boot Operation Acknowledge Received */ +#define HSMCI_SR_ACKRCVE (0x1u << 29) /**< \brief (HSMCI_SR) Boot Operation Acknowledge Error */ +#define HSMCI_SR_OVRE (0x1u << 30) /**< \brief (HSMCI_SR) Overrun */ +#define HSMCI_SR_UNRE (0x1u << 31) /**< \brief (HSMCI_SR) Underrun */ +/* -------- HSMCI_IER : (HSMCI Offset: 0x44) Interrupt Enable Register -------- */ +#define HSMCI_IER_CMDRDY (0x1u << 0) /**< \brief (HSMCI_IER) Command Ready Interrupt Enable */ +#define HSMCI_IER_RXRDY (0x1u << 1) /**< \brief (HSMCI_IER) Receiver Ready Interrupt Enable */ +#define HSMCI_IER_TXRDY (0x1u << 2) /**< \brief (HSMCI_IER) Transmit Ready Interrupt Enable */ +#define HSMCI_IER_BLKE (0x1u << 3) /**< \brief (HSMCI_IER) Data Block Ended Interrupt Enable */ +#define HSMCI_IER_DTIP (0x1u << 4) /**< \brief (HSMCI_IER) Data Transfer in Progress Interrupt Enable */ +#define HSMCI_IER_NOTBUSY (0x1u << 5) /**< \brief (HSMCI_IER) Data Not Busy Interrupt Enable */ +#define HSMCI_IER_ENDRX (0x1u << 6) /**< \brief (HSMCI_IER) End of Receive Buffer Interrupt Enable */ +#define HSMCI_IER_ENDTX (0x1u << 7) /**< \brief (HSMCI_IER) End of Transmit Buffer Interrupt Enable */ +#define HSMCI_IER_SDIOIRQA (0x1u << 8) /**< \brief (HSMCI_IER) SDIO Interrupt for Slot A Interrupt Enable */ +#define HSMCI_IER_SDIOWAIT (0x1u << 12) /**< \brief (HSMCI_IER) SDIO Read Wait Operation Status Interrupt Enable */ +#define HSMCI_IER_CSRCV (0x1u << 13) /**< \brief (HSMCI_IER) Completion Signal Received Interrupt Enable */ +#define HSMCI_IER_RXBUFF (0x1u << 14) /**< \brief (HSMCI_IER) Receive Buffer Full Interrupt Enable */ +#define HSMCI_IER_TXBUFE (0x1u << 15) /**< \brief (HSMCI_IER) Transmit Buffer Empty Interrupt Enable */ +#define HSMCI_IER_RINDE (0x1u << 16) /**< \brief (HSMCI_IER) Response Index Error Interrupt Enable */ +#define HSMCI_IER_RDIRE (0x1u << 17) /**< \brief (HSMCI_IER) Response Direction Error Interrupt Enable */ +#define HSMCI_IER_RCRCE (0x1u << 18) /**< \brief (HSMCI_IER) Response CRC Error Interrupt Enable */ +#define HSMCI_IER_RENDE (0x1u << 19) /**< \brief (HSMCI_IER) Response End Bit Error Interrupt Enable */ +#define HSMCI_IER_RTOE (0x1u << 20) /**< \brief (HSMCI_IER) Response Time-out Error Interrupt Enable */ +#define HSMCI_IER_DCRCE (0x1u << 21) /**< \brief (HSMCI_IER) Data CRC Error Interrupt Enable */ +#define HSMCI_IER_DTOE (0x1u << 22) /**< \brief (HSMCI_IER) Data Time-out Error Interrupt Enable */ +#define HSMCI_IER_CSTOE (0x1u << 23) /**< \brief (HSMCI_IER) Completion Signal Timeout Error Interrupt Enable */ +#define HSMCI_IER_FIFOEMPTY (0x1u << 26) /**< \brief (HSMCI_IER) FIFO empty Interrupt enable */ +#define HSMCI_IER_XFRDONE (0x1u << 27) /**< \brief (HSMCI_IER) Transfer Done Interrupt enable */ +#define HSMCI_IER_ACKRCV (0x1u << 28) /**< \brief (HSMCI_IER) Boot Acknowledge Interrupt Enable */ +#define HSMCI_IER_ACKRCVE (0x1u << 29) /**< \brief (HSMCI_IER) Boot Acknowledge Error Interrupt Enable */ +#define HSMCI_IER_OVRE (0x1u << 30) /**< \brief (HSMCI_IER) Overrun Interrupt Enable */ +#define HSMCI_IER_UNRE (0x1u << 31) /**< \brief (HSMCI_IER) Underrun Interrupt Enable */ +/* -------- HSMCI_IDR : (HSMCI Offset: 0x48) Interrupt Disable Register -------- */ +#define HSMCI_IDR_CMDRDY (0x1u << 0) /**< \brief (HSMCI_IDR) Command Ready Interrupt Disable */ +#define HSMCI_IDR_RXRDY (0x1u << 1) /**< \brief (HSMCI_IDR) Receiver Ready Interrupt Disable */ +#define HSMCI_IDR_TXRDY (0x1u << 2) /**< \brief (HSMCI_IDR) Transmit Ready Interrupt Disable */ +#define HSMCI_IDR_BLKE (0x1u << 3) /**< \brief (HSMCI_IDR) Data Block Ended Interrupt Disable */ +#define HSMCI_IDR_DTIP (0x1u << 4) /**< \brief (HSMCI_IDR) Data Transfer in Progress Interrupt Disable */ +#define HSMCI_IDR_NOTBUSY (0x1u << 5) /**< \brief (HSMCI_IDR) Data Not Busy Interrupt Disable */ +#define HSMCI_IDR_ENDRX (0x1u << 6) /**< \brief (HSMCI_IDR) End of Receive Buffer Interrupt Disable */ +#define HSMCI_IDR_ENDTX (0x1u << 7) /**< \brief (HSMCI_IDR) End of Transmit Buffer Interrupt Disable */ +#define HSMCI_IDR_SDIOIRQA (0x1u << 8) /**< \brief (HSMCI_IDR) SDIO Interrupt for Slot A Interrupt Disable */ +#define HSMCI_IDR_SDIOWAIT (0x1u << 12) /**< \brief (HSMCI_IDR) SDIO Read Wait Operation Status Interrupt Disable */ +#define HSMCI_IDR_CSRCV (0x1u << 13) /**< \brief (HSMCI_IDR) Completion Signal received interrupt Disable */ +#define HSMCI_IDR_RXBUFF (0x1u << 14) /**< \brief (HSMCI_IDR) Receive Buffer Full Interrupt Disable */ +#define HSMCI_IDR_TXBUFE (0x1u << 15) /**< \brief (HSMCI_IDR) Transmit Buffer Empty Interrupt Disable */ +#define HSMCI_IDR_RINDE (0x1u << 16) /**< \brief (HSMCI_IDR) Response Index Error Interrupt Disable */ +#define HSMCI_IDR_RDIRE (0x1u << 17) /**< \brief (HSMCI_IDR) Response Direction Error Interrupt Disable */ +#define HSMCI_IDR_RCRCE (0x1u << 18) /**< \brief (HSMCI_IDR) Response CRC Error Interrupt Disable */ +#define HSMCI_IDR_RENDE (0x1u << 19) /**< \brief (HSMCI_IDR) Response End Bit Error Interrupt Disable */ +#define HSMCI_IDR_RTOE (0x1u << 20) /**< \brief (HSMCI_IDR) Response Time-out Error Interrupt Disable */ +#define HSMCI_IDR_DCRCE (0x1u << 21) /**< \brief (HSMCI_IDR) Data CRC Error Interrupt Disable */ +#define HSMCI_IDR_DTOE (0x1u << 22) /**< \brief (HSMCI_IDR) Data Time-out Error Interrupt Disable */ +#define HSMCI_IDR_CSTOE (0x1u << 23) /**< \brief (HSMCI_IDR) Completion Signal Time out Error Interrupt Disable */ +#define HSMCI_IDR_FIFOEMPTY (0x1u << 26) /**< \brief (HSMCI_IDR) FIFO empty Interrupt Disable */ +#define HSMCI_IDR_XFRDONE (0x1u << 27) /**< \brief (HSMCI_IDR) Transfer Done Interrupt Disable */ +#define HSMCI_IDR_ACKRCV (0x1u << 28) /**< \brief (HSMCI_IDR) Boot Acknowledge Interrupt Disable */ +#define HSMCI_IDR_ACKRCVE (0x1u << 29) /**< \brief (HSMCI_IDR) Boot Acknowledge Error Interrupt Disable */ +#define HSMCI_IDR_OVRE (0x1u << 30) /**< \brief (HSMCI_IDR) Overrun Interrupt Disable */ +#define HSMCI_IDR_UNRE (0x1u << 31) /**< \brief (HSMCI_IDR) Underrun Interrupt Disable */ +/* -------- HSMCI_IMR : (HSMCI Offset: 0x4C) Interrupt Mask Register -------- */ +#define HSMCI_IMR_CMDRDY (0x1u << 0) /**< \brief (HSMCI_IMR) Command Ready Interrupt Mask */ +#define HSMCI_IMR_RXRDY (0x1u << 1) /**< \brief (HSMCI_IMR) Receiver Ready Interrupt Mask */ +#define HSMCI_IMR_TXRDY (0x1u << 2) /**< \brief (HSMCI_IMR) Transmit Ready Interrupt Mask */ +#define HSMCI_IMR_BLKE (0x1u << 3) /**< \brief (HSMCI_IMR) Data Block Ended Interrupt Mask */ +#define HSMCI_IMR_DTIP (0x1u << 4) /**< \brief (HSMCI_IMR) Data Transfer in Progress Interrupt Mask */ +#define HSMCI_IMR_NOTBUSY (0x1u << 5) /**< \brief (HSMCI_IMR) Data Not Busy Interrupt Mask */ +#define HSMCI_IMR_ENDRX (0x1u << 6) /**< \brief (HSMCI_IMR) End of Receive Buffer Interrupt Mask */ +#define HSMCI_IMR_ENDTX (0x1u << 7) /**< \brief (HSMCI_IMR) End of Transmit Buffer Interrupt Mask */ +#define HSMCI_IMR_SDIOIRQA (0x1u << 8) /**< \brief (HSMCI_IMR) SDIO Interrupt for Slot A Interrupt Mask */ +#define HSMCI_IMR_SDIOWAIT (0x1u << 12) /**< \brief (HSMCI_IMR) SDIO Read Wait Operation Status Interrupt Mask */ +#define HSMCI_IMR_CSRCV (0x1u << 13) /**< \brief (HSMCI_IMR) Completion Signal Received Interrupt Mask */ +#define HSMCI_IMR_RXBUFF (0x1u << 14) /**< \brief (HSMCI_IMR) Receive Buffer Full Interrupt Mask */ +#define HSMCI_IMR_TXBUFE (0x1u << 15) /**< \brief (HSMCI_IMR) Transmit Buffer Empty Interrupt Mask */ +#define HSMCI_IMR_RINDE (0x1u << 16) /**< \brief (HSMCI_IMR) Response Index Error Interrupt Mask */ +#define HSMCI_IMR_RDIRE (0x1u << 17) /**< \brief (HSMCI_IMR) Response Direction Error Interrupt Mask */ +#define HSMCI_IMR_RCRCE (0x1u << 18) /**< \brief (HSMCI_IMR) Response CRC Error Interrupt Mask */ +#define HSMCI_IMR_RENDE (0x1u << 19) /**< \brief (HSMCI_IMR) Response End Bit Error Interrupt Mask */ +#define HSMCI_IMR_RTOE (0x1u << 20) /**< \brief (HSMCI_IMR) Response Time-out Error Interrupt Mask */ +#define HSMCI_IMR_DCRCE (0x1u << 21) /**< \brief (HSMCI_IMR) Data CRC Error Interrupt Mask */ +#define HSMCI_IMR_DTOE (0x1u << 22) /**< \brief (HSMCI_IMR) Data Time-out Error Interrupt Mask */ +#define HSMCI_IMR_CSTOE (0x1u << 23) /**< \brief (HSMCI_IMR) Completion Signal Time-out Error Interrupt Mask */ +#define HSMCI_IMR_FIFOEMPTY (0x1u << 26) /**< \brief (HSMCI_IMR) FIFO Empty Interrupt Mask */ +#define HSMCI_IMR_XFRDONE (0x1u << 27) /**< \brief (HSMCI_IMR) Transfer Done Interrupt Mask */ +#define HSMCI_IMR_ACKRCV (0x1u << 28) /**< \brief (HSMCI_IMR) Boot Operation Acknowledge Received Interrupt Mask */ +#define HSMCI_IMR_ACKRCVE (0x1u << 29) /**< \brief (HSMCI_IMR) Boot Operation Acknowledge Error Interrupt Mask */ +#define HSMCI_IMR_OVRE (0x1u << 30) /**< \brief (HSMCI_IMR) Overrun Interrupt Mask */ +#define HSMCI_IMR_UNRE (0x1u << 31) /**< \brief (HSMCI_IMR) Underrun Interrupt Mask */ +/* -------- HSMCI_CFG : (HSMCI Offset: 0x54) Configuration Register -------- */ +#define HSMCI_CFG_FIFOMODE (0x1u << 0) /**< \brief (HSMCI_CFG) HSMCI Internal FIFO control mode */ +#define HSMCI_CFG_FERRCTRL (0x1u << 4) /**< \brief (HSMCI_CFG) Flow Error flag reset control mode */ +#define HSMCI_CFG_HSMODE (0x1u << 8) /**< \brief (HSMCI_CFG) High Speed Mode */ +#define HSMCI_CFG_LSYNC (0x1u << 12) /**< \brief (HSMCI_CFG) Synchronize on the last block */ +/* -------- HSMCI_WPMR : (HSMCI Offset: 0xE4) Write Protection Mode Register -------- */ +#define HSMCI_WPMR_WPEN (0x1u << 0) /**< \brief (HSMCI_WPMR) Write Protect Enable */ +#define HSMCI_WPMR_WPKEY_Pos 8 +#define HSMCI_WPMR_WPKEY_Msk (0xffffffu << HSMCI_WPMR_WPKEY_Pos) /**< \brief (HSMCI_WPMR) Write Protect Key */ +#define HSMCI_WPMR_WPKEY_PASSWD (0x4D4349u << 8) /**< \brief (HSMCI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0. */ +/* -------- HSMCI_WPSR : (HSMCI Offset: 0xE8) Write Protection Status Register -------- */ +#define HSMCI_WPSR_WPVS (0x1u << 0) /**< \brief (HSMCI_WPSR) Write Protection Violation Status */ +#define HSMCI_WPSR_WPVSRC_Pos 8 +#define HSMCI_WPSR_WPVSRC_Msk (0xffffu << HSMCI_WPSR_WPVSRC_Pos) /**< \brief (HSMCI_WPSR) Write Protection Violation Source */ +/* -------- HSMCI_RPR : (HSMCI Offset: 0x100) Receive Pointer Register -------- */ +#define HSMCI_RPR_RXPTR_Pos 0 +#define HSMCI_RPR_RXPTR_Msk (0xffffffffu << HSMCI_RPR_RXPTR_Pos) /**< \brief (HSMCI_RPR) Receive Pointer Register */ +#define HSMCI_RPR_RXPTR(value) ((HSMCI_RPR_RXPTR_Msk & ((value) << HSMCI_RPR_RXPTR_Pos))) +/* -------- HSMCI_RCR : (HSMCI Offset: 0x104) Receive Counter Register -------- */ +#define HSMCI_RCR_RXCTR_Pos 0 +#define HSMCI_RCR_RXCTR_Msk (0xffffu << HSMCI_RCR_RXCTR_Pos) /**< \brief (HSMCI_RCR) Receive Counter Register */ +#define HSMCI_RCR_RXCTR(value) ((HSMCI_RCR_RXCTR_Msk & ((value) << HSMCI_RCR_RXCTR_Pos))) +/* -------- HSMCI_TPR : (HSMCI Offset: 0x108) Transmit Pointer Register -------- */ +#define HSMCI_TPR_TXPTR_Pos 0 +#define HSMCI_TPR_TXPTR_Msk (0xffffffffu << HSMCI_TPR_TXPTR_Pos) /**< \brief (HSMCI_TPR) Transmit Counter Register */ +#define HSMCI_TPR_TXPTR(value) ((HSMCI_TPR_TXPTR_Msk & ((value) << HSMCI_TPR_TXPTR_Pos))) +/* -------- HSMCI_TCR : (HSMCI Offset: 0x10C) Transmit Counter Register -------- */ +#define HSMCI_TCR_TXCTR_Pos 0 +#define HSMCI_TCR_TXCTR_Msk (0xffffu << HSMCI_TCR_TXCTR_Pos) /**< \brief (HSMCI_TCR) Transmit Counter Register */ +#define HSMCI_TCR_TXCTR(value) ((HSMCI_TCR_TXCTR_Msk & ((value) << HSMCI_TCR_TXCTR_Pos))) +/* -------- HSMCI_RNPR : (HSMCI Offset: 0x110) Receive Next Pointer Register -------- */ +#define HSMCI_RNPR_RXNPTR_Pos 0 +#define HSMCI_RNPR_RXNPTR_Msk (0xffffffffu << HSMCI_RNPR_RXNPTR_Pos) /**< \brief (HSMCI_RNPR) Receive Next Pointer */ +#define HSMCI_RNPR_RXNPTR(value) ((HSMCI_RNPR_RXNPTR_Msk & ((value) << HSMCI_RNPR_RXNPTR_Pos))) +/* -------- HSMCI_RNCR : (HSMCI Offset: 0x114) Receive Next Counter Register -------- */ +#define HSMCI_RNCR_RXNCTR_Pos 0 +#define HSMCI_RNCR_RXNCTR_Msk (0xffffu << HSMCI_RNCR_RXNCTR_Pos) /**< \brief (HSMCI_RNCR) Receive Next Counter */ +#define HSMCI_RNCR_RXNCTR(value) ((HSMCI_RNCR_RXNCTR_Msk & ((value) << HSMCI_RNCR_RXNCTR_Pos))) +/* -------- HSMCI_TNPR : (HSMCI Offset: 0x118) Transmit Next Pointer Register -------- */ +#define HSMCI_TNPR_TXNPTR_Pos 0 +#define HSMCI_TNPR_TXNPTR_Msk (0xffffffffu << HSMCI_TNPR_TXNPTR_Pos) /**< \brief (HSMCI_TNPR) Transmit Next Pointer */ +#define HSMCI_TNPR_TXNPTR(value) ((HSMCI_TNPR_TXNPTR_Msk & ((value) << HSMCI_TNPR_TXNPTR_Pos))) +/* -------- HSMCI_TNCR : (HSMCI Offset: 0x11C) Transmit Next Counter Register -------- */ +#define HSMCI_TNCR_TXNCTR_Pos 0 +#define HSMCI_TNCR_TXNCTR_Msk (0xffffu << HSMCI_TNCR_TXNCTR_Pos) /**< \brief (HSMCI_TNCR) Transmit Counter Next */ +#define HSMCI_TNCR_TXNCTR(value) ((HSMCI_TNCR_TXNCTR_Msk & ((value) << HSMCI_TNCR_TXNCTR_Pos))) +/* -------- HSMCI_PTCR : (HSMCI Offset: 0x120) Transfer Control Register -------- */ +#define HSMCI_PTCR_RXTEN (0x1u << 0) /**< \brief (HSMCI_PTCR) Receiver Transfer Enable */ +#define HSMCI_PTCR_RXTDIS (0x1u << 1) /**< \brief (HSMCI_PTCR) Receiver Transfer Disable */ +#define HSMCI_PTCR_TXTEN (0x1u << 8) /**< \brief (HSMCI_PTCR) Transmitter Transfer Enable */ +#define HSMCI_PTCR_TXTDIS (0x1u << 9) /**< \brief (HSMCI_PTCR) Transmitter Transfer Disable */ +/* -------- HSMCI_PTSR : (HSMCI Offset: 0x124) Transfer Status Register -------- */ +#define HSMCI_PTSR_RXTEN (0x1u << 0) /**< \brief (HSMCI_PTSR) Receiver Transfer Enable */ +#define HSMCI_PTSR_TXTEN (0x1u << 8) /**< \brief (HSMCI_PTSR) Transmitter Transfer Enable */ + +/*@}*/ + + +#endif /* _SAM4S_HSMCI_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_matrix.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_matrix.h new file mode 100644 index 0000000..fa15af2 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_matrix.h @@ -0,0 +1,193 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_MATRIX_COMPONENT_ +#define _SAM4S_MATRIX_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR AHB Bus Matrix */ +/* ============================================================================= */ +/** \addtogroup SAM4S_MATRIX AHB Bus Matrix */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Matrix hardware registers */ +typedef struct { + __IO uint32_t MATRIX_MCFG[4]; /**< \brief (Matrix Offset: 0x0000) Master Configuration Register */ + __I uint32_t Reserved1[12]; + __IO uint32_t MATRIX_SCFG[5]; /**< \brief (Matrix Offset: 0x0040) Slave Configuration Register */ + __I uint32_t Reserved2[11]; + __IO uint32_t MATRIX_PRAS0; /**< \brief (Matrix Offset: 0x0080) Priority Register A for Slave 0 */ + __I uint32_t Reserved3[1]; + __IO uint32_t MATRIX_PRAS1; /**< \brief (Matrix Offset: 0x0088) Priority Register A for Slave 1 */ + __I uint32_t Reserved4[1]; + __IO uint32_t MATRIX_PRAS2; /**< \brief (Matrix Offset: 0x0090) Priority Register A for Slave 2 */ + __I uint32_t Reserved5[1]; + __IO uint32_t MATRIX_PRAS3; /**< \brief (Matrix Offset: 0x0098) Priority Register A for Slave 3 */ + __I uint32_t Reserved6[1]; + __IO uint32_t MATRIX_PRAS4; /**< \brief (Matrix Offset: 0x00A0) Priority Register A for Slave 4 */ + __I uint32_t Reserved7[1]; + __I uint32_t Reserved8[27]; + __IO uint32_t CCFG_SYSIO; /**< \brief (Matrix Offset: 0x0114) System I/O Configuration register */ + __I uint32_t Reserved9[1]; + __IO uint32_t CCFG_SMCNFCS; /**< \brief (Matrix Offset: 0x011C) SMC Chip Select NAND Flash Assignment Register */ + __I uint32_t Reserved10[49]; + __IO uint32_t MATRIX_WPMR; /**< \brief (Matrix Offset: 0x1E4) Write Protect Mode Register */ + __I uint32_t MATRIX_WPSR; /**< \brief (Matrix Offset: 0x1E8) Write Protect Status Register */ +} Matrix; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- MATRIX_MCFG[4] : (MATRIX Offset: 0x0000) Master Configuration Register -------- */ +#define MATRIX_MCFG_ULBT_Pos 0 +#define MATRIX_MCFG_ULBT_Msk (0x7u << MATRIX_MCFG_ULBT_Pos) /**< \brief (MATRIX_MCFG[4]) Undefined Length Burst Type */ +#define MATRIX_MCFG_ULBT(value) ((MATRIX_MCFG_ULBT_Msk & ((value) << MATRIX_MCFG_ULBT_Pos))) +/* -------- MATRIX_SCFG[5] : (MATRIX Offset: 0x0040) Slave Configuration Register -------- */ +#define MATRIX_SCFG_SLOT_CYCLE_Pos 0 +#define MATRIX_SCFG_SLOT_CYCLE_Msk (0xffu << MATRIX_SCFG_SLOT_CYCLE_Pos) /**< \brief (MATRIX_SCFG[5]) Maximum Number of Allowed Cycles for a Burst */ +#define MATRIX_SCFG_SLOT_CYCLE(value) ((MATRIX_SCFG_SLOT_CYCLE_Msk & ((value) << MATRIX_SCFG_SLOT_CYCLE_Pos))) +#define MATRIX_SCFG_DEFMSTR_TYPE_Pos 16 +#define MATRIX_SCFG_DEFMSTR_TYPE_Msk (0x3u << MATRIX_SCFG_DEFMSTR_TYPE_Pos) /**< \brief (MATRIX_SCFG[5]) Default Master Type */ +#define MATRIX_SCFG_DEFMSTR_TYPE(value) ((MATRIX_SCFG_DEFMSTR_TYPE_Msk & ((value) << MATRIX_SCFG_DEFMSTR_TYPE_Pos))) +#define MATRIX_SCFG_FIXED_DEFMSTR_Pos 18 +#define MATRIX_SCFG_FIXED_DEFMSTR_Msk (0x7u << MATRIX_SCFG_FIXED_DEFMSTR_Pos) /**< \brief (MATRIX_SCFG[5]) Fixed Default Master */ +#define MATRIX_SCFG_FIXED_DEFMSTR(value) ((MATRIX_SCFG_FIXED_DEFMSTR_Msk & ((value) << MATRIX_SCFG_FIXED_DEFMSTR_Pos))) +#define MATRIX_SCFG_ARBT_Pos 24 +#define MATRIX_SCFG_ARBT_Msk (0x3u << MATRIX_SCFG_ARBT_Pos) /**< \brief (MATRIX_SCFG[5]) Arbitration Type */ +#define MATRIX_SCFG_ARBT(value) ((MATRIX_SCFG_ARBT_Msk & ((value) << MATRIX_SCFG_ARBT_Pos))) +/* -------- MATRIX_PRAS0 : (MATRIX Offset: 0x0080) Priority Register A for Slave 0 -------- */ +#define MATRIX_PRAS0_M0PR_Pos 0 +#define MATRIX_PRAS0_M0PR_Msk (0x3u << MATRIX_PRAS0_M0PR_Pos) /**< \brief (MATRIX_PRAS0) Master 0 Priority */ +#define MATRIX_PRAS0_M0PR(value) ((MATRIX_PRAS0_M0PR_Msk & ((value) << MATRIX_PRAS0_M0PR_Pos))) +#define MATRIX_PRAS0_M1PR_Pos 4 +#define MATRIX_PRAS0_M1PR_Msk (0x3u << MATRIX_PRAS0_M1PR_Pos) /**< \brief (MATRIX_PRAS0) Master 1 Priority */ +#define MATRIX_PRAS0_M1PR(value) ((MATRIX_PRAS0_M1PR_Msk & ((value) << MATRIX_PRAS0_M1PR_Pos))) +#define MATRIX_PRAS0_M2PR_Pos 8 +#define MATRIX_PRAS0_M2PR_Msk (0x3u << MATRIX_PRAS0_M2PR_Pos) /**< \brief (MATRIX_PRAS0) Master 2 Priority */ +#define MATRIX_PRAS0_M2PR(value) ((MATRIX_PRAS0_M2PR_Msk & ((value) << MATRIX_PRAS0_M2PR_Pos))) +#define MATRIX_PRAS0_M3PR_Pos 12 +#define MATRIX_PRAS0_M3PR_Msk (0x3u << MATRIX_PRAS0_M3PR_Pos) /**< \brief (MATRIX_PRAS0) Master 3 Priority */ +#define MATRIX_PRAS0_M3PR(value) ((MATRIX_PRAS0_M3PR_Msk & ((value) << MATRIX_PRAS0_M3PR_Pos))) +#define MATRIX_PRAS0_M4PR_Pos 16 +#define MATRIX_PRAS0_M4PR_Msk (0x3u << MATRIX_PRAS0_M4PR_Pos) /**< \brief (MATRIX_PRAS0) Master 4 Priority */ +#define MATRIX_PRAS0_M4PR(value) ((MATRIX_PRAS0_M4PR_Msk & ((value) << MATRIX_PRAS0_M4PR_Pos))) +/* -------- MATRIX_PRAS1 : (MATRIX Offset: 0x0088) Priority Register A for Slave 1 -------- */ +#define MATRIX_PRAS1_M0PR_Pos 0 +#define MATRIX_PRAS1_M0PR_Msk (0x3u << MATRIX_PRAS1_M0PR_Pos) /**< \brief (MATRIX_PRAS1) Master 0 Priority */ +#define MATRIX_PRAS1_M0PR(value) ((MATRIX_PRAS1_M0PR_Msk & ((value) << MATRIX_PRAS1_M0PR_Pos))) +#define MATRIX_PRAS1_M1PR_Pos 4 +#define MATRIX_PRAS1_M1PR_Msk (0x3u << MATRIX_PRAS1_M1PR_Pos) /**< \brief (MATRIX_PRAS1) Master 1 Priority */ +#define MATRIX_PRAS1_M1PR(value) ((MATRIX_PRAS1_M1PR_Msk & ((value) << MATRIX_PRAS1_M1PR_Pos))) +#define MATRIX_PRAS1_M2PR_Pos 8 +#define MATRIX_PRAS1_M2PR_Msk (0x3u << MATRIX_PRAS1_M2PR_Pos) /**< \brief (MATRIX_PRAS1) Master 2 Priority */ +#define MATRIX_PRAS1_M2PR(value) ((MATRIX_PRAS1_M2PR_Msk & ((value) << MATRIX_PRAS1_M2PR_Pos))) +#define MATRIX_PRAS1_M3PR_Pos 12 +#define MATRIX_PRAS1_M3PR_Msk (0x3u << MATRIX_PRAS1_M3PR_Pos) /**< \brief (MATRIX_PRAS1) Master 3 Priority */ +#define MATRIX_PRAS1_M3PR(value) ((MATRIX_PRAS1_M3PR_Msk & ((value) << MATRIX_PRAS1_M3PR_Pos))) +#define MATRIX_PRAS1_M4PR_Pos 16 +#define MATRIX_PRAS1_M4PR_Msk (0x3u << MATRIX_PRAS1_M4PR_Pos) /**< \brief (MATRIX_PRAS1) Master 4 Priority */ +#define MATRIX_PRAS1_M4PR(value) ((MATRIX_PRAS1_M4PR_Msk & ((value) << MATRIX_PRAS1_M4PR_Pos))) +/* -------- MATRIX_PRAS2 : (MATRIX Offset: 0x0090) Priority Register A for Slave 2 -------- */ +#define MATRIX_PRAS2_M0PR_Pos 0 +#define MATRIX_PRAS2_M0PR_Msk (0x3u << MATRIX_PRAS2_M0PR_Pos) /**< \brief (MATRIX_PRAS2) Master 0 Priority */ +#define MATRIX_PRAS2_M0PR(value) ((MATRIX_PRAS2_M0PR_Msk & ((value) << MATRIX_PRAS2_M0PR_Pos))) +#define MATRIX_PRAS2_M1PR_Pos 4 +#define MATRIX_PRAS2_M1PR_Msk (0x3u << MATRIX_PRAS2_M1PR_Pos) /**< \brief (MATRIX_PRAS2) Master 1 Priority */ +#define MATRIX_PRAS2_M1PR(value) ((MATRIX_PRAS2_M1PR_Msk & ((value) << MATRIX_PRAS2_M1PR_Pos))) +#define MATRIX_PRAS2_M2PR_Pos 8 +#define MATRIX_PRAS2_M2PR_Msk (0x3u << MATRIX_PRAS2_M2PR_Pos) /**< \brief (MATRIX_PRAS2) Master 2 Priority */ +#define MATRIX_PRAS2_M2PR(value) ((MATRIX_PRAS2_M2PR_Msk & ((value) << MATRIX_PRAS2_M2PR_Pos))) +#define MATRIX_PRAS2_M3PR_Pos 12 +#define MATRIX_PRAS2_M3PR_Msk (0x3u << MATRIX_PRAS2_M3PR_Pos) /**< \brief (MATRIX_PRAS2) Master 3 Priority */ +#define MATRIX_PRAS2_M3PR(value) ((MATRIX_PRAS2_M3PR_Msk & ((value) << MATRIX_PRAS2_M3PR_Pos))) +#define MATRIX_PRAS2_M4PR_Pos 16 +#define MATRIX_PRAS2_M4PR_Msk (0x3u << MATRIX_PRAS2_M4PR_Pos) /**< \brief (MATRIX_PRAS2) Master 4 Priority */ +#define MATRIX_PRAS2_M4PR(value) ((MATRIX_PRAS2_M4PR_Msk & ((value) << MATRIX_PRAS2_M4PR_Pos))) +/* -------- MATRIX_PRAS3 : (MATRIX Offset: 0x0098) Priority Register A for Slave 3 -------- */ +#define MATRIX_PRAS3_M0PR_Pos 0 +#define MATRIX_PRAS3_M0PR_Msk (0x3u << MATRIX_PRAS3_M0PR_Pos) /**< \brief (MATRIX_PRAS3) Master 0 Priority */ +#define MATRIX_PRAS3_M0PR(value) ((MATRIX_PRAS3_M0PR_Msk & ((value) << MATRIX_PRAS3_M0PR_Pos))) +#define MATRIX_PRAS3_M1PR_Pos 4 +#define MATRIX_PRAS3_M1PR_Msk (0x3u << MATRIX_PRAS3_M1PR_Pos) /**< \brief (MATRIX_PRAS3) Master 1 Priority */ +#define MATRIX_PRAS3_M1PR(value) ((MATRIX_PRAS3_M1PR_Msk & ((value) << MATRIX_PRAS3_M1PR_Pos))) +#define MATRIX_PRAS3_M2PR_Pos 8 +#define MATRIX_PRAS3_M2PR_Msk (0x3u << MATRIX_PRAS3_M2PR_Pos) /**< \brief (MATRIX_PRAS3) Master 2 Priority */ +#define MATRIX_PRAS3_M2PR(value) ((MATRIX_PRAS3_M2PR_Msk & ((value) << MATRIX_PRAS3_M2PR_Pos))) +#define MATRIX_PRAS3_M3PR_Pos 12 +#define MATRIX_PRAS3_M3PR_Msk (0x3u << MATRIX_PRAS3_M3PR_Pos) /**< \brief (MATRIX_PRAS3) Master 3 Priority */ +#define MATRIX_PRAS3_M3PR(value) ((MATRIX_PRAS3_M3PR_Msk & ((value) << MATRIX_PRAS3_M3PR_Pos))) +#define MATRIX_PRAS3_M4PR_Pos 16 +#define MATRIX_PRAS3_M4PR_Msk (0x3u << MATRIX_PRAS3_M4PR_Pos) /**< \brief (MATRIX_PRAS3) Master 4 Priority */ +#define MATRIX_PRAS3_M4PR(value) ((MATRIX_PRAS3_M4PR_Msk & ((value) << MATRIX_PRAS3_M4PR_Pos))) +/* -------- MATRIX_PRAS4 : (MATRIX Offset: 0x00A0) Priority Register A for Slave 4 -------- */ +#define MATRIX_PRAS4_M0PR_Pos 0 +#define MATRIX_PRAS4_M0PR_Msk (0x3u << MATRIX_PRAS4_M0PR_Pos) /**< \brief (MATRIX_PRAS4) Master 0 Priority */ +#define MATRIX_PRAS4_M0PR(value) ((MATRIX_PRAS4_M0PR_Msk & ((value) << MATRIX_PRAS4_M0PR_Pos))) +#define MATRIX_PRAS4_M1PR_Pos 4 +#define MATRIX_PRAS4_M1PR_Msk (0x3u << MATRIX_PRAS4_M1PR_Pos) /**< \brief (MATRIX_PRAS4) Master 1 Priority */ +#define MATRIX_PRAS4_M1PR(value) ((MATRIX_PRAS4_M1PR_Msk & ((value) << MATRIX_PRAS4_M1PR_Pos))) +#define MATRIX_PRAS4_M2PR_Pos 8 +#define MATRIX_PRAS4_M2PR_Msk (0x3u << MATRIX_PRAS4_M2PR_Pos) /**< \brief (MATRIX_PRAS4) Master 2 Priority */ +#define MATRIX_PRAS4_M2PR(value) ((MATRIX_PRAS4_M2PR_Msk & ((value) << MATRIX_PRAS4_M2PR_Pos))) +#define MATRIX_PRAS4_M3PR_Pos 12 +#define MATRIX_PRAS4_M3PR_Msk (0x3u << MATRIX_PRAS4_M3PR_Pos) /**< \brief (MATRIX_PRAS4) Master 3 Priority */ +#define MATRIX_PRAS4_M3PR(value) ((MATRIX_PRAS4_M3PR_Msk & ((value) << MATRIX_PRAS4_M3PR_Pos))) +#define MATRIX_PRAS4_M4PR_Pos 16 +#define MATRIX_PRAS4_M4PR_Msk (0x3u << MATRIX_PRAS4_M4PR_Pos) /**< \brief (MATRIX_PRAS4) Master 4 Priority */ +#define MATRIX_PRAS4_M4PR(value) ((MATRIX_PRAS4_M4PR_Msk & ((value) << MATRIX_PRAS4_M4PR_Pos))) +/* -------- CCFG_SYSIO : (MATRIX Offset: 0x0114) System I/O Configuration register -------- */ +#define CCFG_SYSIO_SYSIO4 (0x1u << 4) /**< \brief (CCFG_SYSIO) PB4 or TDI Assignment */ +#define CCFG_SYSIO_SYSIO5 (0x1u << 5) /**< \brief (CCFG_SYSIO) PB5 or TDO/TRACESWO Assignment */ +#define CCFG_SYSIO_SYSIO6 (0x1u << 6) /**< \brief (CCFG_SYSIO) PB6 or TMS/SWDIO Assignment */ +#define CCFG_SYSIO_SYSIO7 (0x1u << 7) /**< \brief (CCFG_SYSIO) PB7 or TCK/SWCLK Assignment */ +#define CCFG_SYSIO_SYSIO10 (0x1u << 10) /**< \brief (CCFG_SYSIO) PB10 or DDM Assignment */ +#define CCFG_SYSIO_SYSIO11 (0x1u << 11) /**< \brief (CCFG_SYSIO) PB11 or DDP Assignment */ +#define CCFG_SYSIO_SYSIO12 (0x1u << 12) /**< \brief (CCFG_SYSIO) PB12 or ERASE Assignment */ +/* -------- CCFG_SMCNFCS : (MATRIX Offset: 0x011C) SMC Chip Select NAND Flash Assignment Register -------- */ +#define CCFG_SMCNFCS_SMC_NFCS0 (0x1u << 0) /**< \brief (CCFG_SMCNFCS) SMC NAND Flash Chip Select 0 Assignment */ +#define CCFG_SMCNFCS_SMC_NFCS1 (0x1u << 1) /**< \brief (CCFG_SMCNFCS) SMC NAND Flash Chip Select 1 Assignment */ +#define CCFG_SMCNFCS_SMC_NFCS2 (0x1u << 2) /**< \brief (CCFG_SMCNFCS) SMC NAND Flash Chip Select 2 Assignment */ +#define CCFG_SMCNFCS_SMC_NFCS3 (0x1u << 3) /**< \brief (CCFG_SMCNFCS) SMC NAND Flash Chip Select 3 Assignment */ +/* -------- MATRIX_WPMR : (MATRIX Offset: 0x1E4) Write Protect Mode Register -------- */ +#define MATRIX_WPMR_WPEN (0x1u << 0) /**< \brief (MATRIX_WPMR) Write Protect ENable */ +#define MATRIX_WPMR_WPKEY_Pos 8 +#define MATRIX_WPMR_WPKEY_Msk (0xffffffu << MATRIX_WPMR_WPKEY_Pos) /**< \brief (MATRIX_WPMR) Write Protect KEY (Write-only) */ +#define MATRIX_WPMR_WPKEY(value) ((MATRIX_WPMR_WPKEY_Msk & ((value) << MATRIX_WPMR_WPKEY_Pos))) +/* -------- MATRIX_WPSR : (MATRIX Offset: 0x1E8) Write Protect Status Register -------- */ +#define MATRIX_WPSR_WPVS (0x1u << 0) /**< \brief (MATRIX_WPSR) Write Protect Violation Status */ +#define MATRIX_WPSR_WPVSRC_Pos 8 +#define MATRIX_WPSR_WPVSRC_Msk (0xffffu << MATRIX_WPSR_WPVSRC_Pos) /**< \brief (MATRIX_WPSR) Write Protect Violation Source */ + +/*@}*/ + + +#endif /* _SAM4S_MATRIX_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pdc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pdc.h new file mode 100644 index 0000000..166de7f --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pdc.h @@ -0,0 +1,103 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_PDC_COMPONENT_ +#define _SAM4S_PDC_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Peripheral DMA Controller */ +/* ============================================================================= */ +/** \addtogroup SAM4S_PDC Peripheral DMA Controller */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Pdc hardware registers */ +typedef struct { + __IO uint32_t PERIPH_RPR; /**< \brief (Pdc Offset: 0x00) Receive Pointer Register */ + __IO uint32_t PERIPH_RCR; /**< \brief (Pdc Offset: 0x04) Receive Counter Register */ + __IO uint32_t PERIPH_TPR; /**< \brief (Pdc Offset: 0x08) Transmit Pointer Register */ + __IO uint32_t PERIPH_TCR; /**< \brief (Pdc Offset: 0x0C) Transmit Counter Register */ + __IO uint32_t PERIPH_RNPR; /**< \brief (Pdc Offset: 0x10) Receive Next Pointer Register */ + __IO uint32_t PERIPH_RNCR; /**< \brief (Pdc Offset: 0x14) Receive Next Counter Register */ + __IO uint32_t PERIPH_TNPR; /**< \brief (Pdc Offset: 0x18) Transmit Next Pointer Register */ + __IO uint32_t PERIPH_TNCR; /**< \brief (Pdc Offset: 0x1C) Transmit Next Counter Register */ + __O uint32_t PERIPH_PTCR; /**< \brief (Pdc Offset: 0x20) Transfer Control Register */ + __I uint32_t PERIPH_PTSR; /**< \brief (Pdc Offset: 0x24) Transfer Status Register */ +} Pdc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- PERIPH_RPR : (PDC Offset: 0x00) Receive Pointer Register -------- */ +#define PERIPH_RPR_RXPTR_Pos 0 +#define PERIPH_RPR_RXPTR_Msk (0xffffffffu << PERIPH_RPR_RXPTR_Pos) /**< \brief (PERIPH_RPR) Receive Pointer Register */ +#define PERIPH_RPR_RXPTR(value) ((PERIPH_RPR_RXPTR_Msk & ((value) << PERIPH_RPR_RXPTR_Pos))) +/* -------- PERIPH_RCR : (PDC Offset: 0x04) Receive Counter Register -------- */ +#define PERIPH_RCR_RXCTR_Pos 0 +#define PERIPH_RCR_RXCTR_Msk (0xffffu << PERIPH_RCR_RXCTR_Pos) /**< \brief (PERIPH_RCR) Receive Counter Register */ +#define PERIPH_RCR_RXCTR(value) ((PERIPH_RCR_RXCTR_Msk & ((value) << PERIPH_RCR_RXCTR_Pos))) +/* -------- PERIPH_TPR : (PDC Offset: 0x08) Transmit Pointer Register -------- */ +#define PERIPH_TPR_TXPTR_Pos 0 +#define PERIPH_TPR_TXPTR_Msk (0xffffffffu << PERIPH_TPR_TXPTR_Pos) /**< \brief (PERIPH_TPR) Transmit Counter Register */ +#define PERIPH_TPR_TXPTR(value) ((PERIPH_TPR_TXPTR_Msk & ((value) << PERIPH_TPR_TXPTR_Pos))) +/* -------- PERIPH_TCR : (PDC Offset: 0x0C) Transmit Counter Register -------- */ +#define PERIPH_TCR_TXCTR_Pos 0 +#define PERIPH_TCR_TXCTR_Msk (0xffffu << PERIPH_TCR_TXCTR_Pos) /**< \brief (PERIPH_TCR) Transmit Counter Register */ +#define PERIPH_TCR_TXCTR(value) ((PERIPH_TCR_TXCTR_Msk & ((value) << PERIPH_TCR_TXCTR_Pos))) +/* -------- PERIPH_RNPR : (PDC Offset: 0x10) Receive Next Pointer Register -------- */ +#define PERIPH_RNPR_RXNPTR_Pos 0 +#define PERIPH_RNPR_RXNPTR_Msk (0xffffffffu << PERIPH_RNPR_RXNPTR_Pos) /**< \brief (PERIPH_RNPR) Receive Next Pointer */ +#define PERIPH_RNPR_RXNPTR(value) ((PERIPH_RNPR_RXNPTR_Msk & ((value) << PERIPH_RNPR_RXNPTR_Pos))) +/* -------- PERIPH_RNCR : (PDC Offset: 0x14) Receive Next Counter Register -------- */ +#define PERIPH_RNCR_RXNCTR_Pos 0 +#define PERIPH_RNCR_RXNCTR_Msk (0xffffu << PERIPH_RNCR_RXNCTR_Pos) /**< \brief (PERIPH_RNCR) Receive Next Counter */ +#define PERIPH_RNCR_RXNCTR(value) ((PERIPH_RNCR_RXNCTR_Msk & ((value) << PERIPH_RNCR_RXNCTR_Pos))) +/* -------- PERIPH_TNPR : (PDC Offset: 0x18) Transmit Next Pointer Register -------- */ +#define PERIPH_TNPR_TXNPTR_Pos 0 +#define PERIPH_TNPR_TXNPTR_Msk (0xffffffffu << PERIPH_TNPR_TXNPTR_Pos) /**< \brief (PERIPH_TNPR) Transmit Next Pointer */ +#define PERIPH_TNPR_TXNPTR(value) ((PERIPH_TNPR_TXNPTR_Msk & ((value) << PERIPH_TNPR_TXNPTR_Pos))) +/* -------- PERIPH_TNCR : (PDC Offset: 0x1C) Transmit Next Counter Register -------- */ +#define PERIPH_TNCR_TXNCTR_Pos 0 +#define PERIPH_TNCR_TXNCTR_Msk (0xffffu << PERIPH_TNCR_TXNCTR_Pos) /**< \brief (PERIPH_TNCR) Transmit Counter Next */ +#define PERIPH_TNCR_TXNCTR(value) ((PERIPH_TNCR_TXNCTR_Msk & ((value) << PERIPH_TNCR_TXNCTR_Pos))) +/* -------- PERIPH_PTCR : (PDC Offset: 0x20) Transfer Control Register -------- */ +#define PERIPH_PTCR_RXTEN (0x1u << 0) /**< \brief (PERIPH_PTCR) Receiver Transfer Enable */ +#define PERIPH_PTCR_RXTDIS (0x1u << 1) /**< \brief (PERIPH_PTCR) Receiver Transfer Disable */ +#define PERIPH_PTCR_TXTEN (0x1u << 8) /**< \brief (PERIPH_PTCR) Transmitter Transfer Enable */ +#define PERIPH_PTCR_TXTDIS (0x1u << 9) /**< \brief (PERIPH_PTCR) Transmitter Transfer Disable */ +/* -------- PERIPH_PTSR : (PDC Offset: 0x24) Transfer Status Register -------- */ +#define PERIPH_PTSR_RXTEN (0x1u << 0) /**< \brief (PERIPH_PTSR) Receiver Transfer Enable */ +#define PERIPH_PTSR_TXTEN (0x1u << 8) /**< \brief (PERIPH_PTSR) Transmitter Transfer Enable */ + +/*@}*/ + + +#endif /* _SAM4S_PDC_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pio.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pio.h new file mode 100644 index 0000000..aacf169 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pio.h @@ -0,0 +1,1649 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_PIO_COMPONENT_ +#define _SAM4S_PIO_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Parallel Input/Output Controller */ +/* ============================================================================= */ +/** \addtogroup SAM4S_PIO Parallel Input/Output Controller */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Pio hardware registers */ +typedef struct { + __O uint32_t PIO_PER; /**< \brief (Pio Offset: 0x0000) PIO Enable Register */ + __O uint32_t PIO_PDR; /**< \brief (Pio Offset: 0x0004) PIO Disable Register */ + __I uint32_t PIO_PSR; /**< \brief (Pio Offset: 0x0008) PIO Status Register */ + __I uint32_t Reserved1[1]; + __O uint32_t PIO_OER; /**< \brief (Pio Offset: 0x0010) Output Enable Register */ + __O uint32_t PIO_ODR; /**< \brief (Pio Offset: 0x0014) Output Disable Register */ + __I uint32_t PIO_OSR; /**< \brief (Pio Offset: 0x0018) Output Status Register */ + __I uint32_t Reserved2[1]; + __O uint32_t PIO_IFER; /**< \brief (Pio Offset: 0x0020) Glitch Input Filter Enable Register */ + __O uint32_t PIO_IFDR; /**< \brief (Pio Offset: 0x0024) Glitch Input Filter Disable Register */ + __I uint32_t PIO_IFSR; /**< \brief (Pio Offset: 0x0028) Glitch Input Filter Status Register */ + __I uint32_t Reserved3[1]; + __O uint32_t PIO_SODR; /**< \brief (Pio Offset: 0x0030) Set Output Data Register */ + __O uint32_t PIO_CODR; /**< \brief (Pio Offset: 0x0034) Clear Output Data Register */ + __IO uint32_t PIO_ODSR; /**< \brief (Pio Offset: 0x0038) Output Data Status Register */ + __I uint32_t PIO_PDSR; /**< \brief (Pio Offset: 0x003C) Pin Data Status Register */ + __O uint32_t PIO_IER; /**< \brief (Pio Offset: 0x0040) Interrupt Enable Register */ + __O uint32_t PIO_IDR; /**< \brief (Pio Offset: 0x0044) Interrupt Disable Register */ + __I uint32_t PIO_IMR; /**< \brief (Pio Offset: 0x0048) Interrupt Mask Register */ + __I uint32_t PIO_ISR; /**< \brief (Pio Offset: 0x004C) Interrupt Status Register */ + __O uint32_t PIO_MDER; /**< \brief (Pio Offset: 0x0050) Multi-driver Enable Register */ + __O uint32_t PIO_MDDR; /**< \brief (Pio Offset: 0x0054) Multi-driver Disable Register */ + __I uint32_t PIO_MDSR; /**< \brief (Pio Offset: 0x0058) Multi-driver Status Register */ + __I uint32_t Reserved4[1]; + __O uint32_t PIO_PUDR; /**< \brief (Pio Offset: 0x0060) Pull-up Disable Register */ + __O uint32_t PIO_PUER; /**< \brief (Pio Offset: 0x0064) Pull-up Enable Register */ + __I uint32_t PIO_PUSR; /**< \brief (Pio Offset: 0x0068) Pad Pull-up Status Register */ + __I uint32_t Reserved5[1]; + __IO uint32_t PIO_ABCDSR[2]; /**< \brief (Pio Offset: 0x0070) Peripheral Select Register */ + __I uint32_t Reserved6[2]; + __O uint32_t PIO_IFSCDR; /**< \brief (Pio Offset: 0x0080) Input Filter Slow Clock Disable Register */ + __O uint32_t PIO_IFSCER; /**< \brief (Pio Offset: 0x0084) Input Filter Slow Clock Enable Register */ + __I uint32_t PIO_IFSCSR; /**< \brief (Pio Offset: 0x0088) Input Filter Slow Clock Status Register */ + __IO uint32_t PIO_SCDR; /**< \brief (Pio Offset: 0x008C) Slow Clock Divider Debouncing Register */ + __O uint32_t PIO_PPDDR; /**< \brief (Pio Offset: 0x0090) Pad Pull-down Disable Register */ + __O uint32_t PIO_PPDER; /**< \brief (Pio Offset: 0x0094) Pad Pull-down Enable Register */ + __I uint32_t PIO_PPDSR; /**< \brief (Pio Offset: 0x0098) Pad Pull-down Status Register */ + __I uint32_t Reserved7[1]; + __O uint32_t PIO_OWER; /**< \brief (Pio Offset: 0x00A0) Output Write Enable */ + __O uint32_t PIO_OWDR; /**< \brief (Pio Offset: 0x00A4) Output Write Disable */ + __I uint32_t PIO_OWSR; /**< \brief (Pio Offset: 0x00A8) Output Write Status Register */ + __I uint32_t Reserved8[1]; + __O uint32_t PIO_AIMER; /**< \brief (Pio Offset: 0x00B0) Additional Interrupt Modes Enable Register */ + __O uint32_t PIO_AIMDR; /**< \brief (Pio Offset: 0x00B4) Additional Interrupt Modes Disables Register */ + __I uint32_t PIO_AIMMR; /**< \brief (Pio Offset: 0x00B8) Additional Interrupt Modes Mask Register */ + __I uint32_t Reserved9[1]; + __O uint32_t PIO_ESR; /**< \brief (Pio Offset: 0x00C0) Edge Select Register */ + __O uint32_t PIO_LSR; /**< \brief (Pio Offset: 0x00C4) Level Select Register */ + __I uint32_t PIO_ELSR; /**< \brief (Pio Offset: 0x00C8) Edge/Level Status Register */ + __I uint32_t Reserved10[1]; + __O uint32_t PIO_FELLSR; /**< \brief (Pio Offset: 0x00D0) Falling Edge/Low Level Select Register */ + __O uint32_t PIO_REHLSR; /**< \brief (Pio Offset: 0x00D4) Rising Edge/ High Level Select Register */ + __I uint32_t PIO_FRLHSR; /**< \brief (Pio Offset: 0x00D8) Fall/Rise - Low/High Status Register */ + __I uint32_t Reserved11[1]; + __I uint32_t PIO_LOCKSR; /**< \brief (Pio Offset: 0x00E0) Lock Status */ + __IO uint32_t PIO_WPMR; /**< \brief (Pio Offset: 0x00E4) Write Protect Mode Register */ + __I uint32_t PIO_WPSR; /**< \brief (Pio Offset: 0x00E8) Write Protect Status Register */ + __I uint32_t Reserved12[5]; + __IO uint32_t PIO_SCHMITT; /**< \brief (Pio Offset: 0x0100) Schmitt Trigger Register */ + __I uint32_t Reserved13[19]; + __IO uint32_t PIO_PCMR; /**< \brief (Pio Offset: 0x150) Parallel Capture Mode Register */ + __O uint32_t PIO_PCIER; /**< \brief (Pio Offset: 0x154) Parallel Capture Interrupt Enable Register */ + __O uint32_t PIO_PCIDR; /**< \brief (Pio Offset: 0x158) Parallel Capture Interrupt Disable Register */ + __I uint32_t PIO_PCIMR; /**< \brief (Pio Offset: 0x15C) Parallel Capture Interrupt Mask Register */ + __I uint32_t PIO_PCISR; /**< \brief (Pio Offset: 0x160) Parallel Capture Interrupt Status Register */ + __I uint32_t PIO_PCRHR; /**< \brief (Pio Offset: 0x164) Parallel Capture Reception Holding Register */ + __IO uint32_t PIO_RPR; /**< \brief (Pio Offset: 0x168) Receive Pointer Register */ + __IO uint32_t PIO_RCR; /**< \brief (Pio Offset: 0x16C) Receive Counter Register */ + __I uint32_t Reserved14[2]; + __IO uint32_t PIO_RNPR; /**< \brief (Pio Offset: 0x178) Receive Next Pointer Register */ + __IO uint32_t PIO_RNCR; /**< \brief (Pio Offset: 0x17C) Receive Next Counter Register */ + __I uint32_t Reserved15[2]; + __O uint32_t PIO_PTCR; /**< \brief (Pio Offset: 0x188) Transfer Control Register */ + __I uint32_t PIO_PTSR; /**< \brief (Pio Offset: 0x18C) Transfer Status Register */ +} Pio; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- PIO_PER : (PIO Offset: 0x0000) PIO Enable Register -------- */ +#define PIO_PER_P0 (0x1u << 0) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P1 (0x1u << 1) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P2 (0x1u << 2) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P3 (0x1u << 3) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P4 (0x1u << 4) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P5 (0x1u << 5) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P6 (0x1u << 6) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P7 (0x1u << 7) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P8 (0x1u << 8) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P9 (0x1u << 9) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P10 (0x1u << 10) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P11 (0x1u << 11) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P12 (0x1u << 12) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P13 (0x1u << 13) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P14 (0x1u << 14) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P15 (0x1u << 15) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P16 (0x1u << 16) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P17 (0x1u << 17) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P18 (0x1u << 18) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P19 (0x1u << 19) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P20 (0x1u << 20) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P21 (0x1u << 21) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P22 (0x1u << 22) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P23 (0x1u << 23) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P24 (0x1u << 24) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P25 (0x1u << 25) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P26 (0x1u << 26) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P27 (0x1u << 27) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P28 (0x1u << 28) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P29 (0x1u << 29) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P30 (0x1u << 30) /**< \brief (PIO_PER) PIO Enable */ +#define PIO_PER_P31 (0x1u << 31) /**< \brief (PIO_PER) PIO Enable */ +/* -------- PIO_PDR : (PIO Offset: 0x0004) PIO Disable Register -------- */ +#define PIO_PDR_P0 (0x1u << 0) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P1 (0x1u << 1) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P2 (0x1u << 2) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P3 (0x1u << 3) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P4 (0x1u << 4) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P5 (0x1u << 5) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P6 (0x1u << 6) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P7 (0x1u << 7) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P8 (0x1u << 8) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P9 (0x1u << 9) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P10 (0x1u << 10) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P11 (0x1u << 11) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P12 (0x1u << 12) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P13 (0x1u << 13) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P14 (0x1u << 14) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P15 (0x1u << 15) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P16 (0x1u << 16) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P17 (0x1u << 17) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P18 (0x1u << 18) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P19 (0x1u << 19) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P20 (0x1u << 20) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P21 (0x1u << 21) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P22 (0x1u << 22) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P23 (0x1u << 23) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P24 (0x1u << 24) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P25 (0x1u << 25) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P26 (0x1u << 26) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P27 (0x1u << 27) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P28 (0x1u << 28) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P29 (0x1u << 29) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P30 (0x1u << 30) /**< \brief (PIO_PDR) PIO Disable */ +#define PIO_PDR_P31 (0x1u << 31) /**< \brief (PIO_PDR) PIO Disable */ +/* -------- PIO_PSR : (PIO Offset: 0x0008) PIO Status Register -------- */ +#define PIO_PSR_P0 (0x1u << 0) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P1 (0x1u << 1) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P2 (0x1u << 2) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P3 (0x1u << 3) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P4 (0x1u << 4) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P5 (0x1u << 5) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P6 (0x1u << 6) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P7 (0x1u << 7) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P8 (0x1u << 8) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P9 (0x1u << 9) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P10 (0x1u << 10) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P11 (0x1u << 11) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P12 (0x1u << 12) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P13 (0x1u << 13) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P14 (0x1u << 14) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P15 (0x1u << 15) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P16 (0x1u << 16) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P17 (0x1u << 17) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P18 (0x1u << 18) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P19 (0x1u << 19) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P20 (0x1u << 20) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P21 (0x1u << 21) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P22 (0x1u << 22) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P23 (0x1u << 23) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P24 (0x1u << 24) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P25 (0x1u << 25) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P26 (0x1u << 26) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P27 (0x1u << 27) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P28 (0x1u << 28) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P29 (0x1u << 29) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P30 (0x1u << 30) /**< \brief (PIO_PSR) PIO Status */ +#define PIO_PSR_P31 (0x1u << 31) /**< \brief (PIO_PSR) PIO Status */ +/* -------- PIO_OER : (PIO Offset: 0x0010) Output Enable Register -------- */ +#define PIO_OER_P0 (0x1u << 0) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P1 (0x1u << 1) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P2 (0x1u << 2) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P3 (0x1u << 3) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P4 (0x1u << 4) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P5 (0x1u << 5) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P6 (0x1u << 6) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P7 (0x1u << 7) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P8 (0x1u << 8) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P9 (0x1u << 9) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P10 (0x1u << 10) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P11 (0x1u << 11) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P12 (0x1u << 12) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P13 (0x1u << 13) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P14 (0x1u << 14) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P15 (0x1u << 15) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P16 (0x1u << 16) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P17 (0x1u << 17) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P18 (0x1u << 18) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P19 (0x1u << 19) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P20 (0x1u << 20) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P21 (0x1u << 21) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P22 (0x1u << 22) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P23 (0x1u << 23) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P24 (0x1u << 24) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P25 (0x1u << 25) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P26 (0x1u << 26) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P27 (0x1u << 27) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P28 (0x1u << 28) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P29 (0x1u << 29) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P30 (0x1u << 30) /**< \brief (PIO_OER) Output Enable */ +#define PIO_OER_P31 (0x1u << 31) /**< \brief (PIO_OER) Output Enable */ +/* -------- PIO_ODR : (PIO Offset: 0x0014) Output Disable Register -------- */ +#define PIO_ODR_P0 (0x1u << 0) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P1 (0x1u << 1) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P2 (0x1u << 2) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P3 (0x1u << 3) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P4 (0x1u << 4) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P5 (0x1u << 5) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P6 (0x1u << 6) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P7 (0x1u << 7) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P8 (0x1u << 8) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P9 (0x1u << 9) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P10 (0x1u << 10) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P11 (0x1u << 11) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P12 (0x1u << 12) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P13 (0x1u << 13) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P14 (0x1u << 14) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P15 (0x1u << 15) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P16 (0x1u << 16) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P17 (0x1u << 17) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P18 (0x1u << 18) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P19 (0x1u << 19) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P20 (0x1u << 20) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P21 (0x1u << 21) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P22 (0x1u << 22) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P23 (0x1u << 23) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P24 (0x1u << 24) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P25 (0x1u << 25) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P26 (0x1u << 26) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P27 (0x1u << 27) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P28 (0x1u << 28) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P29 (0x1u << 29) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P30 (0x1u << 30) /**< \brief (PIO_ODR) Output Disable */ +#define PIO_ODR_P31 (0x1u << 31) /**< \brief (PIO_ODR) Output Disable */ +/* -------- PIO_OSR : (PIO Offset: 0x0018) Output Status Register -------- */ +#define PIO_OSR_P0 (0x1u << 0) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P1 (0x1u << 1) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P2 (0x1u << 2) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P3 (0x1u << 3) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P4 (0x1u << 4) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P5 (0x1u << 5) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P6 (0x1u << 6) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P7 (0x1u << 7) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P8 (0x1u << 8) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P9 (0x1u << 9) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P10 (0x1u << 10) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P11 (0x1u << 11) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P12 (0x1u << 12) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P13 (0x1u << 13) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P14 (0x1u << 14) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P15 (0x1u << 15) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P16 (0x1u << 16) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P17 (0x1u << 17) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P18 (0x1u << 18) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P19 (0x1u << 19) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P20 (0x1u << 20) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P21 (0x1u << 21) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P22 (0x1u << 22) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P23 (0x1u << 23) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P24 (0x1u << 24) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P25 (0x1u << 25) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P26 (0x1u << 26) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P27 (0x1u << 27) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P28 (0x1u << 28) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P29 (0x1u << 29) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P30 (0x1u << 30) /**< \brief (PIO_OSR) Output Status */ +#define PIO_OSR_P31 (0x1u << 31) /**< \brief (PIO_OSR) Output Status */ +/* -------- PIO_IFER : (PIO Offset: 0x0020) Glitch Input Filter Enable Register -------- */ +#define PIO_IFER_P0 (0x1u << 0) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P1 (0x1u << 1) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P2 (0x1u << 2) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P3 (0x1u << 3) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P4 (0x1u << 4) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P5 (0x1u << 5) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P6 (0x1u << 6) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P7 (0x1u << 7) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P8 (0x1u << 8) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P9 (0x1u << 9) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P10 (0x1u << 10) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P11 (0x1u << 11) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P12 (0x1u << 12) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P13 (0x1u << 13) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P14 (0x1u << 14) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P15 (0x1u << 15) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P16 (0x1u << 16) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P17 (0x1u << 17) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P18 (0x1u << 18) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P19 (0x1u << 19) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P20 (0x1u << 20) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P21 (0x1u << 21) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P22 (0x1u << 22) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P23 (0x1u << 23) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P24 (0x1u << 24) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P25 (0x1u << 25) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P26 (0x1u << 26) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P27 (0x1u << 27) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P28 (0x1u << 28) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P29 (0x1u << 29) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P30 (0x1u << 30) /**< \brief (PIO_IFER) Input Filter Enable */ +#define PIO_IFER_P31 (0x1u << 31) /**< \brief (PIO_IFER) Input Filter Enable */ +/* -------- PIO_IFDR : (PIO Offset: 0x0024) Glitch Input Filter Disable Register -------- */ +#define PIO_IFDR_P0 (0x1u << 0) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P1 (0x1u << 1) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P2 (0x1u << 2) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P3 (0x1u << 3) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P4 (0x1u << 4) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P5 (0x1u << 5) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P6 (0x1u << 6) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P7 (0x1u << 7) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P8 (0x1u << 8) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P9 (0x1u << 9) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P10 (0x1u << 10) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P11 (0x1u << 11) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P12 (0x1u << 12) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P13 (0x1u << 13) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P14 (0x1u << 14) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P15 (0x1u << 15) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P16 (0x1u << 16) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P17 (0x1u << 17) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P18 (0x1u << 18) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P19 (0x1u << 19) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P20 (0x1u << 20) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P21 (0x1u << 21) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P22 (0x1u << 22) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P23 (0x1u << 23) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P24 (0x1u << 24) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P25 (0x1u << 25) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P26 (0x1u << 26) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P27 (0x1u << 27) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P28 (0x1u << 28) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P29 (0x1u << 29) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P30 (0x1u << 30) /**< \brief (PIO_IFDR) Input Filter Disable */ +#define PIO_IFDR_P31 (0x1u << 31) /**< \brief (PIO_IFDR) Input Filter Disable */ +/* -------- PIO_IFSR : (PIO Offset: 0x0028) Glitch Input Filter Status Register -------- */ +#define PIO_IFSR_P0 (0x1u << 0) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P1 (0x1u << 1) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P2 (0x1u << 2) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P3 (0x1u << 3) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P4 (0x1u << 4) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P5 (0x1u << 5) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P6 (0x1u << 6) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P7 (0x1u << 7) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P8 (0x1u << 8) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P9 (0x1u << 9) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P10 (0x1u << 10) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P11 (0x1u << 11) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P12 (0x1u << 12) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P13 (0x1u << 13) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P14 (0x1u << 14) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P15 (0x1u << 15) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P16 (0x1u << 16) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P17 (0x1u << 17) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P18 (0x1u << 18) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P19 (0x1u << 19) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P20 (0x1u << 20) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P21 (0x1u << 21) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P22 (0x1u << 22) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P23 (0x1u << 23) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P24 (0x1u << 24) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P25 (0x1u << 25) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P26 (0x1u << 26) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P27 (0x1u << 27) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P28 (0x1u << 28) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P29 (0x1u << 29) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P30 (0x1u << 30) /**< \brief (PIO_IFSR) Input Filer Status */ +#define PIO_IFSR_P31 (0x1u << 31) /**< \brief (PIO_IFSR) Input Filer Status */ +/* -------- PIO_SODR : (PIO Offset: 0x0030) Set Output Data Register -------- */ +#define PIO_SODR_P0 (0x1u << 0) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P1 (0x1u << 1) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P2 (0x1u << 2) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P3 (0x1u << 3) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P4 (0x1u << 4) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P5 (0x1u << 5) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P6 (0x1u << 6) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P7 (0x1u << 7) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P8 (0x1u << 8) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P9 (0x1u << 9) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P10 (0x1u << 10) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P11 (0x1u << 11) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P12 (0x1u << 12) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P13 (0x1u << 13) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P14 (0x1u << 14) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P15 (0x1u << 15) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P16 (0x1u << 16) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P17 (0x1u << 17) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P18 (0x1u << 18) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P19 (0x1u << 19) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P20 (0x1u << 20) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P21 (0x1u << 21) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P22 (0x1u << 22) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P23 (0x1u << 23) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P24 (0x1u << 24) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P25 (0x1u << 25) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P26 (0x1u << 26) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P27 (0x1u << 27) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P28 (0x1u << 28) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P29 (0x1u << 29) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P30 (0x1u << 30) /**< \brief (PIO_SODR) Set Output Data */ +#define PIO_SODR_P31 (0x1u << 31) /**< \brief (PIO_SODR) Set Output Data */ +/* -------- PIO_CODR : (PIO Offset: 0x0034) Clear Output Data Register -------- */ +#define PIO_CODR_P0 (0x1u << 0) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P1 (0x1u << 1) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P2 (0x1u << 2) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P3 (0x1u << 3) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P4 (0x1u << 4) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P5 (0x1u << 5) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P6 (0x1u << 6) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P7 (0x1u << 7) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P8 (0x1u << 8) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P9 (0x1u << 9) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P10 (0x1u << 10) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P11 (0x1u << 11) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P12 (0x1u << 12) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P13 (0x1u << 13) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P14 (0x1u << 14) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P15 (0x1u << 15) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P16 (0x1u << 16) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P17 (0x1u << 17) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P18 (0x1u << 18) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P19 (0x1u << 19) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P20 (0x1u << 20) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P21 (0x1u << 21) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P22 (0x1u << 22) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P23 (0x1u << 23) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P24 (0x1u << 24) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P25 (0x1u << 25) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P26 (0x1u << 26) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P27 (0x1u << 27) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P28 (0x1u << 28) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P29 (0x1u << 29) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P30 (0x1u << 30) /**< \brief (PIO_CODR) Clear Output Data */ +#define PIO_CODR_P31 (0x1u << 31) /**< \brief (PIO_CODR) Clear Output Data */ +/* -------- PIO_ODSR : (PIO Offset: 0x0038) Output Data Status Register -------- */ +#define PIO_ODSR_P0 (0x1u << 0) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P1 (0x1u << 1) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P2 (0x1u << 2) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P3 (0x1u << 3) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P4 (0x1u << 4) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P5 (0x1u << 5) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P6 (0x1u << 6) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P7 (0x1u << 7) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P8 (0x1u << 8) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P9 (0x1u << 9) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P10 (0x1u << 10) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P11 (0x1u << 11) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P12 (0x1u << 12) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P13 (0x1u << 13) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P14 (0x1u << 14) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P15 (0x1u << 15) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P16 (0x1u << 16) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P17 (0x1u << 17) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P18 (0x1u << 18) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P19 (0x1u << 19) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P20 (0x1u << 20) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P21 (0x1u << 21) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P22 (0x1u << 22) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P23 (0x1u << 23) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P24 (0x1u << 24) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P25 (0x1u << 25) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P26 (0x1u << 26) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P27 (0x1u << 27) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P28 (0x1u << 28) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P29 (0x1u << 29) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P30 (0x1u << 30) /**< \brief (PIO_ODSR) Output Data Status */ +#define PIO_ODSR_P31 (0x1u << 31) /**< \brief (PIO_ODSR) Output Data Status */ +/* -------- PIO_PDSR : (PIO Offset: 0x003C) Pin Data Status Register -------- */ +#define PIO_PDSR_P0 (0x1u << 0) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P1 (0x1u << 1) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P2 (0x1u << 2) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P3 (0x1u << 3) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P4 (0x1u << 4) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P5 (0x1u << 5) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P6 (0x1u << 6) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P7 (0x1u << 7) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P8 (0x1u << 8) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P9 (0x1u << 9) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P10 (0x1u << 10) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P11 (0x1u << 11) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P12 (0x1u << 12) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P13 (0x1u << 13) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P14 (0x1u << 14) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P15 (0x1u << 15) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P16 (0x1u << 16) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P17 (0x1u << 17) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P18 (0x1u << 18) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P19 (0x1u << 19) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P20 (0x1u << 20) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P21 (0x1u << 21) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P22 (0x1u << 22) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P23 (0x1u << 23) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P24 (0x1u << 24) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P25 (0x1u << 25) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P26 (0x1u << 26) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P27 (0x1u << 27) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P28 (0x1u << 28) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P29 (0x1u << 29) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P30 (0x1u << 30) /**< \brief (PIO_PDSR) Output Data Status */ +#define PIO_PDSR_P31 (0x1u << 31) /**< \brief (PIO_PDSR) Output Data Status */ +/* -------- PIO_IER : (PIO Offset: 0x0040) Interrupt Enable Register -------- */ +#define PIO_IER_P0 (0x1u << 0) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P1 (0x1u << 1) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P2 (0x1u << 2) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P3 (0x1u << 3) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P4 (0x1u << 4) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P5 (0x1u << 5) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P6 (0x1u << 6) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P7 (0x1u << 7) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P8 (0x1u << 8) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P9 (0x1u << 9) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P10 (0x1u << 10) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P11 (0x1u << 11) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P12 (0x1u << 12) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P13 (0x1u << 13) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P14 (0x1u << 14) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P15 (0x1u << 15) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P16 (0x1u << 16) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P17 (0x1u << 17) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P18 (0x1u << 18) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P19 (0x1u << 19) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P20 (0x1u << 20) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P21 (0x1u << 21) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P22 (0x1u << 22) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P23 (0x1u << 23) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P24 (0x1u << 24) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P25 (0x1u << 25) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P26 (0x1u << 26) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P27 (0x1u << 27) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P28 (0x1u << 28) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P29 (0x1u << 29) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P30 (0x1u << 30) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +#define PIO_IER_P31 (0x1u << 31) /**< \brief (PIO_IER) Input Change Interrupt Enable */ +/* -------- PIO_IDR : (PIO Offset: 0x0044) Interrupt Disable Register -------- */ +#define PIO_IDR_P0 (0x1u << 0) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P1 (0x1u << 1) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P2 (0x1u << 2) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P3 (0x1u << 3) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P4 (0x1u << 4) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P5 (0x1u << 5) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P6 (0x1u << 6) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P7 (0x1u << 7) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P8 (0x1u << 8) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P9 (0x1u << 9) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P10 (0x1u << 10) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P11 (0x1u << 11) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P12 (0x1u << 12) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P13 (0x1u << 13) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P14 (0x1u << 14) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P15 (0x1u << 15) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P16 (0x1u << 16) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P17 (0x1u << 17) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P18 (0x1u << 18) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P19 (0x1u << 19) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P20 (0x1u << 20) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P21 (0x1u << 21) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P22 (0x1u << 22) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P23 (0x1u << 23) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P24 (0x1u << 24) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P25 (0x1u << 25) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P26 (0x1u << 26) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P27 (0x1u << 27) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P28 (0x1u << 28) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P29 (0x1u << 29) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P30 (0x1u << 30) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +#define PIO_IDR_P31 (0x1u << 31) /**< \brief (PIO_IDR) Input Change Interrupt Disable */ +/* -------- PIO_IMR : (PIO Offset: 0x0048) Interrupt Mask Register -------- */ +#define PIO_IMR_P0 (0x1u << 0) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P1 (0x1u << 1) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P2 (0x1u << 2) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P3 (0x1u << 3) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P4 (0x1u << 4) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P5 (0x1u << 5) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P6 (0x1u << 6) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P7 (0x1u << 7) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P8 (0x1u << 8) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P9 (0x1u << 9) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P10 (0x1u << 10) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P11 (0x1u << 11) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P12 (0x1u << 12) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P13 (0x1u << 13) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P14 (0x1u << 14) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P15 (0x1u << 15) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P16 (0x1u << 16) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P17 (0x1u << 17) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P18 (0x1u << 18) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P19 (0x1u << 19) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P20 (0x1u << 20) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P21 (0x1u << 21) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P22 (0x1u << 22) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P23 (0x1u << 23) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P24 (0x1u << 24) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P25 (0x1u << 25) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P26 (0x1u << 26) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P27 (0x1u << 27) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P28 (0x1u << 28) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P29 (0x1u << 29) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P30 (0x1u << 30) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +#define PIO_IMR_P31 (0x1u << 31) /**< \brief (PIO_IMR) Input Change Interrupt Mask */ +/* -------- PIO_ISR : (PIO Offset: 0x004C) Interrupt Status Register -------- */ +#define PIO_ISR_P0 (0x1u << 0) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P1 (0x1u << 1) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P2 (0x1u << 2) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P3 (0x1u << 3) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P4 (0x1u << 4) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P5 (0x1u << 5) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P6 (0x1u << 6) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P7 (0x1u << 7) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P8 (0x1u << 8) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P9 (0x1u << 9) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P10 (0x1u << 10) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P11 (0x1u << 11) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P12 (0x1u << 12) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P13 (0x1u << 13) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P14 (0x1u << 14) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P15 (0x1u << 15) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P16 (0x1u << 16) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P17 (0x1u << 17) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P18 (0x1u << 18) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P19 (0x1u << 19) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P20 (0x1u << 20) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P21 (0x1u << 21) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P22 (0x1u << 22) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P23 (0x1u << 23) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P24 (0x1u << 24) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P25 (0x1u << 25) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P26 (0x1u << 26) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P27 (0x1u << 27) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P28 (0x1u << 28) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P29 (0x1u << 29) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P30 (0x1u << 30) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +#define PIO_ISR_P31 (0x1u << 31) /**< \brief (PIO_ISR) Input Change Interrupt Status */ +/* -------- PIO_MDER : (PIO Offset: 0x0050) Multi-driver Enable Register -------- */ +#define PIO_MDER_P0 (0x1u << 0) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P1 (0x1u << 1) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P2 (0x1u << 2) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P3 (0x1u << 3) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P4 (0x1u << 4) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P5 (0x1u << 5) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P6 (0x1u << 6) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P7 (0x1u << 7) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P8 (0x1u << 8) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P9 (0x1u << 9) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P10 (0x1u << 10) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P11 (0x1u << 11) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P12 (0x1u << 12) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P13 (0x1u << 13) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P14 (0x1u << 14) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P15 (0x1u << 15) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P16 (0x1u << 16) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P17 (0x1u << 17) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P18 (0x1u << 18) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P19 (0x1u << 19) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P20 (0x1u << 20) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P21 (0x1u << 21) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P22 (0x1u << 22) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P23 (0x1u << 23) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P24 (0x1u << 24) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P25 (0x1u << 25) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P26 (0x1u << 26) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P27 (0x1u << 27) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P28 (0x1u << 28) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P29 (0x1u << 29) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P30 (0x1u << 30) /**< \brief (PIO_MDER) Multi Drive Enable */ +#define PIO_MDER_P31 (0x1u << 31) /**< \brief (PIO_MDER) Multi Drive Enable */ +/* -------- PIO_MDDR : (PIO Offset: 0x0054) Multi-driver Disable Register -------- */ +#define PIO_MDDR_P0 (0x1u << 0) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P1 (0x1u << 1) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P2 (0x1u << 2) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P3 (0x1u << 3) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P4 (0x1u << 4) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P5 (0x1u << 5) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P6 (0x1u << 6) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P7 (0x1u << 7) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P8 (0x1u << 8) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P9 (0x1u << 9) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P10 (0x1u << 10) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P11 (0x1u << 11) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P12 (0x1u << 12) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P13 (0x1u << 13) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P14 (0x1u << 14) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P15 (0x1u << 15) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P16 (0x1u << 16) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P17 (0x1u << 17) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P18 (0x1u << 18) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P19 (0x1u << 19) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P20 (0x1u << 20) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P21 (0x1u << 21) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P22 (0x1u << 22) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P23 (0x1u << 23) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P24 (0x1u << 24) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P25 (0x1u << 25) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P26 (0x1u << 26) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P27 (0x1u << 27) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P28 (0x1u << 28) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P29 (0x1u << 29) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P30 (0x1u << 30) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +#define PIO_MDDR_P31 (0x1u << 31) /**< \brief (PIO_MDDR) Multi Drive Disable. */ +/* -------- PIO_MDSR : (PIO Offset: 0x0058) Multi-driver Status Register -------- */ +#define PIO_MDSR_P0 (0x1u << 0) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P1 (0x1u << 1) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P2 (0x1u << 2) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P3 (0x1u << 3) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P4 (0x1u << 4) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P5 (0x1u << 5) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P6 (0x1u << 6) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P7 (0x1u << 7) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P8 (0x1u << 8) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P9 (0x1u << 9) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P10 (0x1u << 10) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P11 (0x1u << 11) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P12 (0x1u << 12) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P13 (0x1u << 13) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P14 (0x1u << 14) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P15 (0x1u << 15) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P16 (0x1u << 16) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P17 (0x1u << 17) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P18 (0x1u << 18) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P19 (0x1u << 19) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P20 (0x1u << 20) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P21 (0x1u << 21) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P22 (0x1u << 22) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P23 (0x1u << 23) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P24 (0x1u << 24) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P25 (0x1u << 25) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P26 (0x1u << 26) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P27 (0x1u << 27) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P28 (0x1u << 28) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P29 (0x1u << 29) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P30 (0x1u << 30) /**< \brief (PIO_MDSR) Multi Drive Status. */ +#define PIO_MDSR_P31 (0x1u << 31) /**< \brief (PIO_MDSR) Multi Drive Status. */ +/* -------- PIO_PUDR : (PIO Offset: 0x0060) Pull-up Disable Register -------- */ +#define PIO_PUDR_P0 (0x1u << 0) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P1 (0x1u << 1) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P2 (0x1u << 2) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P3 (0x1u << 3) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P4 (0x1u << 4) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P5 (0x1u << 5) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P6 (0x1u << 6) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P7 (0x1u << 7) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P8 (0x1u << 8) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P9 (0x1u << 9) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P10 (0x1u << 10) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P11 (0x1u << 11) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P12 (0x1u << 12) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P13 (0x1u << 13) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P14 (0x1u << 14) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P15 (0x1u << 15) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P16 (0x1u << 16) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P17 (0x1u << 17) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P18 (0x1u << 18) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P19 (0x1u << 19) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P20 (0x1u << 20) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P21 (0x1u << 21) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P22 (0x1u << 22) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P23 (0x1u << 23) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P24 (0x1u << 24) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P25 (0x1u << 25) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P26 (0x1u << 26) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P27 (0x1u << 27) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P28 (0x1u << 28) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P29 (0x1u << 29) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P30 (0x1u << 30) /**< \brief (PIO_PUDR) Pull Up Disable. */ +#define PIO_PUDR_P31 (0x1u << 31) /**< \brief (PIO_PUDR) Pull Up Disable. */ +/* -------- PIO_PUER : (PIO Offset: 0x0064) Pull-up Enable Register -------- */ +#define PIO_PUER_P0 (0x1u << 0) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P1 (0x1u << 1) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P2 (0x1u << 2) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P3 (0x1u << 3) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P4 (0x1u << 4) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P5 (0x1u << 5) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P6 (0x1u << 6) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P7 (0x1u << 7) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P8 (0x1u << 8) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P9 (0x1u << 9) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P10 (0x1u << 10) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P11 (0x1u << 11) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P12 (0x1u << 12) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P13 (0x1u << 13) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P14 (0x1u << 14) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P15 (0x1u << 15) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P16 (0x1u << 16) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P17 (0x1u << 17) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P18 (0x1u << 18) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P19 (0x1u << 19) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P20 (0x1u << 20) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P21 (0x1u << 21) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P22 (0x1u << 22) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P23 (0x1u << 23) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P24 (0x1u << 24) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P25 (0x1u << 25) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P26 (0x1u << 26) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P27 (0x1u << 27) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P28 (0x1u << 28) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P29 (0x1u << 29) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P30 (0x1u << 30) /**< \brief (PIO_PUER) Pull Up Enable. */ +#define PIO_PUER_P31 (0x1u << 31) /**< \brief (PIO_PUER) Pull Up Enable. */ +/* -------- PIO_PUSR : (PIO Offset: 0x0068) Pad Pull-up Status Register -------- */ +#define PIO_PUSR_P0 (0x1u << 0) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P1 (0x1u << 1) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P2 (0x1u << 2) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P3 (0x1u << 3) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P4 (0x1u << 4) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P5 (0x1u << 5) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P6 (0x1u << 6) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P7 (0x1u << 7) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P8 (0x1u << 8) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P9 (0x1u << 9) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P10 (0x1u << 10) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P11 (0x1u << 11) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P12 (0x1u << 12) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P13 (0x1u << 13) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P14 (0x1u << 14) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P15 (0x1u << 15) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P16 (0x1u << 16) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P17 (0x1u << 17) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P18 (0x1u << 18) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P19 (0x1u << 19) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P20 (0x1u << 20) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P21 (0x1u << 21) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P22 (0x1u << 22) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P23 (0x1u << 23) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P24 (0x1u << 24) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P25 (0x1u << 25) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P26 (0x1u << 26) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P27 (0x1u << 27) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P28 (0x1u << 28) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P29 (0x1u << 29) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P30 (0x1u << 30) /**< \brief (PIO_PUSR) Pull Up Status. */ +#define PIO_PUSR_P31 (0x1u << 31) /**< \brief (PIO_PUSR) Pull Up Status. */ +/* -------- PIO_ABCDSR[2] : (PIO Offset: 0x0070) Peripheral Select Register -------- */ +#define PIO_ABCDSR_P0 (0x1u << 0) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P1 (0x1u << 1) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P2 (0x1u << 2) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P3 (0x1u << 3) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P4 (0x1u << 4) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P5 (0x1u << 5) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P6 (0x1u << 6) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P7 (0x1u << 7) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P8 (0x1u << 8) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P9 (0x1u << 9) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P10 (0x1u << 10) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P11 (0x1u << 11) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P12 (0x1u << 12) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P13 (0x1u << 13) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P14 (0x1u << 14) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P15 (0x1u << 15) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P16 (0x1u << 16) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P17 (0x1u << 17) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P18 (0x1u << 18) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P19 (0x1u << 19) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P20 (0x1u << 20) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P21 (0x1u << 21) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P22 (0x1u << 22) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P23 (0x1u << 23) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P24 (0x1u << 24) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P25 (0x1u << 25) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P26 (0x1u << 26) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P27 (0x1u << 27) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P28 (0x1u << 28) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P29 (0x1u << 29) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P30 (0x1u << 30) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +#define PIO_ABCDSR_P31 (0x1u << 31) /**< \brief (PIO_ABCDSR[2]) Peripheral Select. */ +/* -------- PIO_IFSCDR : (PIO Offset: 0x0080) Input Filter Slow Clock Disable Register -------- */ +#define PIO_IFSCDR_P0 (0x1u << 0) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P1 (0x1u << 1) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P2 (0x1u << 2) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P3 (0x1u << 3) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P4 (0x1u << 4) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P5 (0x1u << 5) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P6 (0x1u << 6) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P7 (0x1u << 7) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P8 (0x1u << 8) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P9 (0x1u << 9) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P10 (0x1u << 10) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P11 (0x1u << 11) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P12 (0x1u << 12) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P13 (0x1u << 13) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P14 (0x1u << 14) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P15 (0x1u << 15) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P16 (0x1u << 16) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P17 (0x1u << 17) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P18 (0x1u << 18) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P19 (0x1u << 19) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P20 (0x1u << 20) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P21 (0x1u << 21) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P22 (0x1u << 22) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P23 (0x1u << 23) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P24 (0x1u << 24) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P25 (0x1u << 25) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P26 (0x1u << 26) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P27 (0x1u << 27) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P28 (0x1u << 28) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P29 (0x1u << 29) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P30 (0x1u << 30) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +#define PIO_IFSCDR_P31 (0x1u << 31) /**< \brief (PIO_IFSCDR) PIO Clock Glitch Filtering Select. */ +/* -------- PIO_IFSCER : (PIO Offset: 0x0084) Input Filter Slow Clock Enable Register -------- */ +#define PIO_IFSCER_P0 (0x1u << 0) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P1 (0x1u << 1) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P2 (0x1u << 2) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P3 (0x1u << 3) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P4 (0x1u << 4) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P5 (0x1u << 5) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P6 (0x1u << 6) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P7 (0x1u << 7) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P8 (0x1u << 8) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P9 (0x1u << 9) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P10 (0x1u << 10) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P11 (0x1u << 11) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P12 (0x1u << 12) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P13 (0x1u << 13) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P14 (0x1u << 14) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P15 (0x1u << 15) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P16 (0x1u << 16) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P17 (0x1u << 17) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P18 (0x1u << 18) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P19 (0x1u << 19) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P20 (0x1u << 20) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P21 (0x1u << 21) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P22 (0x1u << 22) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P23 (0x1u << 23) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P24 (0x1u << 24) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P25 (0x1u << 25) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P26 (0x1u << 26) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P27 (0x1u << 27) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P28 (0x1u << 28) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P29 (0x1u << 29) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P30 (0x1u << 30) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +#define PIO_IFSCER_P31 (0x1u << 31) /**< \brief (PIO_IFSCER) Debouncing Filtering Select. */ +/* -------- PIO_IFSCSR : (PIO Offset: 0x0088) Input Filter Slow Clock Status Register -------- */ +#define PIO_IFSCSR_P0 (0x1u << 0) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P1 (0x1u << 1) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P2 (0x1u << 2) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P3 (0x1u << 3) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P4 (0x1u << 4) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P5 (0x1u << 5) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P6 (0x1u << 6) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P7 (0x1u << 7) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P8 (0x1u << 8) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P9 (0x1u << 9) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P10 (0x1u << 10) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P11 (0x1u << 11) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P12 (0x1u << 12) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P13 (0x1u << 13) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P14 (0x1u << 14) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P15 (0x1u << 15) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P16 (0x1u << 16) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P17 (0x1u << 17) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P18 (0x1u << 18) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P19 (0x1u << 19) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P20 (0x1u << 20) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P21 (0x1u << 21) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P22 (0x1u << 22) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P23 (0x1u << 23) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P24 (0x1u << 24) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P25 (0x1u << 25) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P26 (0x1u << 26) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P27 (0x1u << 27) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P28 (0x1u << 28) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P29 (0x1u << 29) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P30 (0x1u << 30) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +#define PIO_IFSCSR_P31 (0x1u << 31) /**< \brief (PIO_IFSCSR) Glitch or Debouncing Filter Selection Status */ +/* -------- PIO_SCDR : (PIO Offset: 0x008C) Slow Clock Divider Debouncing Register -------- */ +#define PIO_SCDR_DIV_Pos 0 +#define PIO_SCDR_DIV_Msk (0x3fffu << PIO_SCDR_DIV_Pos) /**< \brief (PIO_SCDR) Slow Clock Divider Selection for Debouncing */ +#define PIO_SCDR_DIV(value) ((PIO_SCDR_DIV_Msk & ((value) << PIO_SCDR_DIV_Pos))) +/* -------- PIO_PPDDR : (PIO Offset: 0x0090) Pad Pull-down Disable Register -------- */ +#define PIO_PPDDR_P0 (0x1u << 0) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P1 (0x1u << 1) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P2 (0x1u << 2) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P3 (0x1u << 3) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P4 (0x1u << 4) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P5 (0x1u << 5) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P6 (0x1u << 6) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P7 (0x1u << 7) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P8 (0x1u << 8) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P9 (0x1u << 9) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P10 (0x1u << 10) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P11 (0x1u << 11) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P12 (0x1u << 12) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P13 (0x1u << 13) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P14 (0x1u << 14) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P15 (0x1u << 15) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P16 (0x1u << 16) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P17 (0x1u << 17) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P18 (0x1u << 18) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P19 (0x1u << 19) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P20 (0x1u << 20) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P21 (0x1u << 21) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P22 (0x1u << 22) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P23 (0x1u << 23) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P24 (0x1u << 24) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P25 (0x1u << 25) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P26 (0x1u << 26) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P27 (0x1u << 27) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P28 (0x1u << 28) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P29 (0x1u << 29) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P30 (0x1u << 30) /**< \brief (PIO_PPDDR) Pull Down Disable */ +#define PIO_PPDDR_P31 (0x1u << 31) /**< \brief (PIO_PPDDR) Pull Down Disable */ +/* -------- PIO_PPDER : (PIO Offset: 0x0094) Pad Pull-down Enable Register -------- */ +#define PIO_PPDER_P0 (0x1u << 0) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P1 (0x1u << 1) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P2 (0x1u << 2) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P3 (0x1u << 3) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P4 (0x1u << 4) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P5 (0x1u << 5) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P6 (0x1u << 6) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P7 (0x1u << 7) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P8 (0x1u << 8) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P9 (0x1u << 9) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P10 (0x1u << 10) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P11 (0x1u << 11) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P12 (0x1u << 12) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P13 (0x1u << 13) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P14 (0x1u << 14) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P15 (0x1u << 15) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P16 (0x1u << 16) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P17 (0x1u << 17) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P18 (0x1u << 18) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P19 (0x1u << 19) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P20 (0x1u << 20) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P21 (0x1u << 21) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P22 (0x1u << 22) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P23 (0x1u << 23) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P24 (0x1u << 24) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P25 (0x1u << 25) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P26 (0x1u << 26) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P27 (0x1u << 27) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P28 (0x1u << 28) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P29 (0x1u << 29) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P30 (0x1u << 30) /**< \brief (PIO_PPDER) Pull Down Enable */ +#define PIO_PPDER_P31 (0x1u << 31) /**< \brief (PIO_PPDER) Pull Down Enable */ +/* -------- PIO_PPDSR : (PIO Offset: 0x0098) Pad Pull-down Status Register -------- */ +#define PIO_PPDSR_P0 (0x1u << 0) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P1 (0x1u << 1) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P2 (0x1u << 2) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P3 (0x1u << 3) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P4 (0x1u << 4) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P5 (0x1u << 5) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P6 (0x1u << 6) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P7 (0x1u << 7) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P8 (0x1u << 8) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P9 (0x1u << 9) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P10 (0x1u << 10) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P11 (0x1u << 11) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P12 (0x1u << 12) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P13 (0x1u << 13) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P14 (0x1u << 14) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P15 (0x1u << 15) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P16 (0x1u << 16) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P17 (0x1u << 17) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P18 (0x1u << 18) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P19 (0x1u << 19) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P20 (0x1u << 20) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P21 (0x1u << 21) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P22 (0x1u << 22) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P23 (0x1u << 23) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P24 (0x1u << 24) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P25 (0x1u << 25) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P26 (0x1u << 26) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P27 (0x1u << 27) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P28 (0x1u << 28) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P29 (0x1u << 29) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P30 (0x1u << 30) /**< \brief (PIO_PPDSR) Pull Down Status */ +#define PIO_PPDSR_P31 (0x1u << 31) /**< \brief (PIO_PPDSR) Pull Down Status */ +/* -------- PIO_OWER : (PIO Offset: 0x00A0) Output Write Enable -------- */ +#define PIO_OWER_P0 (0x1u << 0) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P1 (0x1u << 1) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P2 (0x1u << 2) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P3 (0x1u << 3) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P4 (0x1u << 4) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P5 (0x1u << 5) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P6 (0x1u << 6) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P7 (0x1u << 7) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P8 (0x1u << 8) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P9 (0x1u << 9) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P10 (0x1u << 10) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P11 (0x1u << 11) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P12 (0x1u << 12) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P13 (0x1u << 13) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P14 (0x1u << 14) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P15 (0x1u << 15) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P16 (0x1u << 16) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P17 (0x1u << 17) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P18 (0x1u << 18) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P19 (0x1u << 19) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P20 (0x1u << 20) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P21 (0x1u << 21) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P22 (0x1u << 22) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P23 (0x1u << 23) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P24 (0x1u << 24) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P25 (0x1u << 25) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P26 (0x1u << 26) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P27 (0x1u << 27) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P28 (0x1u << 28) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P29 (0x1u << 29) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P30 (0x1u << 30) /**< \brief (PIO_OWER) Output Write Enable */ +#define PIO_OWER_P31 (0x1u << 31) /**< \brief (PIO_OWER) Output Write Enable */ +/* -------- PIO_OWDR : (PIO Offset: 0x00A4) Output Write Disable -------- */ +#define PIO_OWDR_P0 (0x1u << 0) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P1 (0x1u << 1) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P2 (0x1u << 2) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P3 (0x1u << 3) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P4 (0x1u << 4) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P5 (0x1u << 5) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P6 (0x1u << 6) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P7 (0x1u << 7) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P8 (0x1u << 8) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P9 (0x1u << 9) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P10 (0x1u << 10) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P11 (0x1u << 11) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P12 (0x1u << 12) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P13 (0x1u << 13) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P14 (0x1u << 14) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P15 (0x1u << 15) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P16 (0x1u << 16) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P17 (0x1u << 17) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P18 (0x1u << 18) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P19 (0x1u << 19) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P20 (0x1u << 20) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P21 (0x1u << 21) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P22 (0x1u << 22) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P23 (0x1u << 23) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P24 (0x1u << 24) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P25 (0x1u << 25) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P26 (0x1u << 26) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P27 (0x1u << 27) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P28 (0x1u << 28) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P29 (0x1u << 29) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P30 (0x1u << 30) /**< \brief (PIO_OWDR) Output Write Disable */ +#define PIO_OWDR_P31 (0x1u << 31) /**< \brief (PIO_OWDR) Output Write Disable */ +/* -------- PIO_OWSR : (PIO Offset: 0x00A8) Output Write Status Register -------- */ +#define PIO_OWSR_P0 (0x1u << 0) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P1 (0x1u << 1) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P2 (0x1u << 2) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P3 (0x1u << 3) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P4 (0x1u << 4) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P5 (0x1u << 5) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P6 (0x1u << 6) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P7 (0x1u << 7) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P8 (0x1u << 8) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P9 (0x1u << 9) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P10 (0x1u << 10) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P11 (0x1u << 11) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P12 (0x1u << 12) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P13 (0x1u << 13) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P14 (0x1u << 14) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P15 (0x1u << 15) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P16 (0x1u << 16) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P17 (0x1u << 17) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P18 (0x1u << 18) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P19 (0x1u << 19) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P20 (0x1u << 20) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P21 (0x1u << 21) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P22 (0x1u << 22) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P23 (0x1u << 23) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P24 (0x1u << 24) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P25 (0x1u << 25) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P26 (0x1u << 26) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P27 (0x1u << 27) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P28 (0x1u << 28) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P29 (0x1u << 29) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P30 (0x1u << 30) /**< \brief (PIO_OWSR) Output Write Status */ +#define PIO_OWSR_P31 (0x1u << 31) /**< \brief (PIO_OWSR) Output Write Status */ +/* -------- PIO_AIMER : (PIO Offset: 0x00B0) Additional Interrupt Modes Enable Register -------- */ +#define PIO_AIMER_P0 (0x1u << 0) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P1 (0x1u << 1) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P2 (0x1u << 2) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P3 (0x1u << 3) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P4 (0x1u << 4) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P5 (0x1u << 5) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P6 (0x1u << 6) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P7 (0x1u << 7) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P8 (0x1u << 8) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P9 (0x1u << 9) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P10 (0x1u << 10) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P11 (0x1u << 11) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P12 (0x1u << 12) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P13 (0x1u << 13) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P14 (0x1u << 14) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P15 (0x1u << 15) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P16 (0x1u << 16) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P17 (0x1u << 17) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P18 (0x1u << 18) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P19 (0x1u << 19) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P20 (0x1u << 20) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P21 (0x1u << 21) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P22 (0x1u << 22) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P23 (0x1u << 23) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P24 (0x1u << 24) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P25 (0x1u << 25) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P26 (0x1u << 26) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P27 (0x1u << 27) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P28 (0x1u << 28) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P29 (0x1u << 29) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P30 (0x1u << 30) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +#define PIO_AIMER_P31 (0x1u << 31) /**< \brief (PIO_AIMER) Additional Interrupt Modes Enable */ +/* -------- PIO_AIMDR : (PIO Offset: 0x00B4) Additional Interrupt Modes Disables Register -------- */ +#define PIO_AIMDR_P0 (0x1u << 0) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P1 (0x1u << 1) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P2 (0x1u << 2) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P3 (0x1u << 3) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P4 (0x1u << 4) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P5 (0x1u << 5) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P6 (0x1u << 6) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P7 (0x1u << 7) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P8 (0x1u << 8) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P9 (0x1u << 9) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P10 (0x1u << 10) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P11 (0x1u << 11) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P12 (0x1u << 12) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P13 (0x1u << 13) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P14 (0x1u << 14) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P15 (0x1u << 15) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P16 (0x1u << 16) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P17 (0x1u << 17) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P18 (0x1u << 18) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P19 (0x1u << 19) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P20 (0x1u << 20) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P21 (0x1u << 21) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P22 (0x1u << 22) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P23 (0x1u << 23) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P24 (0x1u << 24) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P25 (0x1u << 25) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P26 (0x1u << 26) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P27 (0x1u << 27) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P28 (0x1u << 28) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P29 (0x1u << 29) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P30 (0x1u << 30) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +#define PIO_AIMDR_P31 (0x1u << 31) /**< \brief (PIO_AIMDR) Additional Interrupt Modes Disable */ +/* -------- PIO_AIMMR : (PIO Offset: 0x00B8) Additional Interrupt Modes Mask Register -------- */ +#define PIO_AIMMR_P0 (0x1u << 0) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P1 (0x1u << 1) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P2 (0x1u << 2) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P3 (0x1u << 3) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P4 (0x1u << 4) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P5 (0x1u << 5) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P6 (0x1u << 6) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P7 (0x1u << 7) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P8 (0x1u << 8) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P9 (0x1u << 9) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P10 (0x1u << 10) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P11 (0x1u << 11) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P12 (0x1u << 12) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P13 (0x1u << 13) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P14 (0x1u << 14) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P15 (0x1u << 15) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P16 (0x1u << 16) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P17 (0x1u << 17) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P18 (0x1u << 18) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P19 (0x1u << 19) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P20 (0x1u << 20) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P21 (0x1u << 21) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P22 (0x1u << 22) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P23 (0x1u << 23) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P24 (0x1u << 24) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P25 (0x1u << 25) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P26 (0x1u << 26) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P27 (0x1u << 27) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P28 (0x1u << 28) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P29 (0x1u << 29) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P30 (0x1u << 30) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +#define PIO_AIMMR_P31 (0x1u << 31) /**< \brief (PIO_AIMMR) Peripheral CD Status */ +/* -------- PIO_ESR : (PIO Offset: 0x00C0) Edge Select Register -------- */ +#define PIO_ESR_P0 (0x1u << 0) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P1 (0x1u << 1) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P2 (0x1u << 2) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P3 (0x1u << 3) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P4 (0x1u << 4) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P5 (0x1u << 5) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P6 (0x1u << 6) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P7 (0x1u << 7) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P8 (0x1u << 8) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P9 (0x1u << 9) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P10 (0x1u << 10) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P11 (0x1u << 11) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P12 (0x1u << 12) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P13 (0x1u << 13) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P14 (0x1u << 14) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P15 (0x1u << 15) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P16 (0x1u << 16) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P17 (0x1u << 17) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P18 (0x1u << 18) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P19 (0x1u << 19) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P20 (0x1u << 20) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P21 (0x1u << 21) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P22 (0x1u << 22) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P23 (0x1u << 23) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P24 (0x1u << 24) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P25 (0x1u << 25) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P26 (0x1u << 26) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P27 (0x1u << 27) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P28 (0x1u << 28) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P29 (0x1u << 29) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P30 (0x1u << 30) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +#define PIO_ESR_P31 (0x1u << 31) /**< \brief (PIO_ESR) Edge Interrupt Selection */ +/* -------- PIO_LSR : (PIO Offset: 0x00C4) Level Select Register -------- */ +#define PIO_LSR_P0 (0x1u << 0) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P1 (0x1u << 1) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P2 (0x1u << 2) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P3 (0x1u << 3) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P4 (0x1u << 4) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P5 (0x1u << 5) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P6 (0x1u << 6) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P7 (0x1u << 7) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P8 (0x1u << 8) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P9 (0x1u << 9) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P10 (0x1u << 10) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P11 (0x1u << 11) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P12 (0x1u << 12) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P13 (0x1u << 13) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P14 (0x1u << 14) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P15 (0x1u << 15) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P16 (0x1u << 16) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P17 (0x1u << 17) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P18 (0x1u << 18) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P19 (0x1u << 19) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P20 (0x1u << 20) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P21 (0x1u << 21) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P22 (0x1u << 22) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P23 (0x1u << 23) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P24 (0x1u << 24) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P25 (0x1u << 25) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P26 (0x1u << 26) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P27 (0x1u << 27) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P28 (0x1u << 28) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P29 (0x1u << 29) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P30 (0x1u << 30) /**< \brief (PIO_LSR) Level Interrupt Selection */ +#define PIO_LSR_P31 (0x1u << 31) /**< \brief (PIO_LSR) Level Interrupt Selection */ +/* -------- PIO_ELSR : (PIO Offset: 0x00C8) Edge/Level Status Register -------- */ +#define PIO_ELSR_P0 (0x1u << 0) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P1 (0x1u << 1) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P2 (0x1u << 2) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P3 (0x1u << 3) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P4 (0x1u << 4) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P5 (0x1u << 5) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P6 (0x1u << 6) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P7 (0x1u << 7) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P8 (0x1u << 8) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P9 (0x1u << 9) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P10 (0x1u << 10) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P11 (0x1u << 11) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P12 (0x1u << 12) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P13 (0x1u << 13) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P14 (0x1u << 14) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P15 (0x1u << 15) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P16 (0x1u << 16) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P17 (0x1u << 17) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P18 (0x1u << 18) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P19 (0x1u << 19) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P20 (0x1u << 20) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P21 (0x1u << 21) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P22 (0x1u << 22) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P23 (0x1u << 23) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P24 (0x1u << 24) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P25 (0x1u << 25) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P26 (0x1u << 26) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P27 (0x1u << 27) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P28 (0x1u << 28) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P29 (0x1u << 29) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P30 (0x1u << 30) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +#define PIO_ELSR_P31 (0x1u << 31) /**< \brief (PIO_ELSR) Edge/Level Interrupt Source Selection */ +/* -------- PIO_FELLSR : (PIO Offset: 0x00D0) Falling Edge/Low Level Select Register -------- */ +#define PIO_FELLSR_P0 (0x1u << 0) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P1 (0x1u << 1) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P2 (0x1u << 2) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P3 (0x1u << 3) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P4 (0x1u << 4) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P5 (0x1u << 5) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P6 (0x1u << 6) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P7 (0x1u << 7) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P8 (0x1u << 8) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P9 (0x1u << 9) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P10 (0x1u << 10) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P11 (0x1u << 11) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P12 (0x1u << 12) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P13 (0x1u << 13) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P14 (0x1u << 14) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P15 (0x1u << 15) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P16 (0x1u << 16) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P17 (0x1u << 17) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P18 (0x1u << 18) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P19 (0x1u << 19) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P20 (0x1u << 20) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P21 (0x1u << 21) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P22 (0x1u << 22) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P23 (0x1u << 23) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P24 (0x1u << 24) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P25 (0x1u << 25) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P26 (0x1u << 26) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P27 (0x1u << 27) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P28 (0x1u << 28) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P29 (0x1u << 29) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P30 (0x1u << 30) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +#define PIO_FELLSR_P31 (0x1u << 31) /**< \brief (PIO_FELLSR) Falling Edge/Low Level Interrupt Selection */ +/* -------- PIO_REHLSR : (PIO Offset: 0x00D4) Rising Edge/ High Level Select Register -------- */ +#define PIO_REHLSR_P0 (0x1u << 0) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P1 (0x1u << 1) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P2 (0x1u << 2) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P3 (0x1u << 3) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P4 (0x1u << 4) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P5 (0x1u << 5) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P6 (0x1u << 6) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P7 (0x1u << 7) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P8 (0x1u << 8) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P9 (0x1u << 9) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P10 (0x1u << 10) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P11 (0x1u << 11) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P12 (0x1u << 12) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P13 (0x1u << 13) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P14 (0x1u << 14) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P15 (0x1u << 15) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P16 (0x1u << 16) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P17 (0x1u << 17) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P18 (0x1u << 18) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P19 (0x1u << 19) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P20 (0x1u << 20) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P21 (0x1u << 21) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P22 (0x1u << 22) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P23 (0x1u << 23) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P24 (0x1u << 24) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P25 (0x1u << 25) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P26 (0x1u << 26) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P27 (0x1u << 27) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P28 (0x1u << 28) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P29 (0x1u << 29) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P30 (0x1u << 30) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +#define PIO_REHLSR_P31 (0x1u << 31) /**< \brief (PIO_REHLSR) Rising Edge /High Level Interrupt Selection */ +/* -------- PIO_FRLHSR : (PIO Offset: 0x00D8) Fall/Rise - Low/High Status Register -------- */ +#define PIO_FRLHSR_P0 (0x1u << 0) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P1 (0x1u << 1) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P2 (0x1u << 2) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P3 (0x1u << 3) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P4 (0x1u << 4) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P5 (0x1u << 5) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P6 (0x1u << 6) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P7 (0x1u << 7) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P8 (0x1u << 8) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P9 (0x1u << 9) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P10 (0x1u << 10) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P11 (0x1u << 11) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P12 (0x1u << 12) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P13 (0x1u << 13) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P14 (0x1u << 14) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P15 (0x1u << 15) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P16 (0x1u << 16) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P17 (0x1u << 17) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P18 (0x1u << 18) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P19 (0x1u << 19) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P20 (0x1u << 20) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P21 (0x1u << 21) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P22 (0x1u << 22) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P23 (0x1u << 23) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P24 (0x1u << 24) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P25 (0x1u << 25) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P26 (0x1u << 26) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P27 (0x1u << 27) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P28 (0x1u << 28) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P29 (0x1u << 29) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P30 (0x1u << 30) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +#define PIO_FRLHSR_P31 (0x1u << 31) /**< \brief (PIO_FRLHSR) Edge /Level Interrupt Source Selection */ +/* -------- PIO_LOCKSR : (PIO Offset: 0x00E0) Lock Status -------- */ +#define PIO_LOCKSR_P0 (0x1u << 0) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P1 (0x1u << 1) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P2 (0x1u << 2) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P3 (0x1u << 3) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P4 (0x1u << 4) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P5 (0x1u << 5) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P6 (0x1u << 6) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P7 (0x1u << 7) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P8 (0x1u << 8) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P9 (0x1u << 9) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P10 (0x1u << 10) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P11 (0x1u << 11) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P12 (0x1u << 12) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P13 (0x1u << 13) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P14 (0x1u << 14) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P15 (0x1u << 15) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P16 (0x1u << 16) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P17 (0x1u << 17) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P18 (0x1u << 18) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P19 (0x1u << 19) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P20 (0x1u << 20) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P21 (0x1u << 21) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P22 (0x1u << 22) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P23 (0x1u << 23) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P24 (0x1u << 24) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P25 (0x1u << 25) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P26 (0x1u << 26) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P27 (0x1u << 27) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P28 (0x1u << 28) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P29 (0x1u << 29) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P30 (0x1u << 30) /**< \brief (PIO_LOCKSR) Lock Status. */ +#define PIO_LOCKSR_P31 (0x1u << 31) /**< \brief (PIO_LOCKSR) Lock Status. */ +/* -------- PIO_WPMR : (PIO Offset: 0x00E4) Write Protect Mode Register -------- */ +#define PIO_WPMR_WPEN (0x1u << 0) /**< \brief (PIO_WPMR) Write Protect Enable */ +#define PIO_WPMR_WPKEY_Pos 8 +#define PIO_WPMR_WPKEY_Msk (0xffffffu << PIO_WPMR_WPKEY_Pos) /**< \brief (PIO_WPMR) Write Protect KEY. */ +#define PIO_WPMR_WPKEY_PASSWD (0x50494Fu << 8) /**< \brief (PIO_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0. */ +/* -------- PIO_WPSR : (PIO Offset: 0x00E8) Write Protect Status Register -------- */ +#define PIO_WPSR_WPVS (0x1u << 0) /**< \brief (PIO_WPSR) Write Protect Violation Status */ +#define PIO_WPSR_WPVSRC_Pos 8 +#define PIO_WPSR_WPVSRC_Msk (0xffffu << PIO_WPSR_WPVSRC_Pos) /**< \brief (PIO_WPSR) Write Protect Violation Source */ +/* -------- PIO_SCHMITT : (PIO Offset: 0x0100) Schmitt Trigger Register -------- */ +#define PIO_SCHMITT_SCHMITT0 (0x1u << 0) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT1 (0x1u << 1) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT2 (0x1u << 2) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT3 (0x1u << 3) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT4 (0x1u << 4) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT5 (0x1u << 5) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT6 (0x1u << 6) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT7 (0x1u << 7) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT8 (0x1u << 8) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT9 (0x1u << 9) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT10 (0x1u << 10) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT11 (0x1u << 11) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT12 (0x1u << 12) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT13 (0x1u << 13) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT14 (0x1u << 14) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT15 (0x1u << 15) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT16 (0x1u << 16) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT17 (0x1u << 17) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT18 (0x1u << 18) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT19 (0x1u << 19) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT20 (0x1u << 20) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT21 (0x1u << 21) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT22 (0x1u << 22) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT23 (0x1u << 23) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT24 (0x1u << 24) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT25 (0x1u << 25) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT26 (0x1u << 26) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT27 (0x1u << 27) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT28 (0x1u << 28) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT29 (0x1u << 29) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT30 (0x1u << 30) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +#define PIO_SCHMITT_SCHMITT31 (0x1u << 31) /**< \brief (PIO_SCHMITT) Schmitt Trigger Control */ +/* -------- PIO_PCMR : (PIO Offset: 0x150) Parallel Capture Mode Register -------- */ +#define PIO_PCMR_PCEN (0x1u << 0) /**< \brief (PIO_PCMR) Parallel Capture Mode Enable */ +#define PIO_PCMR_DSIZE_Pos 4 +#define PIO_PCMR_DSIZE_Msk (0x3u << PIO_PCMR_DSIZE_Pos) /**< \brief (PIO_PCMR) Parallel Capture Mode Data Size */ +#define PIO_PCMR_DSIZE_BYTE (0x0u << 4) /**< \brief (PIO_PCMR) The reception data in the PIO_PCRHR register is a BYTE (8-bit) */ +#define PIO_PCMR_DSIZE_HALFWORD (0x1u << 4) /**< \brief (PIO_PCMR) The reception data in the PIO_PCRHR register is a HALF-WORD (16-bit) */ +#define PIO_PCMR_DSIZE_WORD (0x2u << 4) /**< \brief (PIO_PCMR) The reception data in the PIO_PCRHR register is a WORD (32-bit) */ +#define PIO_PCMR_ALWYS (0x1u << 9) /**< \brief (PIO_PCMR) Parallel Capture Mode Always Sampling */ +#define PIO_PCMR_HALFS (0x1u << 10) /**< \brief (PIO_PCMR) Parallel Capture Mode Half Sampling */ +#define PIO_PCMR_FRSTS (0x1u << 11) /**< \brief (PIO_PCMR) Parallel Capture Mode First Sample */ +/* -------- PIO_PCIER : (PIO Offset: 0x154) Parallel Capture Interrupt Enable Register -------- */ +#define PIO_PCIER_DRDY (0x1u << 0) /**< \brief (PIO_PCIER) Parallel Capture Mode Data Ready Interrupt Enable */ +#define PIO_PCIER_OVRE (0x1u << 1) /**< \brief (PIO_PCIER) Parallel Capture Mode Overrun Error Interrupt Enable */ +#define PIO_PCIER_ENDRX (0x1u << 2) /**< \brief (PIO_PCIER) End of Reception Transfer Interrupt Enable */ +#define PIO_PCIER_RXBUFF (0x1u << 3) /**< \brief (PIO_PCIER) Reception Buffer Full Interrupt Enable */ +/* -------- PIO_PCIDR : (PIO Offset: 0x158) Parallel Capture Interrupt Disable Register -------- */ +#define PIO_PCIDR_DRDY (0x1u << 0) /**< \brief (PIO_PCIDR) Parallel Capture Mode Data Ready Interrupt Disable */ +#define PIO_PCIDR_OVRE (0x1u << 1) /**< \brief (PIO_PCIDR) Parallel Capture Mode Overrun Error Interrupt Disable */ +#define PIO_PCIDR_ENDRX (0x1u << 2) /**< \brief (PIO_PCIDR) End of Reception Transfer Interrupt Disable */ +#define PIO_PCIDR_RXBUFF (0x1u << 3) /**< \brief (PIO_PCIDR) Reception Buffer Full Interrupt Disable */ +/* -------- PIO_PCIMR : (PIO Offset: 0x15C) Parallel Capture Interrupt Mask Register -------- */ +#define PIO_PCIMR_DRDY (0x1u << 0) /**< \brief (PIO_PCIMR) Parallel Capture Mode Data Ready Interrupt Mask */ +#define PIO_PCIMR_OVRE (0x1u << 1) /**< \brief (PIO_PCIMR) Parallel Capture Mode Overrun Error Interrupt Mask */ +#define PIO_PCIMR_ENDRX (0x1u << 2) /**< \brief (PIO_PCIMR) End of Reception Transfer Interrupt Mask */ +#define PIO_PCIMR_RXBUFF (0x1u << 3) /**< \brief (PIO_PCIMR) Reception Buffer Full Interrupt Mask */ +/* -------- PIO_PCISR : (PIO Offset: 0x160) Parallel Capture Interrupt Status Register -------- */ +#define PIO_PCISR_DRDY (0x1u << 0) /**< \brief (PIO_PCISR) Parallel Capture Mode Data Ready */ +#define PIO_PCISR_OVRE (0x1u << 1) /**< \brief (PIO_PCISR) Parallel Capture Mode Overrun Error. */ +#define PIO_PCISR_ENDRX (0x1u << 2) /**< \brief (PIO_PCISR) End of Reception Transfer. */ +#define PIO_PCISR_RXBUFF (0x1u << 3) /**< \brief (PIO_PCISR) Reception Buffer Full */ +/* -------- PIO_PCRHR : (PIO Offset: 0x164) Parallel Capture Reception Holding Register -------- */ +#define PIO_PCRHR_RDATA_Pos 0 +#define PIO_PCRHR_RDATA_Msk (0xffffffffu << PIO_PCRHR_RDATA_Pos) /**< \brief (PIO_PCRHR) Parallel Capture Mode Reception Data. */ +/* -------- PIO_RPR : (PIO Offset: 0x168) Receive Pointer Register -------- */ +#define PIO_RPR_RXPTR_Pos 0 +#define PIO_RPR_RXPTR_Msk (0xffffffffu << PIO_RPR_RXPTR_Pos) /**< \brief (PIO_RPR) Receive Pointer Register */ +#define PIO_RPR_RXPTR(value) ((PIO_RPR_RXPTR_Msk & ((value) << PIO_RPR_RXPTR_Pos))) +/* -------- PIO_RCR : (PIO Offset: 0x16C) Receive Counter Register -------- */ +#define PIO_RCR_RXCTR_Pos 0 +#define PIO_RCR_RXCTR_Msk (0xffffu << PIO_RCR_RXCTR_Pos) /**< \brief (PIO_RCR) Receive Counter Register */ +#define PIO_RCR_RXCTR(value) ((PIO_RCR_RXCTR_Msk & ((value) << PIO_RCR_RXCTR_Pos))) +/* -------- PIO_RNPR : (PIO Offset: 0x178) Receive Next Pointer Register -------- */ +#define PIO_RNPR_RXNPTR_Pos 0 +#define PIO_RNPR_RXNPTR_Msk (0xffffffffu << PIO_RNPR_RXNPTR_Pos) /**< \brief (PIO_RNPR) Receive Next Pointer */ +#define PIO_RNPR_RXNPTR(value) ((PIO_RNPR_RXNPTR_Msk & ((value) << PIO_RNPR_RXNPTR_Pos))) +/* -------- PIO_RNCR : (PIO Offset: 0x17C) Receive Next Counter Register -------- */ +#define PIO_RNCR_RXNCTR_Pos 0 +#define PIO_RNCR_RXNCTR_Msk (0xffffu << PIO_RNCR_RXNCTR_Pos) /**< \brief (PIO_RNCR) Receive Next Counter */ +#define PIO_RNCR_RXNCTR(value) ((PIO_RNCR_RXNCTR_Msk & ((value) << PIO_RNCR_RXNCTR_Pos))) +/* -------- PIO_PTCR : (PIO Offset: 0x188) Transfer Control Register -------- */ +#define PIO_PTCR_RXTEN (0x1u << 0) /**< \brief (PIO_PTCR) Receiver Transfer Enable */ +#define PIO_PTCR_RXTDIS (0x1u << 1) /**< \brief (PIO_PTCR) Receiver Transfer Disable */ +#define PIO_PTCR_TXTEN (0x1u << 8) /**< \brief (PIO_PTCR) Transmitter Transfer Enable */ +#define PIO_PTCR_TXTDIS (0x1u << 9) /**< \brief (PIO_PTCR) Transmitter Transfer Disable */ +/* -------- PIO_PTSR : (PIO Offset: 0x18C) Transfer Status Register -------- */ +#define PIO_PTSR_RXTEN (0x1u << 0) /**< \brief (PIO_PTSR) Receiver Transfer Enable */ +#define PIO_PTSR_TXTEN (0x1u << 8) /**< \brief (PIO_PTSR) Transmitter Transfer Enable */ + +/*@}*/ + + +#endif /* _SAM4S_PIO_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pmc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pmc.h new file mode 100644 index 0000000..aa4e893 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pmc.h @@ -0,0 +1,389 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_PMC_COMPONENT_ +#define _SAM4S_PMC_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Power Management Controller */ +/* ============================================================================= */ +/** \addtogroup SAM4S_PMC Power Management Controller */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Pmc hardware registers */ +typedef struct { + __O uint32_t PMC_SCER; /**< \brief (Pmc Offset: 0x0000) System Clock Enable Register */ + __O uint32_t PMC_SCDR; /**< \brief (Pmc Offset: 0x0004) System Clock Disable Register */ + __I uint32_t PMC_SCSR; /**< \brief (Pmc Offset: 0x0008) System Clock Status Register */ + __I uint32_t Reserved1[1]; + __O uint32_t PMC_PCER0; /**< \brief (Pmc Offset: 0x0010) Peripheral Clock Enable Register 0 */ + __O uint32_t PMC_PCDR0; /**< \brief (Pmc Offset: 0x0014) Peripheral Clock Disable Register 0 */ + __I uint32_t PMC_PCSR0; /**< \brief (Pmc Offset: 0x0018) Peripheral Clock Status Register 0 */ + __I uint32_t Reserved2[1]; + __IO uint32_t CKGR_MOR; /**< \brief (Pmc Offset: 0x0020) Main Oscillator Register */ + __IO uint32_t CKGR_MCFR; /**< \brief (Pmc Offset: 0x0024) Main Clock Frequency Register */ + __IO uint32_t CKGR_PLLAR; /**< \brief (Pmc Offset: 0x0028) PLLA Register */ + __IO uint32_t CKGR_PLLBR; /**< \brief (Pmc Offset: 0x002C) PLLB Register */ + __IO uint32_t PMC_MCKR; /**< \brief (Pmc Offset: 0x0030) Master Clock Register */ + __I uint32_t Reserved3[1]; + __IO uint32_t PMC_USB; /**< \brief (Pmc Offset: 0x0038) USB Clock Register */ + __I uint32_t Reserved4[1]; + __IO uint32_t PMC_PCK[3]; /**< \brief (Pmc Offset: 0x0040) Programmable Clock 0 Register */ + __I uint32_t Reserved5[5]; + __O uint32_t PMC_IER; /**< \brief (Pmc Offset: 0x0060) Interrupt Enable Register */ + __O uint32_t PMC_IDR; /**< \brief (Pmc Offset: 0x0064) Interrupt Disable Register */ + __I uint32_t PMC_SR; /**< \brief (Pmc Offset: 0x0068) Status Register */ + __I uint32_t PMC_IMR; /**< \brief (Pmc Offset: 0x006C) Interrupt Mask Register */ + __IO uint32_t PMC_FSMR; /**< \brief (Pmc Offset: 0x0070) Fast Start-up Mode Register */ + __IO uint32_t PMC_FSPR; /**< \brief (Pmc Offset: 0x0074) Fast Start-up Polarity Register */ + __O uint32_t PMC_FOCR; /**< \brief (Pmc Offset: 0x0078) Fault Output Clear Register */ + __I uint32_t Reserved6[26]; + __IO uint32_t PMC_WPMR; /**< \brief (Pmc Offset: 0x00E4) Write Protect Mode Register */ + __I uint32_t PMC_WPSR; /**< \brief (Pmc Offset: 0x00E8) Write Protect Status Register */ + __I uint32_t Reserved7[5]; + __O uint32_t PMC_PCER1; /**< \brief (Pmc Offset: 0x0100) Peripheral Clock Enable Register 1 */ + __O uint32_t PMC_PCDR1; /**< \brief (Pmc Offset: 0x0104) Peripheral Clock Disable Register 1 */ + __I uint32_t PMC_PCSR1; /**< \brief (Pmc Offset: 0x0108) Peripheral Clock Status Register 1 */ + __I uint32_t Reserved8[1]; + __IO uint32_t PMC_OCR; /**< \brief (Pmc Offset: 0x0110) Oscillator Calibration Register */ +} Pmc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- PMC_SCER : (PMC Offset: 0x0000) System Clock Enable Register -------- */ +#define PMC_SCER_UDP (0x1u << 7) /**< \brief (PMC_SCER) USB Device Port Clock Enable */ +#define PMC_SCER_PCK0 (0x1u << 8) /**< \brief (PMC_SCER) Programmable Clock 0 Output Enable */ +#define PMC_SCER_PCK1 (0x1u << 9) /**< \brief (PMC_SCER) Programmable Clock 1 Output Enable */ +#define PMC_SCER_PCK2 (0x1u << 10) /**< \brief (PMC_SCER) Programmable Clock 2 Output Enable */ +/* -------- PMC_SCDR : (PMC Offset: 0x0004) System Clock Disable Register -------- */ +#define PMC_SCDR_UDP (0x1u << 7) /**< \brief (PMC_SCDR) USB Device Port Clock Disable */ +#define PMC_SCDR_PCK0 (0x1u << 8) /**< \brief (PMC_SCDR) Programmable Clock 0 Output Disable */ +#define PMC_SCDR_PCK1 (0x1u << 9) /**< \brief (PMC_SCDR) Programmable Clock 1 Output Disable */ +#define PMC_SCDR_PCK2 (0x1u << 10) /**< \brief (PMC_SCDR) Programmable Clock 2 Output Disable */ +/* -------- PMC_SCSR : (PMC Offset: 0x0008) System Clock Status Register -------- */ +#define PMC_SCSR_UDP (0x1u << 7) /**< \brief (PMC_SCSR) USB Device Port Clock Status */ +#define PMC_SCSR_PCK0 (0x1u << 8) /**< \brief (PMC_SCSR) Programmable Clock 0 Output Status */ +#define PMC_SCSR_PCK1 (0x1u << 9) /**< \brief (PMC_SCSR) Programmable Clock 1 Output Status */ +#define PMC_SCSR_PCK2 (0x1u << 10) /**< \brief (PMC_SCSR) Programmable Clock 2 Output Status */ +/* -------- PMC_PCER0 : (PMC Offset: 0x0010) Peripheral Clock Enable Register 0 -------- */ +#define PMC_PCER0_PID8 (0x1u << 8) /**< \brief (PMC_PCER0) Peripheral Clock 8 Enable */ +#define PMC_PCER0_PID9 (0x1u << 9) /**< \brief (PMC_PCER0) Peripheral Clock 9 Enable */ +#define PMC_PCER0_PID10 (0x1u << 10) /**< \brief (PMC_PCER0) Peripheral Clock 10 Enable */ +#define PMC_PCER0_PID11 (0x1u << 11) /**< \brief (PMC_PCER0) Peripheral Clock 11 Enable */ +#define PMC_PCER0_PID12 (0x1u << 12) /**< \brief (PMC_PCER0) Peripheral Clock 12 Enable */ +#define PMC_PCER0_PID13 (0x1u << 13) /**< \brief (PMC_PCER0) Peripheral Clock 13 Enable */ +#define PMC_PCER0_PID14 (0x1u << 14) /**< \brief (PMC_PCER0) Peripheral Clock 14 Enable */ +#define PMC_PCER0_PID15 (0x1u << 15) /**< \brief (PMC_PCER0) Peripheral Clock 15 Enable */ +#define PMC_PCER0_PID16 (0x1u << 16) /**< \brief (PMC_PCER0) Peripheral Clock 16 Enable */ +#define PMC_PCER0_PID17 (0x1u << 17) /**< \brief (PMC_PCER0) Peripheral Clock 17 Enable */ +#define PMC_PCER0_PID18 (0x1u << 18) /**< \brief (PMC_PCER0) Peripheral Clock 18 Enable */ +#define PMC_PCER0_PID19 (0x1u << 19) /**< \brief (PMC_PCER0) Peripheral Clock 19 Enable */ +#define PMC_PCER0_PID20 (0x1u << 20) /**< \brief (PMC_PCER0) Peripheral Clock 20 Enable */ +#define PMC_PCER0_PID21 (0x1u << 21) /**< \brief (PMC_PCER0) Peripheral Clock 21 Enable */ +#define PMC_PCER0_PID22 (0x1u << 22) /**< \brief (PMC_PCER0) Peripheral Clock 22 Enable */ +#define PMC_PCER0_PID23 (0x1u << 23) /**< \brief (PMC_PCER0) Peripheral Clock 23 Enable */ +#define PMC_PCER0_PID24 (0x1u << 24) /**< \brief (PMC_PCER0) Peripheral Clock 24 Enable */ +#define PMC_PCER0_PID25 (0x1u << 25) /**< \brief (PMC_PCER0) Peripheral Clock 25 Enable */ +#define PMC_PCER0_PID26 (0x1u << 26) /**< \brief (PMC_PCER0) Peripheral Clock 26 Enable */ +#define PMC_PCER0_PID27 (0x1u << 27) /**< \brief (PMC_PCER0) Peripheral Clock 27 Enable */ +#define PMC_PCER0_PID28 (0x1u << 28) /**< \brief (PMC_PCER0) Peripheral Clock 28 Enable */ +#define PMC_PCER0_PID29 (0x1u << 29) /**< \brief (PMC_PCER0) Peripheral Clock 29 Enable */ +#define PMC_PCER0_PID30 (0x1u << 30) /**< \brief (PMC_PCER0) Peripheral Clock 30 Enable */ +#define PMC_PCER0_PID31 (0x1u << 31) /**< \brief (PMC_PCER0) Peripheral Clock 31 Enable */ +/* -------- PMC_PCDR0 : (PMC Offset: 0x0014) Peripheral Clock Disable Register 0 -------- */ +#define PMC_PCDR0_PID8 (0x1u << 8) /**< \brief (PMC_PCDR0) Peripheral Clock 8 Disable */ +#define PMC_PCDR0_PID9 (0x1u << 9) /**< \brief (PMC_PCDR0) Peripheral Clock 9 Disable */ +#define PMC_PCDR0_PID10 (0x1u << 10) /**< \brief (PMC_PCDR0) Peripheral Clock 10 Disable */ +#define PMC_PCDR0_PID11 (0x1u << 11) /**< \brief (PMC_PCDR0) Peripheral Clock 11 Disable */ +#define PMC_PCDR0_PID12 (0x1u << 12) /**< \brief (PMC_PCDR0) Peripheral Clock 12 Disable */ +#define PMC_PCDR0_PID13 (0x1u << 13) /**< \brief (PMC_PCDR0) Peripheral Clock 13 Disable */ +#define PMC_PCDR0_PID14 (0x1u << 14) /**< \brief (PMC_PCDR0) Peripheral Clock 14 Disable */ +#define PMC_PCDR0_PID15 (0x1u << 15) /**< \brief (PMC_PCDR0) Peripheral Clock 15 Disable */ +#define PMC_PCDR0_PID16 (0x1u << 16) /**< \brief (PMC_PCDR0) Peripheral Clock 16 Disable */ +#define PMC_PCDR0_PID17 (0x1u << 17) /**< \brief (PMC_PCDR0) Peripheral Clock 17 Disable */ +#define PMC_PCDR0_PID18 (0x1u << 18) /**< \brief (PMC_PCDR0) Peripheral Clock 18 Disable */ +#define PMC_PCDR0_PID19 (0x1u << 19) /**< \brief (PMC_PCDR0) Peripheral Clock 19 Disable */ +#define PMC_PCDR0_PID20 (0x1u << 20) /**< \brief (PMC_PCDR0) Peripheral Clock 20 Disable */ +#define PMC_PCDR0_PID21 (0x1u << 21) /**< \brief (PMC_PCDR0) Peripheral Clock 21 Disable */ +#define PMC_PCDR0_PID22 (0x1u << 22) /**< \brief (PMC_PCDR0) Peripheral Clock 22 Disable */ +#define PMC_PCDR0_PID23 (0x1u << 23) /**< \brief (PMC_PCDR0) Peripheral Clock 23 Disable */ +#define PMC_PCDR0_PID24 (0x1u << 24) /**< \brief (PMC_PCDR0) Peripheral Clock 24 Disable */ +#define PMC_PCDR0_PID25 (0x1u << 25) /**< \brief (PMC_PCDR0) Peripheral Clock 25 Disable */ +#define PMC_PCDR0_PID26 (0x1u << 26) /**< \brief (PMC_PCDR0) Peripheral Clock 26 Disable */ +#define PMC_PCDR0_PID27 (0x1u << 27) /**< \brief (PMC_PCDR0) Peripheral Clock 27 Disable */ +#define PMC_PCDR0_PID28 (0x1u << 28) /**< \brief (PMC_PCDR0) Peripheral Clock 28 Disable */ +#define PMC_PCDR0_PID29 (0x1u << 29) /**< \brief (PMC_PCDR0) Peripheral Clock 29 Disable */ +#define PMC_PCDR0_PID30 (0x1u << 30) /**< \brief (PMC_PCDR0) Peripheral Clock 30 Disable */ +#define PMC_PCDR0_PID31 (0x1u << 31) /**< \brief (PMC_PCDR0) Peripheral Clock 31 Disable */ +/* -------- PMC_PCSR0 : (PMC Offset: 0x0018) Peripheral Clock Status Register 0 -------- */ +#define PMC_PCSR0_PID8 (0x1u << 8) /**< \brief (PMC_PCSR0) Peripheral Clock 8 Status */ +#define PMC_PCSR0_PID9 (0x1u << 9) /**< \brief (PMC_PCSR0) Peripheral Clock 9 Status */ +#define PMC_PCSR0_PID10 (0x1u << 10) /**< \brief (PMC_PCSR0) Peripheral Clock 10 Status */ +#define PMC_PCSR0_PID11 (0x1u << 11) /**< \brief (PMC_PCSR0) Peripheral Clock 11 Status */ +#define PMC_PCSR0_PID12 (0x1u << 12) /**< \brief (PMC_PCSR0) Peripheral Clock 12 Status */ +#define PMC_PCSR0_PID13 (0x1u << 13) /**< \brief (PMC_PCSR0) Peripheral Clock 13 Status */ +#define PMC_PCSR0_PID14 (0x1u << 14) /**< \brief (PMC_PCSR0) Peripheral Clock 14 Status */ +#define PMC_PCSR0_PID15 (0x1u << 15) /**< \brief (PMC_PCSR0) Peripheral Clock 15 Status */ +#define PMC_PCSR0_PID16 (0x1u << 16) /**< \brief (PMC_PCSR0) Peripheral Clock 16 Status */ +#define PMC_PCSR0_PID17 (0x1u << 17) /**< \brief (PMC_PCSR0) Peripheral Clock 17 Status */ +#define PMC_PCSR0_PID18 (0x1u << 18) /**< \brief (PMC_PCSR0) Peripheral Clock 18 Status */ +#define PMC_PCSR0_PID19 (0x1u << 19) /**< \brief (PMC_PCSR0) Peripheral Clock 19 Status */ +#define PMC_PCSR0_PID20 (0x1u << 20) /**< \brief (PMC_PCSR0) Peripheral Clock 20 Status */ +#define PMC_PCSR0_PID21 (0x1u << 21) /**< \brief (PMC_PCSR0) Peripheral Clock 21 Status */ +#define PMC_PCSR0_PID22 (0x1u << 22) /**< \brief (PMC_PCSR0) Peripheral Clock 22 Status */ +#define PMC_PCSR0_PID23 (0x1u << 23) /**< \brief (PMC_PCSR0) Peripheral Clock 23 Status */ +#define PMC_PCSR0_PID24 (0x1u << 24) /**< \brief (PMC_PCSR0) Peripheral Clock 24 Status */ +#define PMC_PCSR0_PID25 (0x1u << 25) /**< \brief (PMC_PCSR0) Peripheral Clock 25 Status */ +#define PMC_PCSR0_PID26 (0x1u << 26) /**< \brief (PMC_PCSR0) Peripheral Clock 26 Status */ +#define PMC_PCSR0_PID27 (0x1u << 27) /**< \brief (PMC_PCSR0) Peripheral Clock 27 Status */ +#define PMC_PCSR0_PID28 (0x1u << 28) /**< \brief (PMC_PCSR0) Peripheral Clock 28 Status */ +#define PMC_PCSR0_PID29 (0x1u << 29) /**< \brief (PMC_PCSR0) Peripheral Clock 29 Status */ +#define PMC_PCSR0_PID30 (0x1u << 30) /**< \brief (PMC_PCSR0) Peripheral Clock 30 Status */ +#define PMC_PCSR0_PID31 (0x1u << 31) /**< \brief (PMC_PCSR0) Peripheral Clock 31 Status */ +/* -------- CKGR_MOR : (PMC Offset: 0x0020) Main Oscillator Register -------- */ +#define CKGR_MOR_MOSCXTEN (0x1u << 0) /**< \brief (CKGR_MOR) Main Crystal Oscillator Enable */ +#define CKGR_MOR_MOSCXTBY (0x1u << 1) /**< \brief (CKGR_MOR) Main Crystal Oscillator Bypass */ +#define CKGR_MOR_WAITMODE (0x1u << 2) /**< \brief (CKGR_MOR) Wait Mode Command */ +#define CKGR_MOR_MOSCRCEN (0x1u << 3) /**< \brief (CKGR_MOR) Main On-Chip RC Oscillator Enable */ +#define CKGR_MOR_MOSCRCF_Pos 4 +#define CKGR_MOR_MOSCRCF_Msk (0x7u << CKGR_MOR_MOSCRCF_Pos) /**< \brief (CKGR_MOR) Main On-Chip RC Oscillator Frequency Selection */ +#define CKGR_MOR_MOSCRCF_4_MHz (0x0u << 4) /**< \brief (CKGR_MOR) The Fast RC Oscillator Frequency is at 4 MHz (default) */ +#define CKGR_MOR_MOSCRCF_8_MHz (0x1u << 4) /**< \brief (CKGR_MOR) The Fast RC Oscillator Frequency is at 8 MHz */ +#define CKGR_MOR_MOSCRCF_12_MHz (0x2u << 4) /**< \brief (CKGR_MOR) The Fast RC Oscillator Frequency is at 12 MHz */ +#define CKGR_MOR_MOSCXTST_Pos 8 +#define CKGR_MOR_MOSCXTST_Msk (0xffu << CKGR_MOR_MOSCXTST_Pos) /**< \brief (CKGR_MOR) Main Crystal Oscillator Start-up Time */ +#define CKGR_MOR_MOSCXTST(value) ((CKGR_MOR_MOSCXTST_Msk & ((value) << CKGR_MOR_MOSCXTST_Pos))) +#define CKGR_MOR_KEY_Pos 16 +#define CKGR_MOR_KEY_Msk (0xffu << CKGR_MOR_KEY_Pos) /**< \brief (CKGR_MOR) Write Access Password */ +#define CKGR_MOR_KEY_PASSWD (0x37u << 16) /**< \brief (CKGR_MOR) Writing any other value in this field aborts the write operation.Always reads as 0. */ +#define CKGR_MOR_MOSCSEL (0x1u << 24) /**< \brief (CKGR_MOR) Main Oscillator Selection */ +#define CKGR_MOR_CFDEN (0x1u << 25) /**< \brief (CKGR_MOR) Clock Failure Detector Enable */ +/* -------- CKGR_MCFR : (PMC Offset: 0x0024) Main Clock Frequency Register -------- */ +#define CKGR_MCFR_MAINF_Pos 0 +#define CKGR_MCFR_MAINF_Msk (0xffffu << CKGR_MCFR_MAINF_Pos) /**< \brief (CKGR_MCFR) Main Clock Frequency */ +#define CKGR_MCFR_MAINF(value) ((CKGR_MCFR_MAINF_Msk & ((value) << CKGR_MCFR_MAINF_Pos))) +#define CKGR_MCFR_MAINFRDY (0x1u << 16) /**< \brief (CKGR_MCFR) Main Clock Ready */ +#define CKGR_MCFR_RCMEAS (0x1u << 20) /**< \brief (CKGR_MCFR) RC Oscillator Frequency Measure (write-only) */ +/* -------- CKGR_PLLAR : (PMC Offset: 0x0028) PLLA Register -------- */ +#define CKGR_PLLAR_DIVA_Pos 0 +#define CKGR_PLLAR_DIVA_Msk (0xffu << CKGR_PLLAR_DIVA_Pos) /**< \brief (CKGR_PLLAR) PLLA Front_End Divider */ +#define CKGR_PLLAR_DIVA(value) ((CKGR_PLLAR_DIVA_Msk & ((value) << CKGR_PLLAR_DIVA_Pos))) +#define CKGR_PLLAR_PLLACOUNT_Pos 8 +#define CKGR_PLLAR_PLLACOUNT_Msk (0x3fu << CKGR_PLLAR_PLLACOUNT_Pos) /**< \brief (CKGR_PLLAR) PLLA Counter */ +#define CKGR_PLLAR_PLLACOUNT(value) ((CKGR_PLLAR_PLLACOUNT_Msk & ((value) << CKGR_PLLAR_PLLACOUNT_Pos))) +#define CKGR_PLLAR_MULA_Pos 16 +#define CKGR_PLLAR_MULA_Msk (0x7ffu << CKGR_PLLAR_MULA_Pos) /**< \brief (CKGR_PLLAR) PLLA Multiplier */ +#define CKGR_PLLAR_MULA(value) ((CKGR_PLLAR_MULA_Msk & ((value) << CKGR_PLLAR_MULA_Pos))) +#define CKGR_PLLAR_ONE (0x1u << 29) /**< \brief (CKGR_PLLAR) Must Be Set to 1 */ +/* -------- CKGR_PLLBR : (PMC Offset: 0x002C) PLLB Register -------- */ +#define CKGR_PLLBR_DIVB_Pos 0 +#define CKGR_PLLBR_DIVB_Msk (0xffu << CKGR_PLLBR_DIVB_Pos) /**< \brief (CKGR_PLLBR) PLLB Front-End Divider */ +#define CKGR_PLLBR_DIVB(value) ((CKGR_PLLBR_DIVB_Msk & ((value) << CKGR_PLLBR_DIVB_Pos))) +#define CKGR_PLLBR_PLLBCOUNT_Pos 8 +#define CKGR_PLLBR_PLLBCOUNT_Msk (0x3fu << CKGR_PLLBR_PLLBCOUNT_Pos) /**< \brief (CKGR_PLLBR) PLLB Counter */ +#define CKGR_PLLBR_PLLBCOUNT(value) ((CKGR_PLLBR_PLLBCOUNT_Msk & ((value) << CKGR_PLLBR_PLLBCOUNT_Pos))) +#define CKGR_PLLBR_MULB_Pos 16 +#define CKGR_PLLBR_MULB_Msk (0x7ffu << CKGR_PLLBR_MULB_Pos) /**< \brief (CKGR_PLLBR) PLLB Multiplier */ +#define CKGR_PLLBR_MULB(value) ((CKGR_PLLBR_MULB_Msk & ((value) << CKGR_PLLBR_MULB_Pos))) +/* -------- PMC_MCKR : (PMC Offset: 0x0030) Master Clock Register -------- */ +#define PMC_MCKR_CSS_Pos 0 +#define PMC_MCKR_CSS_Msk (0x3u << PMC_MCKR_CSS_Pos) /**< \brief (PMC_MCKR) Master Clock Source Selection */ +#define PMC_MCKR_CSS_SLOW_CLK (0x0u << 0) /**< \brief (PMC_MCKR) Slow Clock is selected */ +#define PMC_MCKR_CSS_MAIN_CLK (0x1u << 0) /**< \brief (PMC_MCKR) Main Clock is selected */ +#define PMC_MCKR_CSS_PLLA_CLK (0x2u << 0) /**< \brief (PMC_MCKR) PLLA Clock is selected */ +#define PMC_MCKR_CSS_PLLB_CLK (0x3u << 0) /**< \brief (PMC_MCKR) PLLBClock is selected */ +#define PMC_MCKR_PRES_Pos 4 +#define PMC_MCKR_PRES_Msk (0x7u << PMC_MCKR_PRES_Pos) /**< \brief (PMC_MCKR) Processor Clock Prescaler */ +#define PMC_MCKR_PRES_CLK_1 (0x0u << 4) /**< \brief (PMC_MCKR) Selected clock */ +#define PMC_MCKR_PRES_CLK_2 (0x1u << 4) /**< \brief (PMC_MCKR) Selected clock divided by 2 */ +#define PMC_MCKR_PRES_CLK_4 (0x2u << 4) /**< \brief (PMC_MCKR) Selected clock divided by 4 */ +#define PMC_MCKR_PRES_CLK_8 (0x3u << 4) /**< \brief (PMC_MCKR) Selected clock divided by 8 */ +#define PMC_MCKR_PRES_CLK_16 (0x4u << 4) /**< \brief (PMC_MCKR) Selected clock divided by 16 */ +#define PMC_MCKR_PRES_CLK_32 (0x5u << 4) /**< \brief (PMC_MCKR) Selected clock divided by 32 */ +#define PMC_MCKR_PRES_CLK_64 (0x6u << 4) /**< \brief (PMC_MCKR) Selected clock divided by 64 */ +#define PMC_MCKR_PRES_CLK_3 (0x7u << 4) /**< \brief (PMC_MCKR) Selected clock divided by 3 */ +#define PMC_MCKR_PLLADIV2 (0x1u << 12) /**< \brief (PMC_MCKR) PLLA Divisor by 2 */ +#define PMC_MCKR_PLLBDIV2 (0x1u << 13) /**< \brief (PMC_MCKR) PLLB Divisor by 2 */ +/* -------- PMC_USB : (PMC Offset: 0x0038) USB Clock Register -------- */ +#define PMC_USB_USBS (0x1u << 0) /**< \brief (PMC_USB) USB Input Clock Selection */ +#define PMC_USB_USBDIV_Pos 8 +#define PMC_USB_USBDIV_Msk (0xfu << PMC_USB_USBDIV_Pos) /**< \brief (PMC_USB) Divider for USB Clock */ +#define PMC_USB_USBDIV(value) ((PMC_USB_USBDIV_Msk & ((value) << PMC_USB_USBDIV_Pos))) +/* -------- PMC_PCK[3] : (PMC Offset: 0x0040) Programmable Clock 0 Register -------- */ +#define PMC_PCK_CSS_Pos 0 +#define PMC_PCK_CSS_Msk (0x7u << PMC_PCK_CSS_Pos) /**< \brief (PMC_PCK[3]) Master Clock Source Selection */ +#define PMC_PCK_CSS_SLOW_CLK (0x0u << 0) /**< \brief (PMC_PCK[3]) Slow Clock is selected */ +#define PMC_PCK_CSS_MAIN_CLK (0x1u << 0) /**< \brief (PMC_PCK[3]) Main Clock is selected */ +#define PMC_PCK_CSS_PLLA_CLK (0x2u << 0) /**< \brief (PMC_PCK[3]) PLLA Clock is selected */ +#define PMC_PCK_CSS_PLLB_CLK (0x3u << 0) /**< \brief (PMC_PCK[3]) PLLB Clock is selected */ +#define PMC_PCK_CSS_MCK (0x4u << 0) /**< \brief (PMC_PCK[3]) Master Clock is selected */ +#define PMC_PCK_PRES_Pos 4 +#define PMC_PCK_PRES_Msk (0x7u << PMC_PCK_PRES_Pos) /**< \brief (PMC_PCK[3]) Programmable Clock Prescaler */ +#define PMC_PCK_PRES_CLK_1 (0x0u << 4) /**< \brief (PMC_PCK[3]) Selected clock */ +#define PMC_PCK_PRES_CLK_2 (0x1u << 4) /**< \brief (PMC_PCK[3]) Selected clock divided by 2 */ +#define PMC_PCK_PRES_CLK_4 (0x2u << 4) /**< \brief (PMC_PCK[3]) Selected clock divided by 4 */ +#define PMC_PCK_PRES_CLK_8 (0x3u << 4) /**< \brief (PMC_PCK[3]) Selected clock divided by 8 */ +#define PMC_PCK_PRES_CLK_16 (0x4u << 4) /**< \brief (PMC_PCK[3]) Selected clock divided by 16 */ +#define PMC_PCK_PRES_CLK_32 (0x5u << 4) /**< \brief (PMC_PCK[3]) Selected clock divided by 32 */ +#define PMC_PCK_PRES_CLK_64 (0x6u << 4) /**< \brief (PMC_PCK[3]) Selected clock divided by 64 */ +/* -------- PMC_IER : (PMC Offset: 0x0060) Interrupt Enable Register -------- */ +#define PMC_IER_MOSCXTS (0x1u << 0) /**< \brief (PMC_IER) Main Crystal Oscillator Status Interrupt Enable */ +#define PMC_IER_LOCKA (0x1u << 1) /**< \brief (PMC_IER) PLLA Lock Interrupt Enable */ +#define PMC_IER_LOCKB (0x1u << 2) /**< \brief (PMC_IER) PLLB Lock Interrupt Enable */ +#define PMC_IER_MCKRDY (0x1u << 3) /**< \brief (PMC_IER) Master Clock Ready Interrupt Enable */ +#define PMC_IER_PCKRDY0 (0x1u << 8) /**< \brief (PMC_IER) Programmable Clock Ready 0 Interrupt Enable */ +#define PMC_IER_PCKRDY1 (0x1u << 9) /**< \brief (PMC_IER) Programmable Clock Ready 1 Interrupt Enable */ +#define PMC_IER_PCKRDY2 (0x1u << 10) /**< \brief (PMC_IER) Programmable Clock Ready 2 Interrupt Enable */ +#define PMC_IER_MOSCSELS (0x1u << 16) /**< \brief (PMC_IER) Main Oscillator Selection Status Interrupt Enable */ +#define PMC_IER_MOSCRCS (0x1u << 17) /**< \brief (PMC_IER) Main On-Chip RC Status Interrupt Enable */ +#define PMC_IER_CFDEV (0x1u << 18) /**< \brief (PMC_IER) Clock Failure Detector Event Interrupt Enable */ +/* -------- PMC_IDR : (PMC Offset: 0x0064) Interrupt Disable Register -------- */ +#define PMC_IDR_MOSCXTS (0x1u << 0) /**< \brief (PMC_IDR) Main Crystal Oscillator Status Interrupt Disable */ +#define PMC_IDR_LOCKA (0x1u << 1) /**< \brief (PMC_IDR) PLLA Lock Interrupt Disable */ +#define PMC_IDR_LOCKB (0x1u << 2) /**< \brief (PMC_IDR) PLLB Lock Interrupt Disable */ +#define PMC_IDR_MCKRDY (0x1u << 3) /**< \brief (PMC_IDR) Master Clock Ready Interrupt Disable */ +#define PMC_IDR_PCKRDY0 (0x1u << 8) /**< \brief (PMC_IDR) Programmable Clock Ready 0 Interrupt Disable */ +#define PMC_IDR_PCKRDY1 (0x1u << 9) /**< \brief (PMC_IDR) Programmable Clock Ready 1 Interrupt Disable */ +#define PMC_IDR_PCKRDY2 (0x1u << 10) /**< \brief (PMC_IDR) Programmable Clock Ready 2 Interrupt Disable */ +#define PMC_IDR_MOSCSELS (0x1u << 16) /**< \brief (PMC_IDR) Main Oscillator Selection Status Interrupt Disable */ +#define PMC_IDR_MOSCRCS (0x1u << 17) /**< \brief (PMC_IDR) Main On-Chip RC Status Interrupt Disable */ +#define PMC_IDR_CFDEV (0x1u << 18) /**< \brief (PMC_IDR) Clock Failure Detector Event Interrupt Disable */ +/* -------- PMC_SR : (PMC Offset: 0x0068) Status Register -------- */ +#define PMC_SR_MOSCXTS (0x1u << 0) /**< \brief (PMC_SR) Main XTAL Oscillator Status */ +#define PMC_SR_LOCKA (0x1u << 1) /**< \brief (PMC_SR) PLLA Lock Status */ +#define PMC_SR_LOCKB (0x1u << 2) /**< \brief (PMC_SR) PLLB Lock Status */ +#define PMC_SR_MCKRDY (0x1u << 3) /**< \brief (PMC_SR) Master Clock Status */ +#define PMC_SR_OSCSELS (0x1u << 7) /**< \brief (PMC_SR) Slow Clock Oscillator Selection */ +#define PMC_SR_PCKRDY0 (0x1u << 8) /**< \brief (PMC_SR) Programmable Clock Ready Status */ +#define PMC_SR_PCKRDY1 (0x1u << 9) /**< \brief (PMC_SR) Programmable Clock Ready Status */ +#define PMC_SR_PCKRDY2 (0x1u << 10) /**< \brief (PMC_SR) Programmable Clock Ready Status */ +#define PMC_SR_MOSCSELS (0x1u << 16) /**< \brief (PMC_SR) Main Oscillator Selection Status */ +#define PMC_SR_MOSCRCS (0x1u << 17) /**< \brief (PMC_SR) Main On-Chip RC Oscillator Status */ +#define PMC_SR_CFDEV (0x1u << 18) /**< \brief (PMC_SR) Clock Failure Detector Event */ +#define PMC_SR_CFDS (0x1u << 19) /**< \brief (PMC_SR) Clock Failure Detector Status */ +#define PMC_SR_FOS (0x1u << 20) /**< \brief (PMC_SR) Clock Failure Detector Fault Output Status */ +/* -------- PMC_IMR : (PMC Offset: 0x006C) Interrupt Mask Register -------- */ +#define PMC_IMR_MOSCXTS (0x1u << 0) /**< \brief (PMC_IMR) Main Crystal Oscillator Status Interrupt Mask */ +#define PMC_IMR_LOCKA (0x1u << 1) /**< \brief (PMC_IMR) PLLA Lock Interrupt Mask */ +#define PMC_IMR_LOCKB (0x1u << 2) /**< \brief (PMC_IMR) PLLB Lock Interrupt Mask */ +#define PMC_IMR_MCKRDY (0x1u << 3) /**< \brief (PMC_IMR) Master Clock Ready Interrupt Mask */ +#define PMC_IMR_PCKRDY0 (0x1u << 8) /**< \brief (PMC_IMR) Programmable Clock Ready 0 Interrupt Mask */ +#define PMC_IMR_PCKRDY1 (0x1u << 9) /**< \brief (PMC_IMR) Programmable Clock Ready 1 Interrupt Mask */ +#define PMC_IMR_PCKRDY2 (0x1u << 10) /**< \brief (PMC_IMR) Programmable Clock Ready 2 Interrupt Mask */ +#define PMC_IMR_MOSCSELS (0x1u << 16) /**< \brief (PMC_IMR) Main Oscillator Selection Status Interrupt Mask */ +#define PMC_IMR_MOSCRCS (0x1u << 17) /**< \brief (PMC_IMR) Main On-Chip RC Status Interrupt Mask */ +#define PMC_IMR_CFDEV (0x1u << 18) /**< \brief (PMC_IMR) Clock Failure Detector Event Interrupt Mask */ +/* -------- PMC_FSMR : (PMC Offset: 0x0070) Fast Start-up Mode Register -------- */ +#define PMC_FSMR_FSTT0 (0x1u << 0) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 0 */ +#define PMC_FSMR_FSTT1 (0x1u << 1) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 1 */ +#define PMC_FSMR_FSTT2 (0x1u << 2) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 2 */ +#define PMC_FSMR_FSTT3 (0x1u << 3) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 3 */ +#define PMC_FSMR_FSTT4 (0x1u << 4) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 4 */ +#define PMC_FSMR_FSTT5 (0x1u << 5) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 5 */ +#define PMC_FSMR_FSTT6 (0x1u << 6) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 6 */ +#define PMC_FSMR_FSTT7 (0x1u << 7) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 7 */ +#define PMC_FSMR_FSTT8 (0x1u << 8) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 8 */ +#define PMC_FSMR_FSTT9 (0x1u << 9) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 9 */ +#define PMC_FSMR_FSTT10 (0x1u << 10) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 10 */ +#define PMC_FSMR_FSTT11 (0x1u << 11) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 11 */ +#define PMC_FSMR_FSTT12 (0x1u << 12) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 12 */ +#define PMC_FSMR_FSTT13 (0x1u << 13) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 13 */ +#define PMC_FSMR_FSTT14 (0x1u << 14) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 14 */ +#define PMC_FSMR_FSTT15 (0x1u << 15) /**< \brief (PMC_FSMR) Fast Start-up Input Enable 15 */ +#define PMC_FSMR_RTTAL (0x1u << 16) /**< \brief (PMC_FSMR) RTT Alarm Enable */ +#define PMC_FSMR_RTCAL (0x1u << 17) /**< \brief (PMC_FSMR) RTC Alarm Enable */ +#define PMC_FSMR_USBAL (0x1u << 18) /**< \brief (PMC_FSMR) USB Alarm Enable */ +#define PMC_FSMR_LPM (0x1u << 20) /**< \brief (PMC_FSMR) Low-power Mode */ +#define PMC_FSMR_FLPM_Pos 21 +#define PMC_FSMR_FLPM_Msk (0x3u << PMC_FSMR_FLPM_Pos) /**< \brief (PMC_FSMR) Flash Low Power Mode */ +#define PMC_FSMR_FLPM_FLASH_STANDBY (0x0u << 21) /**< \brief (PMC_FSMR) Flash is in Standby Mode when system enters Wait Mode */ +#define PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN (0x1u << 21) /**< \brief (PMC_FSMR) Flash is in deep power down mode when system enters Wait Mode */ +#define PMC_FSMR_FLPM_FLASH_IDLE (0x2u << 21) /**< \brief (PMC_FSMR) idle mode */ +/* -------- PMC_FSPR : (PMC Offset: 0x0074) Fast Start-up Polarity Register -------- */ +#define PMC_FSPR_FSTP0 (0x1u << 0) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP1 (0x1u << 1) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP2 (0x1u << 2) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP3 (0x1u << 3) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP4 (0x1u << 4) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP5 (0x1u << 5) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP6 (0x1u << 6) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP7 (0x1u << 7) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP8 (0x1u << 8) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP9 (0x1u << 9) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP10 (0x1u << 10) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP11 (0x1u << 11) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP12 (0x1u << 12) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP13 (0x1u << 13) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP14 (0x1u << 14) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +#define PMC_FSPR_FSTP15 (0x1u << 15) /**< \brief (PMC_FSPR) Fast Start-up Input Polarityx */ +/* -------- PMC_FOCR : (PMC Offset: 0x0078) Fault Output Clear Register -------- */ +#define PMC_FOCR_FOCLR (0x1u << 0) /**< \brief (PMC_FOCR) Fault Output Clear */ +/* -------- PMC_WPMR : (PMC Offset: 0x00E4) Write Protect Mode Register -------- */ +#define PMC_WPMR_WPEN (0x1u << 0) /**< \brief (PMC_WPMR) Write Protect Enable */ +#define PMC_WPMR_WPKEY_Pos 8 +#define PMC_WPMR_WPKEY_Msk (0xffffffu << PMC_WPMR_WPKEY_Pos) /**< \brief (PMC_WPMR) Write Protect KEY */ +#define PMC_WPMR_WPKEY_PASSWD (0x504D43u << 8) /**< \brief (PMC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0. */ +/* -------- PMC_WPSR : (PMC Offset: 0x00E8) Write Protect Status Register -------- */ +#define PMC_WPSR_WPVS (0x1u << 0) /**< \brief (PMC_WPSR) Write Protect Violation Status */ +#define PMC_WPSR_WPVSRC_Pos 8 +#define PMC_WPSR_WPVSRC_Msk (0xffffu << PMC_WPSR_WPVSRC_Pos) /**< \brief (PMC_WPSR) Write Protect Violation Source */ +/* -------- PMC_PCER1 : (PMC Offset: 0x0100) Peripheral Clock Enable Register 1 -------- */ +#define PMC_PCER1_PID32 (0x1u << 0) /**< \brief (PMC_PCER1) Peripheral Clock 32 Enable */ +#define PMC_PCER1_PID33 (0x1u << 1) /**< \brief (PMC_PCER1) Peripheral Clock 33 Enable */ +#define PMC_PCER1_PID34 (0x1u << 2) /**< \brief (PMC_PCER1) Peripheral Clock 34 Enable */ +/* -------- PMC_PCDR1 : (PMC Offset: 0x0104) Peripheral Clock Disable Register 1 -------- */ +#define PMC_PCDR1_PID32 (0x1u << 0) /**< \brief (PMC_PCDR1) Peripheral Clock 32 Disable */ +#define PMC_PCDR1_PID33 (0x1u << 1) /**< \brief (PMC_PCDR1) Peripheral Clock 33 Disable */ +#define PMC_PCDR1_PID34 (0x1u << 2) /**< \brief (PMC_PCDR1) Peripheral Clock 34 Disable */ +/* -------- PMC_PCSR1 : (PMC Offset: 0x0108) Peripheral Clock Status Register 1 -------- */ +#define PMC_PCSR1_PID32 (0x1u << 0) /**< \brief (PMC_PCSR1) Peripheral Clock 32 Status */ +#define PMC_PCSR1_PID33 (0x1u << 1) /**< \brief (PMC_PCSR1) Peripheral Clock 33 Status */ +#define PMC_PCSR1_PID34 (0x1u << 2) /**< \brief (PMC_PCSR1) Peripheral Clock 34 Status */ +/* -------- PMC_OCR : (PMC Offset: 0x0110) Oscillator Calibration Register -------- */ +#define PMC_OCR_CAL4_Pos 0 +#define PMC_OCR_CAL4_Msk (0x7fu << PMC_OCR_CAL4_Pos) /**< \brief (PMC_OCR) RC Oscillator Calibration bits for 4 MHz */ +#define PMC_OCR_CAL4(value) ((PMC_OCR_CAL4_Msk & ((value) << PMC_OCR_CAL4_Pos))) +#define PMC_OCR_SEL4 (0x1u << 7) /**< \brief (PMC_OCR) Selection of RC Oscillator Calibration bits for 4 MHz */ +#define PMC_OCR_CAL8_Pos 8 +#define PMC_OCR_CAL8_Msk (0x7fu << PMC_OCR_CAL8_Pos) /**< \brief (PMC_OCR) RC Oscillator Calibration bits for 8 MHz */ +#define PMC_OCR_CAL8(value) ((PMC_OCR_CAL8_Msk & ((value) << PMC_OCR_CAL8_Pos))) +#define PMC_OCR_SEL8 (0x1u << 15) /**< \brief (PMC_OCR) Selection of RC Oscillator Calibration bits for 8 MHz */ +#define PMC_OCR_CAL12_Pos 16 +#define PMC_OCR_CAL12_Msk (0x7fu << PMC_OCR_CAL12_Pos) /**< \brief (PMC_OCR) RC Oscillator Calibration bits for 12 MHz */ +#define PMC_OCR_CAL12(value) ((PMC_OCR_CAL12_Msk & ((value) << PMC_OCR_CAL12_Pos))) +#define PMC_OCR_SEL12 (0x1u << 23) /**< \brief (PMC_OCR) Selection of RC Oscillator Calibration bits for 12 MHz */ + +/*@}*/ + + +#endif /* _SAM4S_PMC_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pwm.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pwm.h new file mode 100644 index 0000000..6cb41ef --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_pwm.h @@ -0,0 +1,552 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_PWM_COMPONENT_ +#define _SAM4S_PWM_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Pulse Width Modulation Controller */ +/* ============================================================================= */ +/** \addtogroup SAM4S_PWM Pulse Width Modulation Controller */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief PwmCh_num hardware registers */ +typedef struct { + __IO uint32_t PWM_CMR; /**< \brief (PwmCh_num Offset: 0x0) PWM Channel Mode Register */ + __IO uint32_t PWM_CDTY; /**< \brief (PwmCh_num Offset: 0x4) PWM Channel Duty Cycle Register */ + __O uint32_t PWM_CDTYUPD; /**< \brief (PwmCh_num Offset: 0x8) PWM Channel Duty Cycle Update Register */ + __IO uint32_t PWM_CPRD; /**< \brief (PwmCh_num Offset: 0xC) PWM Channel Period Register */ + __O uint32_t PWM_CPRDUPD; /**< \brief (PwmCh_num Offset: 0x10) PWM Channel Period Update Register */ + __I uint32_t PWM_CCNT; /**< \brief (PwmCh_num Offset: 0x14) PWM Channel Counter Register */ + __IO uint32_t PWM_DT; /**< \brief (PwmCh_num Offset: 0x18) PWM Channel Dead Time Register */ + __O uint32_t PWM_DTUPD; /**< \brief (PwmCh_num Offset: 0x1C) PWM Channel Dead Time Update Register */ +} PwmCh_num; +/** \brief PwmCmp hardware registers */ +typedef struct { + __IO uint32_t PWM_CMPV; /**< \brief (PwmCmp Offset: 0x0) PWM Comparison 0 Value Register */ + __O uint32_t PWM_CMPVUPD; /**< \brief (PwmCmp Offset: 0x4) PWM Comparison 0 Value Update Register */ + __IO uint32_t PWM_CMPM; /**< \brief (PwmCmp Offset: 0x8) PWM Comparison 0 Mode Register */ + __O uint32_t PWM_CMPMUPD; /**< \brief (PwmCmp Offset: 0xC) PWM Comparison 0 Mode Update Register */ +} PwmCmp; +/** \brief Pwm hardware registers */ +#define PWMCMP_NUMBER 8 +#define PWMCH_NUM_NUMBER 4 +typedef struct { + __IO uint32_t PWM_CLK; /**< \brief (Pwm Offset: 0x00) PWM Clock Register */ + __O uint32_t PWM_ENA; /**< \brief (Pwm Offset: 0x04) PWM Enable Register */ + __O uint32_t PWM_DIS; /**< \brief (Pwm Offset: 0x08) PWM Disable Register */ + __I uint32_t PWM_SR; /**< \brief (Pwm Offset: 0x0C) PWM Status Register */ + __O uint32_t PWM_IER1; /**< \brief (Pwm Offset: 0x10) PWM Interrupt Enable Register 1 */ + __O uint32_t PWM_IDR1; /**< \brief (Pwm Offset: 0x14) PWM Interrupt Disable Register 1 */ + __I uint32_t PWM_IMR1; /**< \brief (Pwm Offset: 0x18) PWM Interrupt Mask Register 1 */ + __I uint32_t PWM_ISR1; /**< \brief (Pwm Offset: 0x1C) PWM Interrupt Status Register 1 */ + __IO uint32_t PWM_SCM; /**< \brief (Pwm Offset: 0x20) PWM Sync Channels Mode Register */ + __I uint32_t Reserved1[1]; + __IO uint32_t PWM_SCUC; /**< \brief (Pwm Offset: 0x28) PWM Sync Channels Update Control Register */ + __IO uint32_t PWM_SCUP; /**< \brief (Pwm Offset: 0x2C) PWM Sync Channels Update Period Register */ + __O uint32_t PWM_SCUPUPD; /**< \brief (Pwm Offset: 0x30) PWM Sync Channels Update Period Update Register */ + __O uint32_t PWM_IER2; /**< \brief (Pwm Offset: 0x34) PWM Interrupt Enable Register 2 */ + __O uint32_t PWM_IDR2; /**< \brief (Pwm Offset: 0x38) PWM Interrupt Disable Register 2 */ + __I uint32_t PWM_IMR2; /**< \brief (Pwm Offset: 0x3C) PWM Interrupt Mask Register 2 */ + __I uint32_t PWM_ISR2; /**< \brief (Pwm Offset: 0x40) PWM Interrupt Status Register 2 */ + __IO uint32_t PWM_OOV; /**< \brief (Pwm Offset: 0x44) PWM Output Override Value Register */ + __IO uint32_t PWM_OS; /**< \brief (Pwm Offset: 0x48) PWM Output Selection Register */ + __O uint32_t PWM_OSS; /**< \brief (Pwm Offset: 0x4C) PWM Output Selection Set Register */ + __O uint32_t PWM_OSC; /**< \brief (Pwm Offset: 0x50) PWM Output Selection Clear Register */ + __O uint32_t PWM_OSSUPD; /**< \brief (Pwm Offset: 0x54) PWM Output Selection Set Update Register */ + __O uint32_t PWM_OSCUPD; /**< \brief (Pwm Offset: 0x58) PWM Output Selection Clear Update Register */ + __IO uint32_t PWM_FMR; /**< \brief (Pwm Offset: 0x5C) PWM Fault Mode Register */ + __I uint32_t PWM_FSR; /**< \brief (Pwm Offset: 0x60) PWM Fault Status Register */ + __O uint32_t PWM_FCR; /**< \brief (Pwm Offset: 0x64) PWM Fault Clear Register */ + __IO uint32_t PWM_FPV; /**< \brief (Pwm Offset: 0x68) PWM Fault Protection Value Register */ + __IO uint32_t PWM_FPE; /**< \brief (Pwm Offset: 0x6C) PWM Fault Protection Enable Register */ + __I uint32_t Reserved2[3]; + __IO uint32_t PWM_ELMR[2]; /**< \brief (Pwm Offset: 0x7C) PWM Event Line 0 Mode Register */ + __I uint32_t Reserved3[11]; + __IO uint32_t PWM_SMMR; /**< \brief (Pwm Offset: 0xB0) PWM Stepper Motor Mode Register */ + __I uint32_t Reserved4[12]; + __O uint32_t PWM_WPCR; /**< \brief (Pwm Offset: 0xE4) PWM Write Protection Control Register */ + __I uint32_t PWM_WPSR; /**< \brief (Pwm Offset: 0xE8) PWM Write Protection Status Register */ + __I uint32_t Reserved5[7]; + __IO uint32_t PWM_TPR; /**< \brief (Pwm Offset: 0x108) Transmit Pointer Register */ + __IO uint32_t PWM_TCR; /**< \brief (Pwm Offset: 0x10C) Transmit Counter Register */ + __I uint32_t Reserved6[2]; + __IO uint32_t PWM_TNPR; /**< \brief (Pwm Offset: 0x118) Transmit Next Pointer Register */ + __IO uint32_t PWM_TNCR; /**< \brief (Pwm Offset: 0x11C) Transmit Next Counter Register */ + __O uint32_t PWM_PTCR; /**< \brief (Pwm Offset: 0x120) Transfer Control Register */ + __I uint32_t PWM_PTSR; /**< \brief (Pwm Offset: 0x124) Transfer Status Register */ + __I uint32_t Reserved7[2]; + PwmCmp PWM_CMP[PWMCMP_NUMBER]; /**< \brief (Pwm Offset: 0x130) 0 .. 7 */ + __I uint32_t Reserved8[20]; + PwmCh_num PWM_CH_NUM[PWMCH_NUM_NUMBER]; /**< \brief (Pwm Offset: 0x200) ch_num = 0 .. 3 */ +} Pwm; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- PWM_CLK : (PWM Offset: 0x00) PWM Clock Register -------- */ +#define PWM_CLK_DIVA_Pos 0 +#define PWM_CLK_DIVA_Msk (0xffu << PWM_CLK_DIVA_Pos) /**< \brief (PWM_CLK) CLKA, CLKB Divide Factor */ +#define PWM_CLK_DIVA(value) ((PWM_CLK_DIVA_Msk & ((value) << PWM_CLK_DIVA_Pos))) +#define PWM_CLK_PREA_Pos 8 +#define PWM_CLK_PREA_Msk (0xfu << PWM_CLK_PREA_Pos) /**< \brief (PWM_CLK) CLKA, CLKB Source Clock Selection */ +#define PWM_CLK_PREA(value) ((PWM_CLK_PREA_Msk & ((value) << PWM_CLK_PREA_Pos))) +#define PWM_CLK_DIVB_Pos 16 +#define PWM_CLK_DIVB_Msk (0xffu << PWM_CLK_DIVB_Pos) /**< \brief (PWM_CLK) CLKA, CLKB Divide Factor */ +#define PWM_CLK_DIVB(value) ((PWM_CLK_DIVB_Msk & ((value) << PWM_CLK_DIVB_Pos))) +#define PWM_CLK_PREB_Pos 24 +#define PWM_CLK_PREB_Msk (0xfu << PWM_CLK_PREB_Pos) /**< \brief (PWM_CLK) CLKA, CLKB Source Clock Selection */ +#define PWM_CLK_PREB(value) ((PWM_CLK_PREB_Msk & ((value) << PWM_CLK_PREB_Pos))) +/* -------- PWM_ENA : (PWM Offset: 0x04) PWM Enable Register -------- */ +#define PWM_ENA_CHID0 (0x1u << 0) /**< \brief (PWM_ENA) Channel ID */ +#define PWM_ENA_CHID1 (0x1u << 1) /**< \brief (PWM_ENA) Channel ID */ +#define PWM_ENA_CHID2 (0x1u << 2) /**< \brief (PWM_ENA) Channel ID */ +#define PWM_ENA_CHID3 (0x1u << 3) /**< \brief (PWM_ENA) Channel ID */ +/* -------- PWM_DIS : (PWM Offset: 0x08) PWM Disable Register -------- */ +#define PWM_DIS_CHID0 (0x1u << 0) /**< \brief (PWM_DIS) Channel ID */ +#define PWM_DIS_CHID1 (0x1u << 1) /**< \brief (PWM_DIS) Channel ID */ +#define PWM_DIS_CHID2 (0x1u << 2) /**< \brief (PWM_DIS) Channel ID */ +#define PWM_DIS_CHID3 (0x1u << 3) /**< \brief (PWM_DIS) Channel ID */ +/* -------- PWM_SR : (PWM Offset: 0x0C) PWM Status Register -------- */ +#define PWM_SR_CHID0 (0x1u << 0) /**< \brief (PWM_SR) Channel ID */ +#define PWM_SR_CHID1 (0x1u << 1) /**< \brief (PWM_SR) Channel ID */ +#define PWM_SR_CHID2 (0x1u << 2) /**< \brief (PWM_SR) Channel ID */ +#define PWM_SR_CHID3 (0x1u << 3) /**< \brief (PWM_SR) Channel ID */ +/* -------- PWM_IER1 : (PWM Offset: 0x10) PWM Interrupt Enable Register 1 -------- */ +#define PWM_IER1_CHID0 (0x1u << 0) /**< \brief (PWM_IER1) Counter Event on Channel 0 Interrupt Enable */ +#define PWM_IER1_CHID1 (0x1u << 1) /**< \brief (PWM_IER1) Counter Event on Channel 1 Interrupt Enable */ +#define PWM_IER1_CHID2 (0x1u << 2) /**< \brief (PWM_IER1) Counter Event on Channel 2 Interrupt Enable */ +#define PWM_IER1_CHID3 (0x1u << 3) /**< \brief (PWM_IER1) Counter Event on Channel 3 Interrupt Enable */ +#define PWM_IER1_FCHID0 (0x1u << 16) /**< \brief (PWM_IER1) Fault Protection Trigger on Channel 0 Interrupt Enable */ +#define PWM_IER1_FCHID1 (0x1u << 17) /**< \brief (PWM_IER1) Fault Protection Trigger on Channel 1 Interrupt Enable */ +#define PWM_IER1_FCHID2 (0x1u << 18) /**< \brief (PWM_IER1) Fault Protection Trigger on Channel 2 Interrupt Enable */ +#define PWM_IER1_FCHID3 (0x1u << 19) /**< \brief (PWM_IER1) Fault Protection Trigger on Channel 3 Interrupt Enable */ +/* -------- PWM_IDR1 : (PWM Offset: 0x14) PWM Interrupt Disable Register 1 -------- */ +#define PWM_IDR1_CHID0 (0x1u << 0) /**< \brief (PWM_IDR1) Counter Event on Channel 0 Interrupt Disable */ +#define PWM_IDR1_CHID1 (0x1u << 1) /**< \brief (PWM_IDR1) Counter Event on Channel 1 Interrupt Disable */ +#define PWM_IDR1_CHID2 (0x1u << 2) /**< \brief (PWM_IDR1) Counter Event on Channel 2 Interrupt Disable */ +#define PWM_IDR1_CHID3 (0x1u << 3) /**< \brief (PWM_IDR1) Counter Event on Channel 3 Interrupt Disable */ +#define PWM_IDR1_FCHID0 (0x1u << 16) /**< \brief (PWM_IDR1) Fault Protection Trigger on Channel 0 Interrupt Disable */ +#define PWM_IDR1_FCHID1 (0x1u << 17) /**< \brief (PWM_IDR1) Fault Protection Trigger on Channel 1 Interrupt Disable */ +#define PWM_IDR1_FCHID2 (0x1u << 18) /**< \brief (PWM_IDR1) Fault Protection Trigger on Channel 2 Interrupt Disable */ +#define PWM_IDR1_FCHID3 (0x1u << 19) /**< \brief (PWM_IDR1) Fault Protection Trigger on Channel 3 Interrupt Disable */ +/* -------- PWM_IMR1 : (PWM Offset: 0x18) PWM Interrupt Mask Register 1 -------- */ +#define PWM_IMR1_CHID0 (0x1u << 0) /**< \brief (PWM_IMR1) Counter Event on Channel 0 Interrupt Mask */ +#define PWM_IMR1_CHID1 (0x1u << 1) /**< \brief (PWM_IMR1) Counter Event on Channel 1 Interrupt Mask */ +#define PWM_IMR1_CHID2 (0x1u << 2) /**< \brief (PWM_IMR1) Counter Event on Channel 2 Interrupt Mask */ +#define PWM_IMR1_CHID3 (0x1u << 3) /**< \brief (PWM_IMR1) Counter Event on Channel 3 Interrupt Mask */ +#define PWM_IMR1_FCHID0 (0x1u << 16) /**< \brief (PWM_IMR1) Fault Protection Trigger on Channel 0 Interrupt Mask */ +#define PWM_IMR1_FCHID1 (0x1u << 17) /**< \brief (PWM_IMR1) Fault Protection Trigger on Channel 1 Interrupt Mask */ +#define PWM_IMR1_FCHID2 (0x1u << 18) /**< \brief (PWM_IMR1) Fault Protection Trigger on Channel 2 Interrupt Mask */ +#define PWM_IMR1_FCHID3 (0x1u << 19) /**< \brief (PWM_IMR1) Fault Protection Trigger on Channel 3 Interrupt Mask */ +/* -------- PWM_ISR1 : (PWM Offset: 0x1C) PWM Interrupt Status Register 1 -------- */ +#define PWM_ISR1_CHID0 (0x1u << 0) /**< \brief (PWM_ISR1) Counter Event on Channel 0 */ +#define PWM_ISR1_CHID1 (0x1u << 1) /**< \brief (PWM_ISR1) Counter Event on Channel 1 */ +#define PWM_ISR1_CHID2 (0x1u << 2) /**< \brief (PWM_ISR1) Counter Event on Channel 2 */ +#define PWM_ISR1_CHID3 (0x1u << 3) /**< \brief (PWM_ISR1) Counter Event on Channel 3 */ +#define PWM_ISR1_FCHID0 (0x1u << 16) /**< \brief (PWM_ISR1) Fault Protection Trigger on Channel 0 */ +#define PWM_ISR1_FCHID1 (0x1u << 17) /**< \brief (PWM_ISR1) Fault Protection Trigger on Channel 1 */ +#define PWM_ISR1_FCHID2 (0x1u << 18) /**< \brief (PWM_ISR1) Fault Protection Trigger on Channel 2 */ +#define PWM_ISR1_FCHID3 (0x1u << 19) /**< \brief (PWM_ISR1) Fault Protection Trigger on Channel 3 */ +/* -------- PWM_SCM : (PWM Offset: 0x20) PWM Sync Channels Mode Register -------- */ +#define PWM_SCM_SYNC0 (0x1u << 0) /**< \brief (PWM_SCM) Synchronous Channel 0 */ +#define PWM_SCM_SYNC1 (0x1u << 1) /**< \brief (PWM_SCM) Synchronous Channel 1 */ +#define PWM_SCM_SYNC2 (0x1u << 2) /**< \brief (PWM_SCM) Synchronous Channel 2 */ +#define PWM_SCM_SYNC3 (0x1u << 3) /**< \brief (PWM_SCM) Synchronous Channel 3 */ +#define PWM_SCM_UPDM_Pos 16 +#define PWM_SCM_UPDM_Msk (0x3u << PWM_SCM_UPDM_Pos) /**< \brief (PWM_SCM) Synchronous Channels Update Mode */ +#define PWM_SCM_UPDM_MODE0 (0x0u << 16) /**< \brief (PWM_SCM) Manual write of double buffer registers and manual update of synchronous channels */ +#define PWM_SCM_UPDM_MODE1 (0x1u << 16) /**< \brief (PWM_SCM) Manual write of double buffer registers and automatic update of synchronous channels */ +#define PWM_SCM_UPDM_MODE2 (0x2u << 16) /**< \brief (PWM_SCM) Automatic write of duty-cycle update registers by the PDC and automatic update of synchronous channels */ +#define PWM_SCM_PTRM (0x1u << 20) /**< \brief (PWM_SCM) PDC Transfer Request Mode */ +#define PWM_SCM_PTRCS_Pos 21 +#define PWM_SCM_PTRCS_Msk (0x7u << PWM_SCM_PTRCS_Pos) /**< \brief (PWM_SCM) PDC Transfer Request Comparison Selection */ +#define PWM_SCM_PTRCS(value) ((PWM_SCM_PTRCS_Msk & ((value) << PWM_SCM_PTRCS_Pos))) +/* -------- PWM_SCUC : (PWM Offset: 0x28) PWM Sync Channels Update Control Register -------- */ +#define PWM_SCUC_UPDULOCK (0x1u << 0) /**< \brief (PWM_SCUC) Synchronous Channels Update Unlock */ +/* -------- PWM_SCUP : (PWM Offset: 0x2C) PWM Sync Channels Update Period Register -------- */ +#define PWM_SCUP_UPR_Pos 0 +#define PWM_SCUP_UPR_Msk (0xfu << PWM_SCUP_UPR_Pos) /**< \brief (PWM_SCUP) Update Period */ +#define PWM_SCUP_UPR(value) ((PWM_SCUP_UPR_Msk & ((value) << PWM_SCUP_UPR_Pos))) +#define PWM_SCUP_UPRCNT_Pos 4 +#define PWM_SCUP_UPRCNT_Msk (0xfu << PWM_SCUP_UPRCNT_Pos) /**< \brief (PWM_SCUP) Update Period Counter */ +#define PWM_SCUP_UPRCNT(value) ((PWM_SCUP_UPRCNT_Msk & ((value) << PWM_SCUP_UPRCNT_Pos))) +/* -------- PWM_SCUPUPD : (PWM Offset: 0x30) PWM Sync Channels Update Period Update Register -------- */ +#define PWM_SCUPUPD_UPRUPD_Pos 0 +#define PWM_SCUPUPD_UPRUPD_Msk (0xfu << PWM_SCUPUPD_UPRUPD_Pos) /**< \brief (PWM_SCUPUPD) Update Period Update */ +#define PWM_SCUPUPD_UPRUPD(value) ((PWM_SCUPUPD_UPRUPD_Msk & ((value) << PWM_SCUPUPD_UPRUPD_Pos))) +/* -------- PWM_IER2 : (PWM Offset: 0x34) PWM Interrupt Enable Register 2 -------- */ +#define PWM_IER2_WRDY (0x1u << 0) /**< \brief (PWM_IER2) Write Ready for Synchronous Channels Update Interrupt Enable */ +#define PWM_IER2_ENDTX (0x1u << 1) /**< \brief (PWM_IER2) PDC End of TX Buffer Interrupt Enable */ +#define PWM_IER2_TXBUFE (0x1u << 2) /**< \brief (PWM_IER2) PDC TX Buffer Empty Interrupt Enable */ +#define PWM_IER2_UNRE (0x1u << 3) /**< \brief (PWM_IER2) Synchronous Channels Update Underrun Error Interrupt Enable */ +#define PWM_IER2_CMPM0 (0x1u << 8) /**< \brief (PWM_IER2) Comparison 0 Match Interrupt Enable */ +#define PWM_IER2_CMPM1 (0x1u << 9) /**< \brief (PWM_IER2) Comparison 1 Match Interrupt Enable */ +#define PWM_IER2_CMPM2 (0x1u << 10) /**< \brief (PWM_IER2) Comparison 2 Match Interrupt Enable */ +#define PWM_IER2_CMPM3 (0x1u << 11) /**< \brief (PWM_IER2) Comparison 3 Match Interrupt Enable */ +#define PWM_IER2_CMPM4 (0x1u << 12) /**< \brief (PWM_IER2) Comparison 4 Match Interrupt Enable */ +#define PWM_IER2_CMPM5 (0x1u << 13) /**< \brief (PWM_IER2) Comparison 5 Match Interrupt Enable */ +#define PWM_IER2_CMPM6 (0x1u << 14) /**< \brief (PWM_IER2) Comparison 6 Match Interrupt Enable */ +#define PWM_IER2_CMPM7 (0x1u << 15) /**< \brief (PWM_IER2) Comparison 7 Match Interrupt Enable */ +#define PWM_IER2_CMPU0 (0x1u << 16) /**< \brief (PWM_IER2) Comparison 0 Update Interrupt Enable */ +#define PWM_IER2_CMPU1 (0x1u << 17) /**< \brief (PWM_IER2) Comparison 1 Update Interrupt Enable */ +#define PWM_IER2_CMPU2 (0x1u << 18) /**< \brief (PWM_IER2) Comparison 2 Update Interrupt Enable */ +#define PWM_IER2_CMPU3 (0x1u << 19) /**< \brief (PWM_IER2) Comparison 3 Update Interrupt Enable */ +#define PWM_IER2_CMPU4 (0x1u << 20) /**< \brief (PWM_IER2) Comparison 4 Update Interrupt Enable */ +#define PWM_IER2_CMPU5 (0x1u << 21) /**< \brief (PWM_IER2) Comparison 5 Update Interrupt Enable */ +#define PWM_IER2_CMPU6 (0x1u << 22) /**< \brief (PWM_IER2) Comparison 6 Update Interrupt Enable */ +#define PWM_IER2_CMPU7 (0x1u << 23) /**< \brief (PWM_IER2) Comparison 7 Update Interrupt Enable */ +/* -------- PWM_IDR2 : (PWM Offset: 0x38) PWM Interrupt Disable Register 2 -------- */ +#define PWM_IDR2_WRDY (0x1u << 0) /**< \brief (PWM_IDR2) Write Ready for Synchronous Channels Update Interrupt Disable */ +#define PWM_IDR2_ENDTX (0x1u << 1) /**< \brief (PWM_IDR2) PDC End of TX Buffer Interrupt Disable */ +#define PWM_IDR2_TXBUFE (0x1u << 2) /**< \brief (PWM_IDR2) PDC TX Buffer Empty Interrupt Disable */ +#define PWM_IDR2_UNRE (0x1u << 3) /**< \brief (PWM_IDR2) Synchronous Channels Update Underrun Error Interrupt Disable */ +#define PWM_IDR2_CMPM0 (0x1u << 8) /**< \brief (PWM_IDR2) Comparison 0 Match Interrupt Disable */ +#define PWM_IDR2_CMPM1 (0x1u << 9) /**< \brief (PWM_IDR2) Comparison 1 Match Interrupt Disable */ +#define PWM_IDR2_CMPM2 (0x1u << 10) /**< \brief (PWM_IDR2) Comparison 2 Match Interrupt Disable */ +#define PWM_IDR2_CMPM3 (0x1u << 11) /**< \brief (PWM_IDR2) Comparison 3 Match Interrupt Disable */ +#define PWM_IDR2_CMPM4 (0x1u << 12) /**< \brief (PWM_IDR2) Comparison 4 Match Interrupt Disable */ +#define PWM_IDR2_CMPM5 (0x1u << 13) /**< \brief (PWM_IDR2) Comparison 5 Match Interrupt Disable */ +#define PWM_IDR2_CMPM6 (0x1u << 14) /**< \brief (PWM_IDR2) Comparison 6 Match Interrupt Disable */ +#define PWM_IDR2_CMPM7 (0x1u << 15) /**< \brief (PWM_IDR2) Comparison 7 Match Interrupt Disable */ +#define PWM_IDR2_CMPU0 (0x1u << 16) /**< \brief (PWM_IDR2) Comparison 0 Update Interrupt Disable */ +#define PWM_IDR2_CMPU1 (0x1u << 17) /**< \brief (PWM_IDR2) Comparison 1 Update Interrupt Disable */ +#define PWM_IDR2_CMPU2 (0x1u << 18) /**< \brief (PWM_IDR2) Comparison 2 Update Interrupt Disable */ +#define PWM_IDR2_CMPU3 (0x1u << 19) /**< \brief (PWM_IDR2) Comparison 3 Update Interrupt Disable */ +#define PWM_IDR2_CMPU4 (0x1u << 20) /**< \brief (PWM_IDR2) Comparison 4 Update Interrupt Disable */ +#define PWM_IDR2_CMPU5 (0x1u << 21) /**< \brief (PWM_IDR2) Comparison 5 Update Interrupt Disable */ +#define PWM_IDR2_CMPU6 (0x1u << 22) /**< \brief (PWM_IDR2) Comparison 6 Update Interrupt Disable */ +#define PWM_IDR2_CMPU7 (0x1u << 23) /**< \brief (PWM_IDR2) Comparison 7 Update Interrupt Disable */ +/* -------- PWM_IMR2 : (PWM Offset: 0x3C) PWM Interrupt Mask Register 2 -------- */ +#define PWM_IMR2_WRDY (0x1u << 0) /**< \brief (PWM_IMR2) Write Ready for Synchronous Channels Update Interrupt Mask */ +#define PWM_IMR2_ENDTX (0x1u << 1) /**< \brief (PWM_IMR2) PDC End of TX Buffer Interrupt Mask */ +#define PWM_IMR2_TXBUFE (0x1u << 2) /**< \brief (PWM_IMR2) PDC TX Buffer Empty Interrupt Mask */ +#define PWM_IMR2_UNRE (0x1u << 3) /**< \brief (PWM_IMR2) Synchronous Channels Update Underrun Error Interrupt Mask */ +#define PWM_IMR2_CMPM0 (0x1u << 8) /**< \brief (PWM_IMR2) Comparison 0 Match Interrupt Mask */ +#define PWM_IMR2_CMPM1 (0x1u << 9) /**< \brief (PWM_IMR2) Comparison 1 Match Interrupt Mask */ +#define PWM_IMR2_CMPM2 (0x1u << 10) /**< \brief (PWM_IMR2) Comparison 2 Match Interrupt Mask */ +#define PWM_IMR2_CMPM3 (0x1u << 11) /**< \brief (PWM_IMR2) Comparison 3 Match Interrupt Mask */ +#define PWM_IMR2_CMPM4 (0x1u << 12) /**< \brief (PWM_IMR2) Comparison 4 Match Interrupt Mask */ +#define PWM_IMR2_CMPM5 (0x1u << 13) /**< \brief (PWM_IMR2) Comparison 5 Match Interrupt Mask */ +#define PWM_IMR2_CMPM6 (0x1u << 14) /**< \brief (PWM_IMR2) Comparison 6 Match Interrupt Mask */ +#define PWM_IMR2_CMPM7 (0x1u << 15) /**< \brief (PWM_IMR2) Comparison 7 Match Interrupt Mask */ +#define PWM_IMR2_CMPU0 (0x1u << 16) /**< \brief (PWM_IMR2) Comparison 0 Update Interrupt Mask */ +#define PWM_IMR2_CMPU1 (0x1u << 17) /**< \brief (PWM_IMR2) Comparison 1 Update Interrupt Mask */ +#define PWM_IMR2_CMPU2 (0x1u << 18) /**< \brief (PWM_IMR2) Comparison 2 Update Interrupt Mask */ +#define PWM_IMR2_CMPU3 (0x1u << 19) /**< \brief (PWM_IMR2) Comparison 3 Update Interrupt Mask */ +#define PWM_IMR2_CMPU4 (0x1u << 20) /**< \brief (PWM_IMR2) Comparison 4 Update Interrupt Mask */ +#define PWM_IMR2_CMPU5 (0x1u << 21) /**< \brief (PWM_IMR2) Comparison 5 Update Interrupt Mask */ +#define PWM_IMR2_CMPU6 (0x1u << 22) /**< \brief (PWM_IMR2) Comparison 6 Update Interrupt Mask */ +#define PWM_IMR2_CMPU7 (0x1u << 23) /**< \brief (PWM_IMR2) Comparison 7 Update Interrupt Mask */ +/* -------- PWM_ISR2 : (PWM Offset: 0x40) PWM Interrupt Status Register 2 -------- */ +#define PWM_ISR2_WRDY (0x1u << 0) /**< \brief (PWM_ISR2) Write Ready for Synchronous Channels Update */ +#define PWM_ISR2_ENDTX (0x1u << 1) /**< \brief (PWM_ISR2) PDC End of TX Buffer */ +#define PWM_ISR2_TXBUFE (0x1u << 2) /**< \brief (PWM_ISR2) PDC TX Buffer Empty */ +#define PWM_ISR2_UNRE (0x1u << 3) /**< \brief (PWM_ISR2) Synchronous Channels Update Underrun Error */ +#define PWM_ISR2_CMPM0 (0x1u << 8) /**< \brief (PWM_ISR2) Comparison 0 Match */ +#define PWM_ISR2_CMPM1 (0x1u << 9) /**< \brief (PWM_ISR2) Comparison 1 Match */ +#define PWM_ISR2_CMPM2 (0x1u << 10) /**< \brief (PWM_ISR2) Comparison 2 Match */ +#define PWM_ISR2_CMPM3 (0x1u << 11) /**< \brief (PWM_ISR2) Comparison 3 Match */ +#define PWM_ISR2_CMPM4 (0x1u << 12) /**< \brief (PWM_ISR2) Comparison 4 Match */ +#define PWM_ISR2_CMPM5 (0x1u << 13) /**< \brief (PWM_ISR2) Comparison 5 Match */ +#define PWM_ISR2_CMPM6 (0x1u << 14) /**< \brief (PWM_ISR2) Comparison 6 Match */ +#define PWM_ISR2_CMPM7 (0x1u << 15) /**< \brief (PWM_ISR2) Comparison 7 Match */ +#define PWM_ISR2_CMPU0 (0x1u << 16) /**< \brief (PWM_ISR2) Comparison 0 Update */ +#define PWM_ISR2_CMPU1 (0x1u << 17) /**< \brief (PWM_ISR2) Comparison 1 Update */ +#define PWM_ISR2_CMPU2 (0x1u << 18) /**< \brief (PWM_ISR2) Comparison 2 Update */ +#define PWM_ISR2_CMPU3 (0x1u << 19) /**< \brief (PWM_ISR2) Comparison 3 Update */ +#define PWM_ISR2_CMPU4 (0x1u << 20) /**< \brief (PWM_ISR2) Comparison 4 Update */ +#define PWM_ISR2_CMPU5 (0x1u << 21) /**< \brief (PWM_ISR2) Comparison 5 Update */ +#define PWM_ISR2_CMPU6 (0x1u << 22) /**< \brief (PWM_ISR2) Comparison 6 Update */ +#define PWM_ISR2_CMPU7 (0x1u << 23) /**< \brief (PWM_ISR2) Comparison 7 Update */ +/* -------- PWM_OOV : (PWM Offset: 0x44) PWM Output Override Value Register -------- */ +#define PWM_OOV_OOVH0 (0x1u << 0) /**< \brief (PWM_OOV) Output Override Value for PWMH output of the channel 0 */ +#define PWM_OOV_OOVH1 (0x1u << 1) /**< \brief (PWM_OOV) Output Override Value for PWMH output of the channel 1 */ +#define PWM_OOV_OOVH2 (0x1u << 2) /**< \brief (PWM_OOV) Output Override Value for PWMH output of the channel 2 */ +#define PWM_OOV_OOVH3 (0x1u << 3) /**< \brief (PWM_OOV) Output Override Value for PWMH output of the channel 3 */ +#define PWM_OOV_OOVL0 (0x1u << 16) /**< \brief (PWM_OOV) Output Override Value for PWML output of the channel 0 */ +#define PWM_OOV_OOVL1 (0x1u << 17) /**< \brief (PWM_OOV) Output Override Value for PWML output of the channel 1 */ +#define PWM_OOV_OOVL2 (0x1u << 18) /**< \brief (PWM_OOV) Output Override Value for PWML output of the channel 2 */ +#define PWM_OOV_OOVL3 (0x1u << 19) /**< \brief (PWM_OOV) Output Override Value for PWML output of the channel 3 */ +/* -------- PWM_OS : (PWM Offset: 0x48) PWM Output Selection Register -------- */ +#define PWM_OS_OSH0 (0x1u << 0) /**< \brief (PWM_OS) Output Selection for PWMH output of the channel 0 */ +#define PWM_OS_OSH1 (0x1u << 1) /**< \brief (PWM_OS) Output Selection for PWMH output of the channel 1 */ +#define PWM_OS_OSH2 (0x1u << 2) /**< \brief (PWM_OS) Output Selection for PWMH output of the channel 2 */ +#define PWM_OS_OSH3 (0x1u << 3) /**< \brief (PWM_OS) Output Selection for PWMH output of the channel 3 */ +#define PWM_OS_OSL0 (0x1u << 16) /**< \brief (PWM_OS) Output Selection for PWML output of the channel 0 */ +#define PWM_OS_OSL1 (0x1u << 17) /**< \brief (PWM_OS) Output Selection for PWML output of the channel 1 */ +#define PWM_OS_OSL2 (0x1u << 18) /**< \brief (PWM_OS) Output Selection for PWML output of the channel 2 */ +#define PWM_OS_OSL3 (0x1u << 19) /**< \brief (PWM_OS) Output Selection for PWML output of the channel 3 */ +/* -------- PWM_OSS : (PWM Offset: 0x4C) PWM Output Selection Set Register -------- */ +#define PWM_OSS_OSSH0 (0x1u << 0) /**< \brief (PWM_OSS) Output Selection Set for PWMH output of the channel 0 */ +#define PWM_OSS_OSSH1 (0x1u << 1) /**< \brief (PWM_OSS) Output Selection Set for PWMH output of the channel 1 */ +#define PWM_OSS_OSSH2 (0x1u << 2) /**< \brief (PWM_OSS) Output Selection Set for PWMH output of the channel 2 */ +#define PWM_OSS_OSSH3 (0x1u << 3) /**< \brief (PWM_OSS) Output Selection Set for PWMH output of the channel 3 */ +#define PWM_OSS_OSSL0 (0x1u << 16) /**< \brief (PWM_OSS) Output Selection Set for PWML output of the channel 0 */ +#define PWM_OSS_OSSL1 (0x1u << 17) /**< \brief (PWM_OSS) Output Selection Set for PWML output of the channel 1 */ +#define PWM_OSS_OSSL2 (0x1u << 18) /**< \brief (PWM_OSS) Output Selection Set for PWML output of the channel 2 */ +#define PWM_OSS_OSSL3 (0x1u << 19) /**< \brief (PWM_OSS) Output Selection Set for PWML output of the channel 3 */ +/* -------- PWM_OSC : (PWM Offset: 0x50) PWM Output Selection Clear Register -------- */ +#define PWM_OSC_OSCH0 (0x1u << 0) /**< \brief (PWM_OSC) Output Selection Clear for PWMH output of the channel 0 */ +#define PWM_OSC_OSCH1 (0x1u << 1) /**< \brief (PWM_OSC) Output Selection Clear for PWMH output of the channel 1 */ +#define PWM_OSC_OSCH2 (0x1u << 2) /**< \brief (PWM_OSC) Output Selection Clear for PWMH output of the channel 2 */ +#define PWM_OSC_OSCH3 (0x1u << 3) /**< \brief (PWM_OSC) Output Selection Clear for PWMH output of the channel 3 */ +#define PWM_OSC_OSCL0 (0x1u << 16) /**< \brief (PWM_OSC) Output Selection Clear for PWML output of the channel 0 */ +#define PWM_OSC_OSCL1 (0x1u << 17) /**< \brief (PWM_OSC) Output Selection Clear for PWML output of the channel 1 */ +#define PWM_OSC_OSCL2 (0x1u << 18) /**< \brief (PWM_OSC) Output Selection Clear for PWML output of the channel 2 */ +#define PWM_OSC_OSCL3 (0x1u << 19) /**< \brief (PWM_OSC) Output Selection Clear for PWML output of the channel 3 */ +/* -------- PWM_OSSUPD : (PWM Offset: 0x54) PWM Output Selection Set Update Register -------- */ +#define PWM_OSSUPD_OSSUPH0 (0x1u << 0) /**< \brief (PWM_OSSUPD) Output Selection Set for PWMH output of the channel 0 */ +#define PWM_OSSUPD_OSSUPH1 (0x1u << 1) /**< \brief (PWM_OSSUPD) Output Selection Set for PWMH output of the channel 1 */ +#define PWM_OSSUPD_OSSUPH2 (0x1u << 2) /**< \brief (PWM_OSSUPD) Output Selection Set for PWMH output of the channel 2 */ +#define PWM_OSSUPD_OSSUPH3 (0x1u << 3) /**< \brief (PWM_OSSUPD) Output Selection Set for PWMH output of the channel 3 */ +#define PWM_OSSUPD_OSSUPL0 (0x1u << 16) /**< \brief (PWM_OSSUPD) Output Selection Set for PWML output of the channel 0 */ +#define PWM_OSSUPD_OSSUPL1 (0x1u << 17) /**< \brief (PWM_OSSUPD) Output Selection Set for PWML output of the channel 1 */ +#define PWM_OSSUPD_OSSUPL2 (0x1u << 18) /**< \brief (PWM_OSSUPD) Output Selection Set for PWML output of the channel 2 */ +#define PWM_OSSUPD_OSSUPL3 (0x1u << 19) /**< \brief (PWM_OSSUPD) Output Selection Set for PWML output of the channel 3 */ +/* -------- PWM_OSCUPD : (PWM Offset: 0x58) PWM Output Selection Clear Update Register -------- */ +#define PWM_OSCUPD_OSCUPH0 (0x1u << 0) /**< \brief (PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 0 */ +#define PWM_OSCUPD_OSCUPH1 (0x1u << 1) /**< \brief (PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 1 */ +#define PWM_OSCUPD_OSCUPH2 (0x1u << 2) /**< \brief (PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 2 */ +#define PWM_OSCUPD_OSCUPH3 (0x1u << 3) /**< \brief (PWM_OSCUPD) Output Selection Clear for PWMH output of the channel 3 */ +#define PWM_OSCUPD_OSCUPL0 (0x1u << 16) /**< \brief (PWM_OSCUPD) Output Selection Clear for PWML output of the channel 0 */ +#define PWM_OSCUPD_OSCUPL1 (0x1u << 17) /**< \brief (PWM_OSCUPD) Output Selection Clear for PWML output of the channel 1 */ +#define PWM_OSCUPD_OSCUPL2 (0x1u << 18) /**< \brief (PWM_OSCUPD) Output Selection Clear for PWML output of the channel 2 */ +#define PWM_OSCUPD_OSCUPL3 (0x1u << 19) /**< \brief (PWM_OSCUPD) Output Selection Clear for PWML output of the channel 3 */ +/* -------- PWM_FMR : (PWM Offset: 0x5C) PWM Fault Mode Register -------- */ +#define PWM_FMR_FPOL_Pos 0 +#define PWM_FMR_FPOL_Msk (0xffu << PWM_FMR_FPOL_Pos) /**< \brief (PWM_FMR) Fault Polarity */ +#define PWM_FMR_FPOL(value) ((PWM_FMR_FPOL_Msk & ((value) << PWM_FMR_FPOL_Pos))) +#define PWM_FMR_FMOD_Pos 8 +#define PWM_FMR_FMOD_Msk (0xffu << PWM_FMR_FMOD_Pos) /**< \brief (PWM_FMR) Fault Activation Mode */ +#define PWM_FMR_FMOD(value) ((PWM_FMR_FMOD_Msk & ((value) << PWM_FMR_FMOD_Pos))) +#define PWM_FMR_FFIL_Pos 16 +#define PWM_FMR_FFIL_Msk (0xffu << PWM_FMR_FFIL_Pos) /**< \brief (PWM_FMR) Fault Filtering */ +#define PWM_FMR_FFIL(value) ((PWM_FMR_FFIL_Msk & ((value) << PWM_FMR_FFIL_Pos))) +/* -------- PWM_FSR : (PWM Offset: 0x60) PWM Fault Status Register -------- */ +#define PWM_FSR_FIV_Pos 0 +#define PWM_FSR_FIV_Msk (0xffu << PWM_FSR_FIV_Pos) /**< \brief (PWM_FSR) Fault Input Value */ +#define PWM_FSR_FS_Pos 8 +#define PWM_FSR_FS_Msk (0xffu << PWM_FSR_FS_Pos) /**< \brief (PWM_FSR) Fault Status */ +/* -------- PWM_FCR : (PWM Offset: 0x64) PWM Fault Clear Register -------- */ +#define PWM_FCR_FCLR_Pos 0 +#define PWM_FCR_FCLR_Msk (0xffu << PWM_FCR_FCLR_Pos) /**< \brief (PWM_FCR) Fault Clear */ +#define PWM_FCR_FCLR(value) ((PWM_FCR_FCLR_Msk & ((value) << PWM_FCR_FCLR_Pos))) +/* -------- PWM_FPV : (PWM Offset: 0x68) PWM Fault Protection Value Register -------- */ +#define PWM_FPV_FPVH0 (0x1u << 0) /**< \brief (PWM_FPV) Fault Protection Value for PWMH output on channel 0 */ +#define PWM_FPV_FPVH1 (0x1u << 1) /**< \brief (PWM_FPV) Fault Protection Value for PWMH output on channel 1 */ +#define PWM_FPV_FPVH2 (0x1u << 2) /**< \brief (PWM_FPV) Fault Protection Value for PWMH output on channel 2 */ +#define PWM_FPV_FPVH3 (0x1u << 3) /**< \brief (PWM_FPV) Fault Protection Value for PWMH output on channel 3 */ +#define PWM_FPV_FPVL0 (0x1u << 16) /**< \brief (PWM_FPV) Fault Protection Value for PWML output on channel 0 */ +#define PWM_FPV_FPVL1 (0x1u << 17) /**< \brief (PWM_FPV) Fault Protection Value for PWML output on channel 1 */ +#define PWM_FPV_FPVL2 (0x1u << 18) /**< \brief (PWM_FPV) Fault Protection Value for PWML output on channel 2 */ +#define PWM_FPV_FPVL3 (0x1u << 19) /**< \brief (PWM_FPV) Fault Protection Value for PWML output on channel 3 */ +/* -------- PWM_FPE : (PWM Offset: 0x6C) PWM Fault Protection Enable Register -------- */ +#define PWM_FPE_FPE0_Pos 0 +#define PWM_FPE_FPE0_Msk (0xffu << PWM_FPE_FPE0_Pos) /**< \brief (PWM_FPE) Fault Protection Enable for channel 0 */ +#define PWM_FPE_FPE0(value) ((PWM_FPE_FPE0_Msk & ((value) << PWM_FPE_FPE0_Pos))) +#define PWM_FPE_FPE1_Pos 8 +#define PWM_FPE_FPE1_Msk (0xffu << PWM_FPE_FPE1_Pos) /**< \brief (PWM_FPE) Fault Protection Enable for channel 1 */ +#define PWM_FPE_FPE1(value) ((PWM_FPE_FPE1_Msk & ((value) << PWM_FPE_FPE1_Pos))) +#define PWM_FPE_FPE2_Pos 16 +#define PWM_FPE_FPE2_Msk (0xffu << PWM_FPE_FPE2_Pos) /**< \brief (PWM_FPE) Fault Protection Enable for channel 2 */ +#define PWM_FPE_FPE2(value) ((PWM_FPE_FPE2_Msk & ((value) << PWM_FPE_FPE2_Pos))) +#define PWM_FPE_FPE3_Pos 24 +#define PWM_FPE_FPE3_Msk (0xffu << PWM_FPE_FPE3_Pos) /**< \brief (PWM_FPE) Fault Protection Enable for channel 3 */ +#define PWM_FPE_FPE3(value) ((PWM_FPE_FPE3_Msk & ((value) << PWM_FPE_FPE3_Pos))) +/* -------- PWM_ELMR[2] : (PWM Offset: 0x7C) PWM Event Line 0 Mode Register -------- */ +#define PWM_ELMR_CSEL0 (0x1u << 0) /**< \brief (PWM_ELMR[2]) Comparison 0 Selection */ +#define PWM_ELMR_CSEL1 (0x1u << 1) /**< \brief (PWM_ELMR[2]) Comparison 1 Selection */ +#define PWM_ELMR_CSEL2 (0x1u << 2) /**< \brief (PWM_ELMR[2]) Comparison 2 Selection */ +#define PWM_ELMR_CSEL3 (0x1u << 3) /**< \brief (PWM_ELMR[2]) Comparison 3 Selection */ +#define PWM_ELMR_CSEL4 (0x1u << 4) /**< \brief (PWM_ELMR[2]) Comparison 4 Selection */ +#define PWM_ELMR_CSEL5 (0x1u << 5) /**< \brief (PWM_ELMR[2]) Comparison 5 Selection */ +#define PWM_ELMR_CSEL6 (0x1u << 6) /**< \brief (PWM_ELMR[2]) Comparison 6 Selection */ +#define PWM_ELMR_CSEL7 (0x1u << 7) /**< \brief (PWM_ELMR[2]) Comparison 7 Selection */ +/* -------- PWM_SMMR : (PWM Offset: 0xB0) PWM Stepper Motor Mode Register -------- */ +#define PWM_SMMR_GCEN0 (0x1u << 0) /**< \brief (PWM_SMMR) Gray Count ENable */ +#define PWM_SMMR_GCEN1 (0x1u << 1) /**< \brief (PWM_SMMR) Gray Count ENable */ +#define PWM_SMMR_DOWN0 (0x1u << 16) /**< \brief (PWM_SMMR) DOWN Count */ +#define PWM_SMMR_DOWN1 (0x1u << 17) /**< \brief (PWM_SMMR) DOWN Count */ +/* -------- PWM_WPCR : (PWM Offset: 0xE4) PWM Write Protection Control Register -------- */ +#define PWM_WPCR_WPCMD_Pos 0 +#define PWM_WPCR_WPCMD_Msk (0x3u << PWM_WPCR_WPCMD_Pos) /**< \brief (PWM_WPCR) Write Protect Command */ +#define PWM_WPCR_WPCMD_DISABLE_SW_PROT (0x0u << 0) /**< \brief (PWM_WPCR) Disable the Software Write Protect of the register groups of which the bit WPRGx is at '1'. */ +#define PWM_WPCR_WPCMD_ENABLE_SW_PROT (0x1u << 0) /**< \brief (PWM_WPCR) Enable the Software Write Protect of the register groups of which the bit WPRGx is at '1'. */ +#define PWM_WPCR_WPCMD_ENABLE_HW_PROT (0x2u << 0) /**< \brief (PWM_WPCR) Enable the Hardware Write Protect of the register groups of which the bit WPRGx is at '1'. Only a hardware reset of the PWM controller can disable the hardware write protect. Moreover, to meet security requirements, the PIO lines associated with PWM can not be configured through the PIO interface. */ +#define PWM_WPCR_WPRG0 (0x1u << 2) /**< \brief (PWM_WPCR) Write Protect Register Group 0 */ +#define PWM_WPCR_WPRG1 (0x1u << 3) /**< \brief (PWM_WPCR) Write Protect Register Group 1 */ +#define PWM_WPCR_WPRG2 (0x1u << 4) /**< \brief (PWM_WPCR) Write Protect Register Group 2 */ +#define PWM_WPCR_WPRG3 (0x1u << 5) /**< \brief (PWM_WPCR) Write Protect Register Group 3 */ +#define PWM_WPCR_WPRG4 (0x1u << 6) /**< \brief (PWM_WPCR) Write Protect Register Group 4 */ +#define PWM_WPCR_WPRG5 (0x1u << 7) /**< \brief (PWM_WPCR) Write Protect Register Group 5 */ +#define PWM_WPCR_WPKEY_Pos 8 +#define PWM_WPCR_WPKEY_Msk (0xffffffu << PWM_WPCR_WPKEY_Pos) /**< \brief (PWM_WPCR) Write Protect Key */ +#define PWM_WPCR_WPKEY_PASSWD (0x50574Du << 8) /**< \brief (PWM_WPCR) Writing any other value in this field aborts the write operation of the WPCMD field.Always reads as 0 */ +/* -------- PWM_WPSR : (PWM Offset: 0xE8) PWM Write Protection Status Register -------- */ +#define PWM_WPSR_WPSWS0 (0x1u << 0) /**< \brief (PWM_WPSR) Write Protect SW Status */ +#define PWM_WPSR_WPSWS1 (0x1u << 1) /**< \brief (PWM_WPSR) Write Protect SW Status */ +#define PWM_WPSR_WPSWS2 (0x1u << 2) /**< \brief (PWM_WPSR) Write Protect SW Status */ +#define PWM_WPSR_WPSWS3 (0x1u << 3) /**< \brief (PWM_WPSR) Write Protect SW Status */ +#define PWM_WPSR_WPSWS4 (0x1u << 4) /**< \brief (PWM_WPSR) Write Protect SW Status */ +#define PWM_WPSR_WPSWS5 (0x1u << 5) /**< \brief (PWM_WPSR) Write Protect SW Status */ +#define PWM_WPSR_WPVS (0x1u << 7) /**< \brief (PWM_WPSR) Write Protect Violation Status */ +#define PWM_WPSR_WPHWS0 (0x1u << 8) /**< \brief (PWM_WPSR) Write Protect HW Status */ +#define PWM_WPSR_WPHWS1 (0x1u << 9) /**< \brief (PWM_WPSR) Write Protect HW Status */ +#define PWM_WPSR_WPHWS2 (0x1u << 10) /**< \brief (PWM_WPSR) Write Protect HW Status */ +#define PWM_WPSR_WPHWS3 (0x1u << 11) /**< \brief (PWM_WPSR) Write Protect HW Status */ +#define PWM_WPSR_WPHWS4 (0x1u << 12) /**< \brief (PWM_WPSR) Write Protect HW Status */ +#define PWM_WPSR_WPHWS5 (0x1u << 13) /**< \brief (PWM_WPSR) Write Protect HW Status */ +#define PWM_WPSR_WPVSRC_Pos 16 +#define PWM_WPSR_WPVSRC_Msk (0xffffu << PWM_WPSR_WPVSRC_Pos) /**< \brief (PWM_WPSR) Write Protect Violation Source */ +/* -------- PWM_TPR : (PWM Offset: 0x108) Transmit Pointer Register -------- */ +#define PWM_TPR_TXPTR_Pos 0 +#define PWM_TPR_TXPTR_Msk (0xffffffffu << PWM_TPR_TXPTR_Pos) /**< \brief (PWM_TPR) Transmit Counter Register */ +#define PWM_TPR_TXPTR(value) ((PWM_TPR_TXPTR_Msk & ((value) << PWM_TPR_TXPTR_Pos))) +/* -------- PWM_TCR : (PWM Offset: 0x10C) Transmit Counter Register -------- */ +#define PWM_TCR_TXCTR_Pos 0 +#define PWM_TCR_TXCTR_Msk (0xffffu << PWM_TCR_TXCTR_Pos) /**< \brief (PWM_TCR) Transmit Counter Register */ +#define PWM_TCR_TXCTR(value) ((PWM_TCR_TXCTR_Msk & ((value) << PWM_TCR_TXCTR_Pos))) +/* -------- PWM_TNPR : (PWM Offset: 0x118) Transmit Next Pointer Register -------- */ +#define PWM_TNPR_TXNPTR_Pos 0 +#define PWM_TNPR_TXNPTR_Msk (0xffffffffu << PWM_TNPR_TXNPTR_Pos) /**< \brief (PWM_TNPR) Transmit Next Pointer */ +#define PWM_TNPR_TXNPTR(value) ((PWM_TNPR_TXNPTR_Msk & ((value) << PWM_TNPR_TXNPTR_Pos))) +/* -------- PWM_TNCR : (PWM Offset: 0x11C) Transmit Next Counter Register -------- */ +#define PWM_TNCR_TXNCTR_Pos 0 +#define PWM_TNCR_TXNCTR_Msk (0xffffu << PWM_TNCR_TXNCTR_Pos) /**< \brief (PWM_TNCR) Transmit Counter Next */ +#define PWM_TNCR_TXNCTR(value) ((PWM_TNCR_TXNCTR_Msk & ((value) << PWM_TNCR_TXNCTR_Pos))) +/* -------- PWM_PTCR : (PWM Offset: 0x120) Transfer Control Register -------- */ +#define PWM_PTCR_RXTEN (0x1u << 0) /**< \brief (PWM_PTCR) Receiver Transfer Enable */ +#define PWM_PTCR_RXTDIS (0x1u << 1) /**< \brief (PWM_PTCR) Receiver Transfer Disable */ +#define PWM_PTCR_TXTEN (0x1u << 8) /**< \brief (PWM_PTCR) Transmitter Transfer Enable */ +#define PWM_PTCR_TXTDIS (0x1u << 9) /**< \brief (PWM_PTCR) Transmitter Transfer Disable */ +/* -------- PWM_PTSR : (PWM Offset: 0x124) Transfer Status Register -------- */ +#define PWM_PTSR_RXTEN (0x1u << 0) /**< \brief (PWM_PTSR) Receiver Transfer Enable */ +#define PWM_PTSR_TXTEN (0x1u << 8) /**< \brief (PWM_PTSR) Transmitter Transfer Enable */ +/* -------- PWM_CMPV : (PWM Offset: N/A) PWM Comparison 0 Value Register -------- */ +#define PWM_CMPV_CV_Pos 0 +#define PWM_CMPV_CV_Msk (0xffffffu << PWM_CMPV_CV_Pos) /**< \brief (PWM_CMPV) Comparison x Value */ +#define PWM_CMPV_CV(value) ((PWM_CMPV_CV_Msk & ((value) << PWM_CMPV_CV_Pos))) +#define PWM_CMPV_CVM (0x1u << 24) /**< \brief (PWM_CMPV) Comparison x Value Mode */ +/* -------- PWM_CMPVUPD : (PWM Offset: N/A) PWM Comparison 0 Value Update Register -------- */ +#define PWM_CMPVUPD_CVUPD_Pos 0 +#define PWM_CMPVUPD_CVUPD_Msk (0xffffffu << PWM_CMPVUPD_CVUPD_Pos) /**< \brief (PWM_CMPVUPD) Comparison x Value Update */ +#define PWM_CMPVUPD_CVUPD(value) ((PWM_CMPVUPD_CVUPD_Msk & ((value) << PWM_CMPVUPD_CVUPD_Pos))) +#define PWM_CMPVUPD_CVMUPD (0x1u << 24) /**< \brief (PWM_CMPVUPD) Comparison x Value Mode Update */ +/* -------- PWM_CMPM : (PWM Offset: N/A) PWM Comparison 0 Mode Register -------- */ +#define PWM_CMPM_CEN (0x1u << 0) /**< \brief (PWM_CMPM) Comparison x Enable */ +#define PWM_CMPM_CTR_Pos 4 +#define PWM_CMPM_CTR_Msk (0xfu << PWM_CMPM_CTR_Pos) /**< \brief (PWM_CMPM) Comparison x Trigger */ +#define PWM_CMPM_CTR(value) ((PWM_CMPM_CTR_Msk & ((value) << PWM_CMPM_CTR_Pos))) +#define PWM_CMPM_CPR_Pos 8 +#define PWM_CMPM_CPR_Msk (0xfu << PWM_CMPM_CPR_Pos) /**< \brief (PWM_CMPM) Comparison x Period */ +#define PWM_CMPM_CPR(value) ((PWM_CMPM_CPR_Msk & ((value) << PWM_CMPM_CPR_Pos))) +#define PWM_CMPM_CPRCNT_Pos 12 +#define PWM_CMPM_CPRCNT_Msk (0xfu << PWM_CMPM_CPRCNT_Pos) /**< \brief (PWM_CMPM) Comparison x Period Counter */ +#define PWM_CMPM_CPRCNT(value) ((PWM_CMPM_CPRCNT_Msk & ((value) << PWM_CMPM_CPRCNT_Pos))) +#define PWM_CMPM_CUPR_Pos 16 +#define PWM_CMPM_CUPR_Msk (0xfu << PWM_CMPM_CUPR_Pos) /**< \brief (PWM_CMPM) Comparison x Update Period */ +#define PWM_CMPM_CUPR(value) ((PWM_CMPM_CUPR_Msk & ((value) << PWM_CMPM_CUPR_Pos))) +#define PWM_CMPM_CUPRCNT_Pos 20 +#define PWM_CMPM_CUPRCNT_Msk (0xfu << PWM_CMPM_CUPRCNT_Pos) /**< \brief (PWM_CMPM) Comparison x Update Period Counter */ +#define PWM_CMPM_CUPRCNT(value) ((PWM_CMPM_CUPRCNT_Msk & ((value) << PWM_CMPM_CUPRCNT_Pos))) +/* -------- PWM_CMPMUPD : (PWM Offset: N/A) PWM Comparison 0 Mode Update Register -------- */ +#define PWM_CMPMUPD_CENUPD (0x1u << 0) /**< \brief (PWM_CMPMUPD) Comparison x Enable Update */ +#define PWM_CMPMUPD_CTRUPD_Pos 4 +#define PWM_CMPMUPD_CTRUPD_Msk (0xfu << PWM_CMPMUPD_CTRUPD_Pos) /**< \brief (PWM_CMPMUPD) Comparison x Trigger Update */ +#define PWM_CMPMUPD_CTRUPD(value) ((PWM_CMPMUPD_CTRUPD_Msk & ((value) << PWM_CMPMUPD_CTRUPD_Pos))) +#define PWM_CMPMUPD_CPRUPD_Pos 8 +#define PWM_CMPMUPD_CPRUPD_Msk (0xfu << PWM_CMPMUPD_CPRUPD_Pos) /**< \brief (PWM_CMPMUPD) Comparison x Period Update */ +#define PWM_CMPMUPD_CPRUPD(value) ((PWM_CMPMUPD_CPRUPD_Msk & ((value) << PWM_CMPMUPD_CPRUPD_Pos))) +#define PWM_CMPMUPD_CUPRUPD_Pos 16 +#define PWM_CMPMUPD_CUPRUPD_Msk (0xfu << PWM_CMPMUPD_CUPRUPD_Pos) /**< \brief (PWM_CMPMUPD) Comparison x Update Period Update */ +#define PWM_CMPMUPD_CUPRUPD(value) ((PWM_CMPMUPD_CUPRUPD_Msk & ((value) << PWM_CMPMUPD_CUPRUPD_Pos))) +/* -------- PWM_CMR : (PWM Offset: N/A) PWM Channel Mode Register -------- */ +#define PWM_CMR_CPRE_Pos 0 +#define PWM_CMR_CPRE_Msk (0xfu << PWM_CMR_CPRE_Pos) /**< \brief (PWM_CMR) Channel Pre-scaler */ +#define PWM_CMR_CPRE_MCK (0x0u << 0) /**< \brief (PWM_CMR) Master clock */ +#define PWM_CMR_CPRE_MCK_DIV_2 (0x1u << 0) /**< \brief (PWM_CMR) Master clock/2 */ +#define PWM_CMR_CPRE_MCK_DIV_4 (0x2u << 0) /**< \brief (PWM_CMR) Master clock/4 */ +#define PWM_CMR_CPRE_MCK_DIV_8 (0x3u << 0) /**< \brief (PWM_CMR) Master clock/8 */ +#define PWM_CMR_CPRE_MCK_DIV_16 (0x4u << 0) /**< \brief (PWM_CMR) Master clock/16 */ +#define PWM_CMR_CPRE_MCK_DIV_32 (0x5u << 0) /**< \brief (PWM_CMR) Master clock/32 */ +#define PWM_CMR_CPRE_MCK_DIV_64 (0x6u << 0) /**< \brief (PWM_CMR) Master clock/64 */ +#define PWM_CMR_CPRE_MCK_DIV_128 (0x7u << 0) /**< \brief (PWM_CMR) Master clock/128 */ +#define PWM_CMR_CPRE_MCK_DIV_256 (0x8u << 0) /**< \brief (PWM_CMR) Master clock/256 */ +#define PWM_CMR_CPRE_MCK_DIV_512 (0x9u << 0) /**< \brief (PWM_CMR) Master clock/512 */ +#define PWM_CMR_CPRE_MCK_DIV_1024 (0xAu << 0) /**< \brief (PWM_CMR) Master clock/1024 */ +#define PWM_CMR_CPRE_CLKA (0xBu << 0) /**< \brief (PWM_CMR) Clock A */ +#define PWM_CMR_CPRE_CLKB (0xCu << 0) /**< \brief (PWM_CMR) Clock B */ +#define PWM_CMR_CALG (0x1u << 8) /**< \brief (PWM_CMR) Channel Alignment */ +#define PWM_CMR_CPOL (0x1u << 9) /**< \brief (PWM_CMR) Channel Polarity */ +#define PWM_CMR_CES (0x1u << 10) /**< \brief (PWM_CMR) Counter Event Selection */ +#define PWM_CMR_DTE (0x1u << 16) /**< \brief (PWM_CMR) Dead-Time Generator Enable */ +#define PWM_CMR_DTHI (0x1u << 17) /**< \brief (PWM_CMR) Dead-Time PWMHx Output Inverted */ +#define PWM_CMR_DTLI (0x1u << 18) /**< \brief (PWM_CMR) Dead-Time PWMLx Output Inverted */ +/* -------- PWM_CDTY : (PWM Offset: N/A) PWM Channel Duty Cycle Register -------- */ +#define PWM_CDTY_CDTY_Pos 0 +#define PWM_CDTY_CDTY_Msk (0xffffffu << PWM_CDTY_CDTY_Pos) /**< \brief (PWM_CDTY) Channel Duty-Cycle */ +#define PWM_CDTY_CDTY(value) ((PWM_CDTY_CDTY_Msk & ((value) << PWM_CDTY_CDTY_Pos))) +/* -------- PWM_CDTYUPD : (PWM Offset: N/A) PWM Channel Duty Cycle Update Register -------- */ +#define PWM_CDTYUPD_CDTYUPD_Pos 0 +#define PWM_CDTYUPD_CDTYUPD_Msk (0xffffffu << PWM_CDTYUPD_CDTYUPD_Pos) /**< \brief (PWM_CDTYUPD) Channel Duty-Cycle Update */ +#define PWM_CDTYUPD_CDTYUPD(value) ((PWM_CDTYUPD_CDTYUPD_Msk & ((value) << PWM_CDTYUPD_CDTYUPD_Pos))) +/* -------- PWM_CPRD : (PWM Offset: N/A) PWM Channel Period Register -------- */ +#define PWM_CPRD_CPRD_Pos 0 +#define PWM_CPRD_CPRD_Msk (0xffffffu << PWM_CPRD_CPRD_Pos) /**< \brief (PWM_CPRD) Channel Period */ +#define PWM_CPRD_CPRD(value) ((PWM_CPRD_CPRD_Msk & ((value) << PWM_CPRD_CPRD_Pos))) +/* -------- PWM_CPRDUPD : (PWM Offset: N/A) PWM Channel Period Update Register -------- */ +#define PWM_CPRDUPD_CPRDUPD_Pos 0 +#define PWM_CPRDUPD_CPRDUPD_Msk (0xffffffu << PWM_CPRDUPD_CPRDUPD_Pos) /**< \brief (PWM_CPRDUPD) Channel Period Update */ +#define PWM_CPRDUPD_CPRDUPD(value) ((PWM_CPRDUPD_CPRDUPD_Msk & ((value) << PWM_CPRDUPD_CPRDUPD_Pos))) +/* -------- PWM_CCNT : (PWM Offset: N/A) PWM Channel Counter Register -------- */ +#define PWM_CCNT_CNT_Pos 0 +#define PWM_CCNT_CNT_Msk (0xffffffu << PWM_CCNT_CNT_Pos) /**< \brief (PWM_CCNT) Channel Counter Register */ +/* -------- PWM_DT : (PWM Offset: N/A) PWM Channel Dead Time Register -------- */ +#define PWM_DT_DTH_Pos 0 +#define PWM_DT_DTH_Msk (0xffffu << PWM_DT_DTH_Pos) /**< \brief (PWM_DT) Dead-Time Value for PWMHx Output */ +#define PWM_DT_DTH(value) ((PWM_DT_DTH_Msk & ((value) << PWM_DT_DTH_Pos))) +#define PWM_DT_DTL_Pos 16 +#define PWM_DT_DTL_Msk (0xffffu << PWM_DT_DTL_Pos) /**< \brief (PWM_DT) Dead-Time Value for PWMLx Output */ +#define PWM_DT_DTL(value) ((PWM_DT_DTL_Msk & ((value) << PWM_DT_DTL_Pos))) +/* -------- PWM_DTUPD : (PWM Offset: N/A) PWM Channel Dead Time Update Register -------- */ +#define PWM_DTUPD_DTHUPD_Pos 0 +#define PWM_DTUPD_DTHUPD_Msk (0xffffu << PWM_DTUPD_DTHUPD_Pos) /**< \brief (PWM_DTUPD) Dead-Time Value Update for PWMHx Output */ +#define PWM_DTUPD_DTHUPD(value) ((PWM_DTUPD_DTHUPD_Msk & ((value) << PWM_DTUPD_DTHUPD_Pos))) +#define PWM_DTUPD_DTLUPD_Pos 16 +#define PWM_DTUPD_DTLUPD_Msk (0xffffu << PWM_DTUPD_DTLUPD_Pos) /**< \brief (PWM_DTUPD) Dead-Time Value Update for PWMLx Output */ +#define PWM_DTUPD_DTLUPD(value) ((PWM_DTUPD_DTLUPD_Msk & ((value) << PWM_DTUPD_DTLUPD_Pos))) + +/*@}*/ + + +#endif /* _SAM4S_PWM_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rstc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rstc.h new file mode 100644 index 0000000..b66dfab --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rstc.h @@ -0,0 +1,83 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_RSTC_COMPONENT_ +#define _SAM4S_RSTC_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Reset Controller */ +/* ============================================================================= */ +/** \addtogroup SAM4S_RSTC Reset Controller */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Rstc hardware registers */ +typedef struct { + __O uint32_t RSTC_CR; /**< \brief (Rstc Offset: 0x00) Control Register */ + __I uint32_t RSTC_SR; /**< \brief (Rstc Offset: 0x04) Status Register */ + __IO uint32_t RSTC_MR; /**< \brief (Rstc Offset: 0x08) Mode Register */ +} Rstc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- RSTC_CR : (RSTC Offset: 0x00) Control Register -------- */ +#define RSTC_CR_PROCRST (0x1u << 0) /**< \brief (RSTC_CR) Processor Reset */ +#define RSTC_CR_PERRST (0x1u << 2) /**< \brief (RSTC_CR) Peripheral Reset */ +#define RSTC_CR_EXTRST (0x1u << 3) /**< \brief (RSTC_CR) External Reset */ +#define RSTC_CR_KEY_Pos 24 +#define RSTC_CR_KEY_Msk (0xffu << RSTC_CR_KEY_Pos) /**< \brief (RSTC_CR) System Reset Key */ +#define RSTC_CR_KEY_PASSWD (0xA5u << 24) /**< \brief (RSTC_CR) Writing any other value in this field aborts the write operation. */ +/* -------- RSTC_SR : (RSTC Offset: 0x04) Status Register -------- */ +#define RSTC_SR_URSTS (0x1u << 0) /**< \brief (RSTC_SR) User Reset Status */ +#define RSTC_SR_RSTTYP_Pos 8 +#define RSTC_SR_RSTTYP_Msk (0x7u << RSTC_SR_RSTTYP_Pos) /**< \brief (RSTC_SR) Reset Type */ +#define RSTC_SR_RSTTYP_GeneralReset (0x0u << 8) /**< \brief (RSTC_SR) First power-up Reset */ +#define RSTC_SR_RSTTYP_BackupReset (0x1u << 8) /**< \brief (RSTC_SR) Return from Backup Mode */ +#define RSTC_SR_RSTTYP_WatchdogReset (0x2u << 8) /**< \brief (RSTC_SR) Watchdog fault occurred */ +#define RSTC_SR_RSTTYP_SoftwareReset (0x3u << 8) /**< \brief (RSTC_SR) Processor reset required by the software */ +#define RSTC_SR_RSTTYP_UserReset (0x4u << 8) /**< \brief (RSTC_SR) NRST pin detected low */ +#define RSTC_SR_NRSTL (0x1u << 16) /**< \brief (RSTC_SR) NRST Pin Level */ +#define RSTC_SR_SRCMP (0x1u << 17) /**< \brief (RSTC_SR) Software Reset Command in Progress */ +/* -------- RSTC_MR : (RSTC Offset: 0x08) Mode Register -------- */ +#define RSTC_MR_URSTEN (0x1u << 0) /**< \brief (RSTC_MR) User Reset Enable */ +#define RSTC_MR_URSTIEN (0x1u << 4) /**< \brief (RSTC_MR) User Reset Interrupt Enable */ +#define RSTC_MR_ERSTL_Pos 8 +#define RSTC_MR_ERSTL_Msk (0xfu << RSTC_MR_ERSTL_Pos) /**< \brief (RSTC_MR) External Reset Length */ +#define RSTC_MR_ERSTL(value) ((RSTC_MR_ERSTL_Msk & ((value) << RSTC_MR_ERSTL_Pos))) +#define RSTC_MR_KEY_Pos 24 +#define RSTC_MR_KEY_Msk (0xffu << RSTC_MR_KEY_Pos) /**< \brief (RSTC_MR) Write Access Password */ +#define RSTC_MR_KEY_PASSWD (0xA5u << 24) /**< \brief (RSTC_MR) Writing any other value in this field aborts the write operation.Always reads as 0. */ + +/*@}*/ + + +#endif /* _SAM4S_RSTC_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rtc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rtc.h new file mode 100644 index 0000000..8a221e0 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rtc.h @@ -0,0 +1,224 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_RTC_COMPONENT_ +#define _SAM4S_RTC_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Real-time Clock */ +/* ============================================================================= */ +/** \addtogroup SAM4S_RTC Real-time Clock */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Rtc hardware registers */ +typedef struct { + __IO uint32_t RTC_CR; /**< \brief (Rtc Offset: 0x00) Control Register */ + __IO uint32_t RTC_MR; /**< \brief (Rtc Offset: 0x04) Mode Register */ + __IO uint32_t RTC_TIMR; /**< \brief (Rtc Offset: 0x08) Time Register */ + __IO uint32_t RTC_CALR; /**< \brief (Rtc Offset: 0x0C) Calendar Register */ + __IO uint32_t RTC_TIMALR; /**< \brief (Rtc Offset: 0x10) Time Alarm Register */ + __IO uint32_t RTC_CALALR; /**< \brief (Rtc Offset: 0x14) Calendar Alarm Register */ + __I uint32_t RTC_SR; /**< \brief (Rtc Offset: 0x18) Status Register */ + __O uint32_t RTC_SCCR; /**< \brief (Rtc Offset: 0x1C) Status Clear Command Register */ + __O uint32_t RTC_IER; /**< \brief (Rtc Offset: 0x20) Interrupt Enable Register */ + __O uint32_t RTC_IDR; /**< \brief (Rtc Offset: 0x24) Interrupt Disable Register */ + __I uint32_t RTC_IMR; /**< \brief (Rtc Offset: 0x28) Interrupt Mask Register */ + __I uint32_t RTC_VER; /**< \brief (Rtc Offset: 0x2C) Valid Entry Register */ +} Rtc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- RTC_CR : (RTC Offset: 0x00) Control Register -------- */ +#define RTC_CR_UPDTIM (0x1u << 0) /**< \brief (RTC_CR) Update Request Time Register */ +#define RTC_CR_UPDCAL (0x1u << 1) /**< \brief (RTC_CR) Update Request Calendar Register */ +#define RTC_CR_TIMEVSEL_Pos 8 +#define RTC_CR_TIMEVSEL_Msk (0x3u << RTC_CR_TIMEVSEL_Pos) /**< \brief (RTC_CR) Time Event Selection */ +#define RTC_CR_TIMEVSEL_MINUTE (0x0u << 8) /**< \brief (RTC_CR) Minute change */ +#define RTC_CR_TIMEVSEL_HOUR (0x1u << 8) /**< \brief (RTC_CR) Hour change */ +#define RTC_CR_TIMEVSEL_MIDNIGHT (0x2u << 8) /**< \brief (RTC_CR) Every day at midnight */ +#define RTC_CR_TIMEVSEL_NOON (0x3u << 8) /**< \brief (RTC_CR) Every day at noon */ +#define RTC_CR_CALEVSEL_Pos 16 +#define RTC_CR_CALEVSEL_Msk (0x3u << RTC_CR_CALEVSEL_Pos) /**< \brief (RTC_CR) Calendar Event Selection */ +#define RTC_CR_CALEVSEL_WEEK (0x0u << 16) /**< \brief (RTC_CR) Week change (every Monday at time 00:00:00) */ +#define RTC_CR_CALEVSEL_MONTH (0x1u << 16) /**< \brief (RTC_CR) Month change (every 01 of each month at time 00:00:00) */ +#define RTC_CR_CALEVSEL_YEAR (0x2u << 16) /**< \brief (RTC_CR) Year change (every January 1 at time 00:00:00) */ +/* -------- RTC_MR : (RTC Offset: 0x04) Mode Register -------- */ +#define RTC_MR_HRMOD (0x1u << 0) /**< \brief (RTC_MR) 12-/24-hour Mode */ +#define RTC_MR_PERSIAN (0x1u << 1) /**< \brief (RTC_MR) PERSIAN Calendar */ +#define RTC_MR_NEGPPM (0x1u << 4) /**< \brief (RTC_MR) NEGative PPM Correction */ +#define RTC_MR_CORRECTION_Pos 8 +#define RTC_MR_CORRECTION_Msk (0x7fu << RTC_MR_CORRECTION_Pos) /**< \brief (RTC_MR) Slow Clock Correction */ +#define RTC_MR_CORRECTION(value) ((RTC_MR_CORRECTION_Msk & ((value) << RTC_MR_CORRECTION_Pos))) +#define RTC_MR_HIGHPPM (0x1u << 15) /**< \brief (RTC_MR) HIGH PPM Correction */ +#define RTC_MR_OUT0_Pos 16 +#define RTC_MR_OUT0_Msk (0x7u << RTC_MR_OUT0_Pos) /**< \brief (RTC_MR) RTCOUT0 OutputSource Selection */ +#define RTC_MR_OUT0_NO_WAVE (0x0u << 16) /**< \brief (RTC_MR) no waveform, stuck at '0' */ +#define RTC_MR_OUT0_FREQ1HZ (0x1u << 16) /**< \brief (RTC_MR) 1 Hz square wave */ +#define RTC_MR_OUT0_FREQ32HZ (0x2u << 16) /**< \brief (RTC_MR) 32 Hz square wave */ +#define RTC_MR_OUT0_FREQ64HZ (0x3u << 16) /**< \brief (RTC_MR) 64 Hz square wave */ +#define RTC_MR_OUT0_FREQ512HZ (0x4u << 16) /**< \brief (RTC_MR) 512 Hz square wave */ +#define RTC_MR_OUT0_ALARM_TOGGLE (0x5u << 16) /**< \brief (RTC_MR) output toggles when alarm flag rises */ +#define RTC_MR_OUT0_ALARM_FLAG (0x6u << 16) /**< \brief (RTC_MR) output is a copy of the alarm flag */ +#define RTC_MR_OUT0_PROG_PULSE (0x7u << 16) /**< \brief (RTC_MR) duty cycle programmable pulse */ +#define RTC_MR_OUT1_Pos 20 +#define RTC_MR_OUT1_Msk (0x7u << RTC_MR_OUT1_Pos) /**< \brief (RTC_MR) RTCOUT1 Output Source Selection */ +#define RTC_MR_OUT1_NO_WAVE (0x0u << 20) /**< \brief (RTC_MR) no waveform, stuck at '0' */ +#define RTC_MR_OUT1_FREQ1HZ (0x1u << 20) /**< \brief (RTC_MR) 1 Hz square wave */ +#define RTC_MR_OUT1_FREQ32HZ (0x2u << 20) /**< \brief (RTC_MR) 32 Hz square wave */ +#define RTC_MR_OUT1_FREQ64HZ (0x3u << 20) /**< \brief (RTC_MR) 64 Hz square wave */ +#define RTC_MR_OUT1_FREQ512HZ (0x4u << 20) /**< \brief (RTC_MR) 512 Hz square wave */ +#define RTC_MR_OUT1_ALARM_TOGGLE (0x5u << 20) /**< \brief (RTC_MR) output toggles when alarm flag rises */ +#define RTC_MR_OUT1_ALARM_FLAG (0x6u << 20) /**< \brief (RTC_MR) output is a copy of the alarm flag */ +#define RTC_MR_OUT1_PROG_PULSE (0x7u << 20) /**< \brief (RTC_MR) duty cycle programmable pulse */ +#define RTC_MR_THIGH_Pos 24 +#define RTC_MR_THIGH_Msk (0x7u << RTC_MR_THIGH_Pos) /**< \brief (RTC_MR) High Duration of the Output Pulse */ +#define RTC_MR_THIGH_H_31MS (0x0u << 24) /**< \brief (RTC_MR) 31.2 ms */ +#define RTC_MR_THIGH_H_16MS (0x1u << 24) /**< \brief (RTC_MR) 15.6 ms */ +#define RTC_MR_THIGH_H_4MS (0x2u << 24) /**< \brief (RTC_MR) 3.91 ms */ +#define RTC_MR_THIGH_H_976US (0x3u << 24) /**< \brief (RTC_MR) 976 us */ +#define RTC_MR_THIGH_H_488US (0x4u << 24) /**< \brief (RTC_MR) 488 us */ +#define RTC_MR_THIGH_H_122US (0x5u << 24) /**< \brief (RTC_MR) 122 us */ +#define RTC_MR_THIGH_H_30US (0x6u << 24) /**< \brief (RTC_MR) 30.5 us */ +#define RTC_MR_THIGH_H_15US (0x7u << 24) /**< \brief (RTC_MR) 15.2 us */ +#define RTC_MR_TPERIOD_Pos 28 +#define RTC_MR_TPERIOD_Msk (0x3u << RTC_MR_TPERIOD_Pos) /**< \brief (RTC_MR) Period of the Output Pulse */ +#define RTC_MR_TPERIOD_P_1S (0x0u << 28) /**< \brief (RTC_MR) 1 second */ +#define RTC_MR_TPERIOD_P_500MS (0x1u << 28) /**< \brief (RTC_MR) 500 ms */ +#define RTC_MR_TPERIOD_P_250MS (0x2u << 28) /**< \brief (RTC_MR) 250 ms */ +#define RTC_MR_TPERIOD_P_125MS (0x3u << 28) /**< \brief (RTC_MR) 125 ms */ +/* -------- RTC_TIMR : (RTC Offset: 0x08) Time Register -------- */ +#define RTC_TIMR_SEC_Pos 0 +#define RTC_TIMR_SEC_Msk (0x7fu << RTC_TIMR_SEC_Pos) /**< \brief (RTC_TIMR) Current Second */ +#define RTC_TIMR_SEC(value) ((RTC_TIMR_SEC_Msk & ((value) << RTC_TIMR_SEC_Pos))) +#define RTC_TIMR_MIN_Pos 8 +#define RTC_TIMR_MIN_Msk (0x7fu << RTC_TIMR_MIN_Pos) /**< \brief (RTC_TIMR) Current Minute */ +#define RTC_TIMR_MIN(value) ((RTC_TIMR_MIN_Msk & ((value) << RTC_TIMR_MIN_Pos))) +#define RTC_TIMR_HOUR_Pos 16 +#define RTC_TIMR_HOUR_Msk (0x3fu << RTC_TIMR_HOUR_Pos) /**< \brief (RTC_TIMR) Current Hour */ +#define RTC_TIMR_HOUR(value) ((RTC_TIMR_HOUR_Msk & ((value) << RTC_TIMR_HOUR_Pos))) +#define RTC_TIMR_AMPM (0x1u << 22) /**< \brief (RTC_TIMR) Ante Meridiem Post Meridiem Indicator */ +/* -------- RTC_CALR : (RTC Offset: 0x0C) Calendar Register -------- */ +#define RTC_CALR_CENT_Pos 0 +#define RTC_CALR_CENT_Msk (0x7fu << RTC_CALR_CENT_Pos) /**< \brief (RTC_CALR) Current Century */ +#define RTC_CALR_CENT(value) ((RTC_CALR_CENT_Msk & ((value) << RTC_CALR_CENT_Pos))) +#define RTC_CALR_YEAR_Pos 8 +#define RTC_CALR_YEAR_Msk (0xffu << RTC_CALR_YEAR_Pos) /**< \brief (RTC_CALR) Current Year */ +#define RTC_CALR_YEAR(value) ((RTC_CALR_YEAR_Msk & ((value) << RTC_CALR_YEAR_Pos))) +#define RTC_CALR_MONTH_Pos 16 +#define RTC_CALR_MONTH_Msk (0x1fu << RTC_CALR_MONTH_Pos) /**< \brief (RTC_CALR) Current Month */ +#define RTC_CALR_MONTH(value) ((RTC_CALR_MONTH_Msk & ((value) << RTC_CALR_MONTH_Pos))) +#define RTC_CALR_DAY_Pos 21 +#define RTC_CALR_DAY_Msk (0x7u << RTC_CALR_DAY_Pos) /**< \brief (RTC_CALR) Current Day in Current Week */ +#define RTC_CALR_DAY(value) ((RTC_CALR_DAY_Msk & ((value) << RTC_CALR_DAY_Pos))) +#define RTC_CALR_DATE_Pos 24 +#define RTC_CALR_DATE_Msk (0x3fu << RTC_CALR_DATE_Pos) /**< \brief (RTC_CALR) Current Day in Current Month */ +#define RTC_CALR_DATE(value) ((RTC_CALR_DATE_Msk & ((value) << RTC_CALR_DATE_Pos))) +/* -------- RTC_TIMALR : (RTC Offset: 0x10) Time Alarm Register -------- */ +#define RTC_TIMALR_SEC_Pos 0 +#define RTC_TIMALR_SEC_Msk (0x7fu << RTC_TIMALR_SEC_Pos) /**< \brief (RTC_TIMALR) Second Alarm */ +#define RTC_TIMALR_SEC(value) ((RTC_TIMALR_SEC_Msk & ((value) << RTC_TIMALR_SEC_Pos))) +#define RTC_TIMALR_SECEN (0x1u << 7) /**< \brief (RTC_TIMALR) Second Alarm Enable */ +#define RTC_TIMALR_MIN_Pos 8 +#define RTC_TIMALR_MIN_Msk (0x7fu << RTC_TIMALR_MIN_Pos) /**< \brief (RTC_TIMALR) Minute Alarm */ +#define RTC_TIMALR_MIN(value) ((RTC_TIMALR_MIN_Msk & ((value) << RTC_TIMALR_MIN_Pos))) +#define RTC_TIMALR_MINEN (0x1u << 15) /**< \brief (RTC_TIMALR) Minute Alarm Enable */ +#define RTC_TIMALR_HOUR_Pos 16 +#define RTC_TIMALR_HOUR_Msk (0x3fu << RTC_TIMALR_HOUR_Pos) /**< \brief (RTC_TIMALR) Hour Alarm */ +#define RTC_TIMALR_HOUR(value) ((RTC_TIMALR_HOUR_Msk & ((value) << RTC_TIMALR_HOUR_Pos))) +#define RTC_TIMALR_AMPM (0x1u << 22) /**< \brief (RTC_TIMALR) AM/PM Indicator */ +#define RTC_TIMALR_HOUREN (0x1u << 23) /**< \brief (RTC_TIMALR) Hour Alarm Enable */ +/* -------- RTC_CALALR : (RTC Offset: 0x14) Calendar Alarm Register -------- */ +#define RTC_CALALR_MONTH_Pos 16 +#define RTC_CALALR_MONTH_Msk (0x1fu << RTC_CALALR_MONTH_Pos) /**< \brief (RTC_CALALR) Month Alarm */ +#define RTC_CALALR_MONTH(value) ((RTC_CALALR_MONTH_Msk & ((value) << RTC_CALALR_MONTH_Pos))) +#define RTC_CALALR_MTHEN (0x1u << 23) /**< \brief (RTC_CALALR) Month Alarm Enable */ +#define RTC_CALALR_DATE_Pos 24 +#define RTC_CALALR_DATE_Msk (0x3fu << RTC_CALALR_DATE_Pos) /**< \brief (RTC_CALALR) Date Alarm */ +#define RTC_CALALR_DATE(value) ((RTC_CALALR_DATE_Msk & ((value) << RTC_CALALR_DATE_Pos))) +#define RTC_CALALR_DATEEN (0x1u << 31) /**< \brief (RTC_CALALR) Date Alarm Enable */ +/* -------- RTC_SR : (RTC Offset: 0x18) Status Register -------- */ +#define RTC_SR_ACKUPD (0x1u << 0) /**< \brief (RTC_SR) Acknowledge for Update */ +#define RTC_SR_ACKUPD_FREERUN (0x0u << 0) /**< \brief (RTC_SR) Time and calendar registers cannot be updated. */ +#define RTC_SR_ACKUPD_UPDATE (0x1u << 0) /**< \brief (RTC_SR) Time and calendar registers can be updated. */ +#define RTC_SR_ALARM (0x1u << 1) /**< \brief (RTC_SR) Alarm Flag */ +#define RTC_SR_ALARM_NO_ALARMEVENT (0x0u << 1) /**< \brief (RTC_SR) No alarm matching condition occurred. */ +#define RTC_SR_ALARM_ALARMEVENT (0x1u << 1) /**< \brief (RTC_SR) An alarm matching condition has occurred. */ +#define RTC_SR_SEC (0x1u << 2) /**< \brief (RTC_SR) Second Event */ +#define RTC_SR_SEC_NO_SECEVENT (0x0u << 2) /**< \brief (RTC_SR) No second event has occurred since the last clear. */ +#define RTC_SR_SEC_SECEVENT (0x1u << 2) /**< \brief (RTC_SR) At least one second event has occurred since the last clear. */ +#define RTC_SR_TIMEV (0x1u << 3) /**< \brief (RTC_SR) Time Event */ +#define RTC_SR_TIMEV_NO_TIMEVENT (0x0u << 3) /**< \brief (RTC_SR) No time event has occurred since the last clear. */ +#define RTC_SR_TIMEV_TIMEVENT (0x1u << 3) /**< \brief (RTC_SR) At least one time event has occurred since the last clear. */ +#define RTC_SR_CALEV (0x1u << 4) /**< \brief (RTC_SR) Calendar Event */ +#define RTC_SR_CALEV_NO_CALEVENT (0x0u << 4) /**< \brief (RTC_SR) No calendar event has occurred since the last clear. */ +#define RTC_SR_CALEV_CALEVENT (0x1u << 4) /**< \brief (RTC_SR) At least one calendar event has occurred since the last clear. */ +#define RTC_SR_TDERR (0x1u << 5) /**< \brief (RTC_SR) Time and/or Date Free Running Error */ +#define RTC_SR_TDERR_CORRECT (0x0u << 5) /**< \brief (RTC_SR) The internal free running counters are carrying valid values since the last read of RTC_SR. */ +#define RTC_SR_TDERR_ERR_TIMEDATE (0x1u << 5) /**< \brief (RTC_SR) The internal free running counters have been corrupted (invalid date or time, non-BCD values) since the last read and/or they are still invalid. */ +/* -------- RTC_SCCR : (RTC Offset: 0x1C) Status Clear Command Register -------- */ +#define RTC_SCCR_ACKCLR (0x1u << 0) /**< \brief (RTC_SCCR) Acknowledge Clear */ +#define RTC_SCCR_ALRCLR (0x1u << 1) /**< \brief (RTC_SCCR) Alarm Clear */ +#define RTC_SCCR_SECCLR (0x1u << 2) /**< \brief (RTC_SCCR) Second Clear */ +#define RTC_SCCR_TIMCLR (0x1u << 3) /**< \brief (RTC_SCCR) Time Clear */ +#define RTC_SCCR_CALCLR (0x1u << 4) /**< \brief (RTC_SCCR) Calendar Clear */ +#define RTC_SCCR_TDERRCLR (0x1u << 5) /**< \brief (RTC_SCCR) Time and/or Date Free Running Error Clear */ +/* -------- RTC_IER : (RTC Offset: 0x20) Interrupt Enable Register -------- */ +#define RTC_IER_ACKEN (0x1u << 0) /**< \brief (RTC_IER) Acknowledge Update Interrupt Enable */ +#define RTC_IER_ALREN (0x1u << 1) /**< \brief (RTC_IER) Alarm Interrupt Enable */ +#define RTC_IER_SECEN (0x1u << 2) /**< \brief (RTC_IER) Second Event Interrupt Enable */ +#define RTC_IER_TIMEN (0x1u << 3) /**< \brief (RTC_IER) Time Event Interrupt Enable */ +#define RTC_IER_CALEN (0x1u << 4) /**< \brief (RTC_IER) Calendar Event Interrupt Enable */ +#define RTC_IER_TDERREN (0x1u << 5) /**< \brief (RTC_IER) Time and/or Date Error Interrupt Enable */ +/* -------- RTC_IDR : (RTC Offset: 0x24) Interrupt Disable Register -------- */ +#define RTC_IDR_ACKDIS (0x1u << 0) /**< \brief (RTC_IDR) Acknowledge Update Interrupt Disable */ +#define RTC_IDR_ALRDIS (0x1u << 1) /**< \brief (RTC_IDR) Alarm Interrupt Disable */ +#define RTC_IDR_SECDIS (0x1u << 2) /**< \brief (RTC_IDR) Second Event Interrupt Disable */ +#define RTC_IDR_TIMDIS (0x1u << 3) /**< \brief (RTC_IDR) Time Event Interrupt Disable */ +#define RTC_IDR_CALDIS (0x1u << 4) /**< \brief (RTC_IDR) Calendar Event Interrupt Disable */ +#define RTC_IDR_TDERRDIS (0x1u << 5) /**< \brief (RTC_IDR) Time and/or Date Error Interrupt Disable */ +/* -------- RTC_IMR : (RTC Offset: 0x28) Interrupt Mask Register -------- */ +#define RTC_IMR_ACK (0x1u << 0) /**< \brief (RTC_IMR) Acknowledge Update Interrupt Mask */ +#define RTC_IMR_ALR (0x1u << 1) /**< \brief (RTC_IMR) Alarm Interrupt Mask */ +#define RTC_IMR_SEC (0x1u << 2) /**< \brief (RTC_IMR) Second Event Interrupt Mask */ +#define RTC_IMR_TIM (0x1u << 3) /**< \brief (RTC_IMR) Time Event Interrupt Mask */ +#define RTC_IMR_CAL (0x1u << 4) /**< \brief (RTC_IMR) Calendar Event Interrupt Mask */ +/* -------- RTC_VER : (RTC Offset: 0x2C) Valid Entry Register -------- */ +#define RTC_VER_NVTIM (0x1u << 0) /**< \brief (RTC_VER) Non-valid Time */ +#define RTC_VER_NVCAL (0x1u << 1) /**< \brief (RTC_VER) Non-valid Calendar */ +#define RTC_VER_NVTIMALR (0x1u << 2) /**< \brief (RTC_VER) Non-valid Time Alarm */ +#define RTC_VER_NVCALALR (0x1u << 3) /**< \brief (RTC_VER) Non-valid Calendar Alarm */ + +/*@}*/ + + +#endif /* _SAM4S_RTC_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rtt.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rtt.h new file mode 100644 index 0000000..2892c26 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_rtt.h @@ -0,0 +1,76 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_RTT_COMPONENT_ +#define _SAM4S_RTT_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Real-time Timer */ +/* ============================================================================= */ +/** \addtogroup SAM4S_RTT Real-time Timer */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Rtt hardware registers */ +typedef struct { + __IO uint32_t RTT_MR; /**< \brief (Rtt Offset: 0x00) Mode Register */ + __IO uint32_t RTT_AR; /**< \brief (Rtt Offset: 0x04) Alarm Register */ + __I uint32_t RTT_VR; /**< \brief (Rtt Offset: 0x08) Value Register */ + __I uint32_t RTT_SR; /**< \brief (Rtt Offset: 0x0C) Status Register */ +} Rtt; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- RTT_MR : (RTT Offset: 0x00) Mode Register -------- */ +#define RTT_MR_RTPRES_Pos 0 +#define RTT_MR_RTPRES_Msk (0xffffu << RTT_MR_RTPRES_Pos) /**< \brief (RTT_MR) Real-time Timer Prescaler Value */ +#define RTT_MR_RTPRES(value) ((RTT_MR_RTPRES_Msk & ((value) << RTT_MR_RTPRES_Pos))) +#define RTT_MR_ALMIEN (0x1u << 16) /**< \brief (RTT_MR) Alarm Interrupt Enable */ +#define RTT_MR_RTTINCIEN (0x1u << 17) /**< \brief (RTT_MR) Real-time Timer Increment Interrupt Enable */ +#define RTT_MR_RTTRST (0x1u << 18) /**< \brief (RTT_MR) Real-time Timer Restart */ +#define RTT_MR_RTTDIS (0x1u << 20) /**< \brief (RTT_MR) Real-time Timer Disable */ +#define RTT_MR_RTC1HZ (0x1u << 24) /**< \brief (RTT_MR) Real-Time Clock 1Hz Clock Selection */ +/* -------- RTT_AR : (RTT Offset: 0x04) Alarm Register -------- */ +#define RTT_AR_ALMV_Pos 0 +#define RTT_AR_ALMV_Msk (0xffffffffu << RTT_AR_ALMV_Pos) /**< \brief (RTT_AR) Alarm Value */ +#define RTT_AR_ALMV(value) ((RTT_AR_ALMV_Msk & ((value) << RTT_AR_ALMV_Pos))) +/* -------- RTT_VR : (RTT Offset: 0x08) Value Register -------- */ +#define RTT_VR_CRTV_Pos 0 +#define RTT_VR_CRTV_Msk (0xffffffffu << RTT_VR_CRTV_Pos) /**< \brief (RTT_VR) Current Real-time Value */ +/* -------- RTT_SR : (RTT Offset: 0x0C) Status Register -------- */ +#define RTT_SR_ALMS (0x1u << 0) /**< \brief (RTT_SR) Real-time Alarm Status */ +#define RTT_SR_RTTINC (0x1u << 1) /**< \brief (RTT_SR) Real-time Timer Increment */ + +/*@}*/ + + +#endif /* _SAM4S_RTT_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_smc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_smc.h new file mode 100644 index 0000000..bb5620f --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_smc.h @@ -0,0 +1,144 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_SMC_COMPONENT_ +#define _SAM4S_SMC_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Static Memory Controller */ +/* ============================================================================= */ +/** \addtogroup SAM4S_SMC Static Memory Controller */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief SmcCs_number hardware registers */ +typedef struct { + __IO uint32_t SMC_SETUP; /**< \brief (SmcCs_number Offset: 0x0) SMC Setup Register */ + __IO uint32_t SMC_PULSE; /**< \brief (SmcCs_number Offset: 0x4) SMC Pulse Register */ + __IO uint32_t SMC_CYCLE; /**< \brief (SmcCs_number Offset: 0x8) SMC Cycle Register */ + __IO uint32_t SMC_MODE; /**< \brief (SmcCs_number Offset: 0xC) SMC Mode Register */ +} SmcCs_number; +/** \brief Smc hardware registers */ +#define SMCCS_NUMBER_NUMBER 4 +typedef struct { + SmcCs_number SMC_CS_NUMBER[SMCCS_NUMBER_NUMBER]; /**< \brief (Smc Offset: 0x0) CS_number = 0 .. 3 */ + __I uint32_t Reserved1[16]; + __IO uint32_t SMC_OCMS; /**< \brief (Smc Offset: 0x80) SMC OCMS MODE Register */ + __O uint32_t SMC_KEY1; /**< \brief (Smc Offset: 0x84) SMC OCMS KEY1 Register */ + __O uint32_t SMC_KEY2; /**< \brief (Smc Offset: 0x88) SMC OCMS KEY2 Register */ + __I uint32_t Reserved2[22]; + __IO uint32_t SMC_WPMR; /**< \brief (Smc Offset: 0xE4) SMC Write Protect Mode Register */ + __I uint32_t SMC_WPSR; /**< \brief (Smc Offset: 0xE8) SMC Write Protect Status Register */ +} Smc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- SMC_SETUP : (SMC Offset: N/A) SMC Setup Register -------- */ +#define SMC_SETUP_NWE_SETUP_Pos 0 +#define SMC_SETUP_NWE_SETUP_Msk (0x3fu << SMC_SETUP_NWE_SETUP_Pos) /**< \brief (SMC_SETUP) NWE Setup Length */ +#define SMC_SETUP_NWE_SETUP(value) ((SMC_SETUP_NWE_SETUP_Msk & ((value) << SMC_SETUP_NWE_SETUP_Pos))) +#define SMC_SETUP_NCS_WR_SETUP_Pos 8 +#define SMC_SETUP_NCS_WR_SETUP_Msk (0x3fu << SMC_SETUP_NCS_WR_SETUP_Pos) /**< \brief (SMC_SETUP) NCS Setup Length in WRITE Access */ +#define SMC_SETUP_NCS_WR_SETUP(value) ((SMC_SETUP_NCS_WR_SETUP_Msk & ((value) << SMC_SETUP_NCS_WR_SETUP_Pos))) +#define SMC_SETUP_NRD_SETUP_Pos 16 +#define SMC_SETUP_NRD_SETUP_Msk (0x3fu << SMC_SETUP_NRD_SETUP_Pos) /**< \brief (SMC_SETUP) NRD Setup Length */ +#define SMC_SETUP_NRD_SETUP(value) ((SMC_SETUP_NRD_SETUP_Msk & ((value) << SMC_SETUP_NRD_SETUP_Pos))) +#define SMC_SETUP_NCS_RD_SETUP_Pos 24 +#define SMC_SETUP_NCS_RD_SETUP_Msk (0x3fu << SMC_SETUP_NCS_RD_SETUP_Pos) /**< \brief (SMC_SETUP) NCS Setup Length in READ Access */ +#define SMC_SETUP_NCS_RD_SETUP(value) ((SMC_SETUP_NCS_RD_SETUP_Msk & ((value) << SMC_SETUP_NCS_RD_SETUP_Pos))) +/* -------- SMC_PULSE : (SMC Offset: N/A) SMC Pulse Register -------- */ +#define SMC_PULSE_NWE_PULSE_Pos 0 +#define SMC_PULSE_NWE_PULSE_Msk (0x7fu << SMC_PULSE_NWE_PULSE_Pos) /**< \brief (SMC_PULSE) NWE Pulse Length */ +#define SMC_PULSE_NWE_PULSE(value) ((SMC_PULSE_NWE_PULSE_Msk & ((value) << SMC_PULSE_NWE_PULSE_Pos))) +#define SMC_PULSE_NCS_WR_PULSE_Pos 8 +#define SMC_PULSE_NCS_WR_PULSE_Msk (0x7fu << SMC_PULSE_NCS_WR_PULSE_Pos) /**< \brief (SMC_PULSE) NCS Pulse Length in WRITE Access */ +#define SMC_PULSE_NCS_WR_PULSE(value) ((SMC_PULSE_NCS_WR_PULSE_Msk & ((value) << SMC_PULSE_NCS_WR_PULSE_Pos))) +#define SMC_PULSE_NRD_PULSE_Pos 16 +#define SMC_PULSE_NRD_PULSE_Msk (0x7fu << SMC_PULSE_NRD_PULSE_Pos) /**< \brief (SMC_PULSE) NRD Pulse Length */ +#define SMC_PULSE_NRD_PULSE(value) ((SMC_PULSE_NRD_PULSE_Msk & ((value) << SMC_PULSE_NRD_PULSE_Pos))) +#define SMC_PULSE_NCS_RD_PULSE_Pos 24 +#define SMC_PULSE_NCS_RD_PULSE_Msk (0x7fu << SMC_PULSE_NCS_RD_PULSE_Pos) /**< \brief (SMC_PULSE) NCS Pulse Length in READ Access */ +#define SMC_PULSE_NCS_RD_PULSE(value) ((SMC_PULSE_NCS_RD_PULSE_Msk & ((value) << SMC_PULSE_NCS_RD_PULSE_Pos))) +/* -------- SMC_CYCLE : (SMC Offset: N/A) SMC Cycle Register -------- */ +#define SMC_CYCLE_NWE_CYCLE_Pos 0 +#define SMC_CYCLE_NWE_CYCLE_Msk (0x1ffu << SMC_CYCLE_NWE_CYCLE_Pos) /**< \brief (SMC_CYCLE) Total Write Cycle Length */ +#define SMC_CYCLE_NWE_CYCLE(value) ((SMC_CYCLE_NWE_CYCLE_Msk & ((value) << SMC_CYCLE_NWE_CYCLE_Pos))) +#define SMC_CYCLE_NRD_CYCLE_Pos 16 +#define SMC_CYCLE_NRD_CYCLE_Msk (0x1ffu << SMC_CYCLE_NRD_CYCLE_Pos) /**< \brief (SMC_CYCLE) Total Read Cycle Length */ +#define SMC_CYCLE_NRD_CYCLE(value) ((SMC_CYCLE_NRD_CYCLE_Msk & ((value) << SMC_CYCLE_NRD_CYCLE_Pos))) +/* -------- SMC_MODE : (SMC Offset: N/A) SMC Mode Register -------- */ +#define SMC_MODE_READ_MODE (0x1u << 0) /**< \brief (SMC_MODE) */ +#define SMC_MODE_WRITE_MODE (0x1u << 1) /**< \brief (SMC_MODE) */ +#define SMC_MODE_EXNW_MODE_Pos 4 +#define SMC_MODE_EXNW_MODE_Msk (0x3u << SMC_MODE_EXNW_MODE_Pos) /**< \brief (SMC_MODE) NWAIT Mode */ +#define SMC_MODE_EXNW_MODE_DISABLED (0x0u << 4) /**< \brief (SMC_MODE) Disabled */ +#define SMC_MODE_EXNW_MODE_FROZEN (0x2u << 4) /**< \brief (SMC_MODE) Frozen Mode */ +#define SMC_MODE_EXNW_MODE_READY (0x3u << 4) /**< \brief (SMC_MODE) Ready Mode */ +#define SMC_MODE_TDF_CYCLES_Pos 16 +#define SMC_MODE_TDF_CYCLES_Msk (0xfu << SMC_MODE_TDF_CYCLES_Pos) /**< \brief (SMC_MODE) Data Float Time */ +#define SMC_MODE_TDF_CYCLES(value) ((SMC_MODE_TDF_CYCLES_Msk & ((value) << SMC_MODE_TDF_CYCLES_Pos))) +#define SMC_MODE_TDF_MODE (0x1u << 20) /**< \brief (SMC_MODE) TDF Optimization */ +#define SMC_MODE_PMEN (0x1u << 24) /**< \brief (SMC_MODE) Page Mode Enabled */ +#define SMC_MODE_PS_Pos 28 +#define SMC_MODE_PS_Msk (0x3u << SMC_MODE_PS_Pos) /**< \brief (SMC_MODE) Page Size */ +#define SMC_MODE_PS_4_BYTE (0x0u << 28) /**< \brief (SMC_MODE) 4-byte page */ +#define SMC_MODE_PS_8_BYTE (0x1u << 28) /**< \brief (SMC_MODE) 8-byte page */ +#define SMC_MODE_PS_16_BYTE (0x2u << 28) /**< \brief (SMC_MODE) 16-byte page */ +#define SMC_MODE_PS_32_BYTE (0x3u << 28) /**< \brief (SMC_MODE) 32-byte page */ +/* -------- SMC_OCMS : (SMC Offset: 0x80) SMC OCMS MODE Register -------- */ +#define SMC_OCMS_SMSE (0x1u << 0) /**< \brief (SMC_OCMS) Static Memory Controller Scrambling Enable */ +#define SMC_OCMS_CS0SE (0x1u << 16) /**< \brief (SMC_OCMS) Chip Select (x = 0 to 3) Scrambling Enable */ +#define SMC_OCMS_CS1SE (0x1u << 17) /**< \brief (SMC_OCMS) Chip Select (x = 0 to 3) Scrambling Enable */ +#define SMC_OCMS_CS2SE (0x1u << 18) /**< \brief (SMC_OCMS) Chip Select (x = 0 to 3) Scrambling Enable */ +#define SMC_OCMS_CS3SE (0x1u << 19) /**< \brief (SMC_OCMS) Chip Select (x = 0 to 3) Scrambling Enable */ +/* -------- SMC_KEY1 : (SMC Offset: 0x84) SMC OCMS KEY1 Register -------- */ +#define SMC_KEY1_KEY1_Pos 0 +#define SMC_KEY1_KEY1_Msk (0xffffffffu << SMC_KEY1_KEY1_Pos) /**< \brief (SMC_KEY1) Off Chip Memory Scrambling (OCMS) Key Part 1 */ +#define SMC_KEY1_KEY1(value) ((SMC_KEY1_KEY1_Msk & ((value) << SMC_KEY1_KEY1_Pos))) +/* -------- SMC_KEY2 : (SMC Offset: 0x88) SMC OCMS KEY2 Register -------- */ +#define SMC_KEY2_KEY2_Pos 0 +#define SMC_KEY2_KEY2_Msk (0xffffffffu << SMC_KEY2_KEY2_Pos) /**< \brief (SMC_KEY2) Off Chip Memory Scrambling (OCMS) Key Part 2 */ +#define SMC_KEY2_KEY2(value) ((SMC_KEY2_KEY2_Msk & ((value) << SMC_KEY2_KEY2_Pos))) +/* -------- SMC_WPMR : (SMC Offset: 0xE4) SMC Write Protect Mode Register -------- */ +#define SMC_WPMR_WPEN (0x1u << 0) /**< \brief (SMC_WPMR) Write Protect Enable */ +#define SMC_WPMR_WPKEY_Pos 8 +#define SMC_WPMR_WPKEY_Msk (0xffffffu << SMC_WPMR_WPKEY_Pos) /**< \brief (SMC_WPMR) Write Protect KEY */ +#define SMC_WPMR_WPKEY(value) ((SMC_WPMR_WPKEY_Msk & ((value) << SMC_WPMR_WPKEY_Pos))) +/* -------- SMC_WPSR : (SMC Offset: 0xE8) SMC Write Protect Status Register -------- */ +#define SMC_WPSR_WPVS (0x1u << 0) /**< \brief (SMC_WPSR) Write Protect Enable */ +#define SMC_WPSR_WPVSRC_Pos 8 +#define SMC_WPSR_WPVSRC_Msk (0xffffu << SMC_WPSR_WPVSRC_Pos) /**< \brief (SMC_WPSR) Write Protect Violation Source */ + +/*@}*/ + + +#endif /* _SAM4S_SMC_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_spi.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_spi.h new file mode 100644 index 0000000..8ff7755 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_spi.h @@ -0,0 +1,231 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_SPI_COMPONENT_ +#define _SAM4S_SPI_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Serial Peripheral Interface */ +/* ============================================================================= */ +/** \addtogroup SAM4S_SPI Serial Peripheral Interface */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Spi hardware registers */ +typedef struct { + __O uint32_t SPI_CR; /**< \brief (Spi Offset: 0x00) Control Register */ + __IO uint32_t SPI_MR; /**< \brief (Spi Offset: 0x04) Mode Register */ + __I uint32_t SPI_RDR; /**< \brief (Spi Offset: 0x08) Receive Data Register */ + __O uint32_t SPI_TDR; /**< \brief (Spi Offset: 0x0C) Transmit Data Register */ + __I uint32_t SPI_SR; /**< \brief (Spi Offset: 0x10) Status Register */ + __O uint32_t SPI_IER; /**< \brief (Spi Offset: 0x14) Interrupt Enable Register */ + __O uint32_t SPI_IDR; /**< \brief (Spi Offset: 0x18) Interrupt Disable Register */ + __I uint32_t SPI_IMR; /**< \brief (Spi Offset: 0x1C) Interrupt Mask Register */ + __I uint32_t Reserved1[4]; + __IO uint32_t SPI_CSR[4]; /**< \brief (Spi Offset: 0x30) Chip Select Register */ + __I uint32_t Reserved2[41]; + __IO uint32_t SPI_WPMR; /**< \brief (Spi Offset: 0xE4) Write Protection Control Register */ + __I uint32_t SPI_WPSR; /**< \brief (Spi Offset: 0xE8) Write Protection Status Register */ + __I uint32_t Reserved3[5]; + __IO uint32_t SPI_RPR; /**< \brief (Spi Offset: 0x100) Receive Pointer Register */ + __IO uint32_t SPI_RCR; /**< \brief (Spi Offset: 0x104) Receive Counter Register */ + __IO uint32_t SPI_TPR; /**< \brief (Spi Offset: 0x108) Transmit Pointer Register */ + __IO uint32_t SPI_TCR; /**< \brief (Spi Offset: 0x10C) Transmit Counter Register */ + __IO uint32_t SPI_RNPR; /**< \brief (Spi Offset: 0x110) Receive Next Pointer Register */ + __IO uint32_t SPI_RNCR; /**< \brief (Spi Offset: 0x114) Receive Next Counter Register */ + __IO uint32_t SPI_TNPR; /**< \brief (Spi Offset: 0x118) Transmit Next Pointer Register */ + __IO uint32_t SPI_TNCR; /**< \brief (Spi Offset: 0x11C) Transmit Next Counter Register */ + __O uint32_t SPI_PTCR; /**< \brief (Spi Offset: 0x120) Transfer Control Register */ + __I uint32_t SPI_PTSR; /**< \brief (Spi Offset: 0x124) Transfer Status Register */ +} Spi; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- SPI_CR : (SPI Offset: 0x00) Control Register -------- */ +#define SPI_CR_SPIEN (0x1u << 0) /**< \brief (SPI_CR) SPI Enable */ +#define SPI_CR_SPIDIS (0x1u << 1) /**< \brief (SPI_CR) SPI Disable */ +#define SPI_CR_SWRST (0x1u << 7) /**< \brief (SPI_CR) SPI Software Reset */ +#define SPI_CR_LASTXFER (0x1u << 24) /**< \brief (SPI_CR) Last Transfer */ +/* -------- SPI_MR : (SPI Offset: 0x04) Mode Register -------- */ +#define SPI_MR_MSTR (0x1u << 0) /**< \brief (SPI_MR) Master/Slave Mode */ +#define SPI_MR_PS (0x1u << 1) /**< \brief (SPI_MR) Peripheral Select */ +#define SPI_MR_PCSDEC (0x1u << 2) /**< \brief (SPI_MR) Chip Select Decode */ +#define SPI_MR_MODFDIS (0x1u << 4) /**< \brief (SPI_MR) Mode Fault Detection */ +#define SPI_MR_WDRBT (0x1u << 5) /**< \brief (SPI_MR) Wait Data Read Before Transfer */ +#define SPI_MR_LLB (0x1u << 7) /**< \brief (SPI_MR) Local Loopback Enable */ +#define SPI_MR_PCS_Pos 16 +#define SPI_MR_PCS_Msk (0xfu << SPI_MR_PCS_Pos) /**< \brief (SPI_MR) Peripheral Chip Select */ +#define SPI_MR_PCS(value) ((SPI_MR_PCS_Msk & ((value) << SPI_MR_PCS_Pos))) +#define SPI_MR_DLYBCS_Pos 24 +#define SPI_MR_DLYBCS_Msk (0xffu << SPI_MR_DLYBCS_Pos) /**< \brief (SPI_MR) Delay Between Chip Selects */ +#define SPI_MR_DLYBCS(value) ((SPI_MR_DLYBCS_Msk & ((value) << SPI_MR_DLYBCS_Pos))) +/* -------- SPI_RDR : (SPI Offset: 0x08) Receive Data Register -------- */ +#define SPI_RDR_RD_Pos 0 +#define SPI_RDR_RD_Msk (0xffffu << SPI_RDR_RD_Pos) /**< \brief (SPI_RDR) Receive Data */ +#define SPI_RDR_PCS_Pos 16 +#define SPI_RDR_PCS_Msk (0xfu << SPI_RDR_PCS_Pos) /**< \brief (SPI_RDR) Peripheral Chip Select */ +/* -------- SPI_TDR : (SPI Offset: 0x0C) Transmit Data Register -------- */ +#define SPI_TDR_TD_Pos 0 +#define SPI_TDR_TD_Msk (0xffffu << SPI_TDR_TD_Pos) /**< \brief (SPI_TDR) Transmit Data */ +#define SPI_TDR_TD(value) ((SPI_TDR_TD_Msk & ((value) << SPI_TDR_TD_Pos))) +#define SPI_TDR_PCS_Pos 16 +#define SPI_TDR_PCS_Msk (0xfu << SPI_TDR_PCS_Pos) /**< \brief (SPI_TDR) Peripheral Chip Select */ +#define SPI_TDR_PCS(value) ((SPI_TDR_PCS_Msk & ((value) << SPI_TDR_PCS_Pos))) +#define SPI_TDR_LASTXFER (0x1u << 24) /**< \brief (SPI_TDR) Last Transfer */ +/* -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- */ +#define SPI_SR_RDRF (0x1u << 0) /**< \brief (SPI_SR) Receive Data Register Full */ +#define SPI_SR_TDRE (0x1u << 1) /**< \brief (SPI_SR) Transmit Data Register Empty */ +#define SPI_SR_MODF (0x1u << 2) /**< \brief (SPI_SR) Mode Fault Error */ +#define SPI_SR_OVRES (0x1u << 3) /**< \brief (SPI_SR) Overrun Error Status */ +#define SPI_SR_ENDRX (0x1u << 4) /**< \brief (SPI_SR) End of RX buffer */ +#define SPI_SR_ENDTX (0x1u << 5) /**< \brief (SPI_SR) End of TX buffer */ +#define SPI_SR_RXBUFF (0x1u << 6) /**< \brief (SPI_SR) RX Buffer Full */ +#define SPI_SR_TXBUFE (0x1u << 7) /**< \brief (SPI_SR) TX Buffer Empty */ +#define SPI_SR_NSSR (0x1u << 8) /**< \brief (SPI_SR) NSS Rising */ +#define SPI_SR_TXEMPTY (0x1u << 9) /**< \brief (SPI_SR) Transmission Registers Empty */ +#define SPI_SR_UNDES (0x1u << 10) /**< \brief (SPI_SR) Underrun Error Status (Slave Mode Only) */ +#define SPI_SR_SPIENS (0x1u << 16) /**< \brief (SPI_SR) SPI Enable Status */ +/* -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- */ +#define SPI_IER_RDRF (0x1u << 0) /**< \brief (SPI_IER) Receive Data Register Full Interrupt Enable */ +#define SPI_IER_TDRE (0x1u << 1) /**< \brief (SPI_IER) SPI Transmit Data Register Empty Interrupt Enable */ +#define SPI_IER_MODF (0x1u << 2) /**< \brief (SPI_IER) Mode Fault Error Interrupt Enable */ +#define SPI_IER_OVRES (0x1u << 3) /**< \brief (SPI_IER) Overrun Error Interrupt Enable */ +#define SPI_IER_ENDRX (0x1u << 4) /**< \brief (SPI_IER) End of Receive Buffer Interrupt Enable */ +#define SPI_IER_ENDTX (0x1u << 5) /**< \brief (SPI_IER) End of Transmit Buffer Interrupt Enable */ +#define SPI_IER_RXBUFF (0x1u << 6) /**< \brief (SPI_IER) Receive Buffer Full Interrupt Enable */ +#define SPI_IER_TXBUFE (0x1u << 7) /**< \brief (SPI_IER) Transmit Buffer Empty Interrupt Enable */ +#define SPI_IER_NSSR (0x1u << 8) /**< \brief (SPI_IER) NSS Rising Interrupt Enable */ +#define SPI_IER_TXEMPTY (0x1u << 9) /**< \brief (SPI_IER) Transmission Registers Empty Enable */ +#define SPI_IER_UNDES (0x1u << 10) /**< \brief (SPI_IER) Underrun Error Interrupt Enable */ +/* -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- */ +#define SPI_IDR_RDRF (0x1u << 0) /**< \brief (SPI_IDR) Receive Data Register Full Interrupt Disable */ +#define SPI_IDR_TDRE (0x1u << 1) /**< \brief (SPI_IDR) SPI Transmit Data Register Empty Interrupt Disable */ +#define SPI_IDR_MODF (0x1u << 2) /**< \brief (SPI_IDR) Mode Fault Error Interrupt Disable */ +#define SPI_IDR_OVRES (0x1u << 3) /**< \brief (SPI_IDR) Overrun Error Interrupt Disable */ +#define SPI_IDR_ENDRX (0x1u << 4) /**< \brief (SPI_IDR) End of Receive Buffer Interrupt Disable */ +#define SPI_IDR_ENDTX (0x1u << 5) /**< \brief (SPI_IDR) End of Transmit Buffer Interrupt Disable */ +#define SPI_IDR_RXBUFF (0x1u << 6) /**< \brief (SPI_IDR) Receive Buffer Full Interrupt Disable */ +#define SPI_IDR_TXBUFE (0x1u << 7) /**< \brief (SPI_IDR) Transmit Buffer Empty Interrupt Disable */ +#define SPI_IDR_NSSR (0x1u << 8) /**< \brief (SPI_IDR) NSS Rising Interrupt Disable */ +#define SPI_IDR_TXEMPTY (0x1u << 9) /**< \brief (SPI_IDR) Transmission Registers Empty Disable */ +#define SPI_IDR_UNDES (0x1u << 10) /**< \brief (SPI_IDR) Underrun Error Interrupt Disable */ +/* -------- SPI_IMR : (SPI Offset: 0x1C) Interrupt Mask Register -------- */ +#define SPI_IMR_RDRF (0x1u << 0) /**< \brief (SPI_IMR) Receive Data Register Full Interrupt Mask */ +#define SPI_IMR_TDRE (0x1u << 1) /**< \brief (SPI_IMR) SPI Transmit Data Register Empty Interrupt Mask */ +#define SPI_IMR_MODF (0x1u << 2) /**< \brief (SPI_IMR) Mode Fault Error Interrupt Mask */ +#define SPI_IMR_OVRES (0x1u << 3) /**< \brief (SPI_IMR) Overrun Error Interrupt Mask */ +#define SPI_IMR_ENDRX (0x1u << 4) /**< \brief (SPI_IMR) End of Receive Buffer Interrupt Mask */ +#define SPI_IMR_ENDTX (0x1u << 5) /**< \brief (SPI_IMR) End of Transmit Buffer Interrupt Mask */ +#define SPI_IMR_RXBUFF (0x1u << 6) /**< \brief (SPI_IMR) Receive Buffer Full Interrupt Mask */ +#define SPI_IMR_TXBUFE (0x1u << 7) /**< \brief (SPI_IMR) Transmit Buffer Empty Interrupt Mask */ +#define SPI_IMR_NSSR (0x1u << 8) /**< \brief (SPI_IMR) NSS Rising Interrupt Mask */ +#define SPI_IMR_TXEMPTY (0x1u << 9) /**< \brief (SPI_IMR) Transmission Registers Empty Mask */ +#define SPI_IMR_UNDES (0x1u << 10) /**< \brief (SPI_IMR) Underrun Error Interrupt Mask */ +/* -------- SPI_CSR[4] : (SPI Offset: 0x30) Chip Select Register -------- */ +#define SPI_CSR_CPOL (0x1u << 0) /**< \brief (SPI_CSR[4]) Clock Polarity */ +#define SPI_CSR_NCPHA (0x1u << 1) /**< \brief (SPI_CSR[4]) Clock Phase */ +#define SPI_CSR_CSNAAT (0x1u << 2) /**< \brief (SPI_CSR[4]) Chip Select Not Active After Transfer (Ignored if CSAAT = 1) */ +#define SPI_CSR_CSAAT (0x1u << 3) /**< \brief (SPI_CSR[4]) Chip Select Active After Transfer */ +#define SPI_CSR_BITS_Pos 4 +#define SPI_CSR_BITS_Msk (0xfu << SPI_CSR_BITS_Pos) /**< \brief (SPI_CSR[4]) Bits Per Transfer */ +#define SPI_CSR_BITS_8_BIT (0x0u << 4) /**< \brief (SPI_CSR[4]) 8 bits for transfer */ +#define SPI_CSR_BITS_9_BIT (0x1u << 4) /**< \brief (SPI_CSR[4]) 9 bits for transfer */ +#define SPI_CSR_BITS_10_BIT (0x2u << 4) /**< \brief (SPI_CSR[4]) 10 bits for transfer */ +#define SPI_CSR_BITS_11_BIT (0x3u << 4) /**< \brief (SPI_CSR[4]) 11 bits for transfer */ +#define SPI_CSR_BITS_12_BIT (0x4u << 4) /**< \brief (SPI_CSR[4]) 12 bits for transfer */ +#define SPI_CSR_BITS_13_BIT (0x5u << 4) /**< \brief (SPI_CSR[4]) 13 bits for transfer */ +#define SPI_CSR_BITS_14_BIT (0x6u << 4) /**< \brief (SPI_CSR[4]) 14 bits for transfer */ +#define SPI_CSR_BITS_15_BIT (0x7u << 4) /**< \brief (SPI_CSR[4]) 15 bits for transfer */ +#define SPI_CSR_BITS_16_BIT (0x8u << 4) /**< \brief (SPI_CSR[4]) 16 bits for transfer */ +#define SPI_CSR_SCBR_Pos 8 +#define SPI_CSR_SCBR_Msk (0xffu << SPI_CSR_SCBR_Pos) /**< \brief (SPI_CSR[4]) Serial Clock Baud Rate */ +#define SPI_CSR_SCBR(value) ((SPI_CSR_SCBR_Msk & ((value) << SPI_CSR_SCBR_Pos))) +#define SPI_CSR_DLYBS_Pos 16 +#define SPI_CSR_DLYBS_Msk (0xffu << SPI_CSR_DLYBS_Pos) /**< \brief (SPI_CSR[4]) Delay Before SPCK */ +#define SPI_CSR_DLYBS(value) ((SPI_CSR_DLYBS_Msk & ((value) << SPI_CSR_DLYBS_Pos))) +#define SPI_CSR_DLYBCT_Pos 24 +#define SPI_CSR_DLYBCT_Msk (0xffu << SPI_CSR_DLYBCT_Pos) /**< \brief (SPI_CSR[4]) Delay Between Consecutive Transfers */ +#define SPI_CSR_DLYBCT(value) ((SPI_CSR_DLYBCT_Msk & ((value) << SPI_CSR_DLYBCT_Pos))) +/* -------- SPI_WPMR : (SPI Offset: 0xE4) Write Protection Control Register -------- */ +#define SPI_WPMR_WPEN (0x1u << 0) /**< \brief (SPI_WPMR) Write Protect Enable */ +#define SPI_WPMR_WPKEY_Pos 8 +#define SPI_WPMR_WPKEY_Msk (0xffffffu << SPI_WPMR_WPKEY_Pos) /**< \brief (SPI_WPMR) Write Protect Key */ +#define SPI_WPMR_WPKEY_PASSWD (0x535049u << 8) /**< \brief (SPI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0. */ +/* -------- SPI_WPSR : (SPI Offset: 0xE8) Write Protection Status Register -------- */ +#define SPI_WPSR_WPVS (0x1u << 0) /**< \brief (SPI_WPSR) Write Protection Violation Status */ +#define SPI_WPSR_WPVSRC_Pos 8 +#define SPI_WPSR_WPVSRC_Msk (0xffu << SPI_WPSR_WPVSRC_Pos) /**< \brief (SPI_WPSR) Write Protection Violation Source */ +/* -------- SPI_RPR : (SPI Offset: 0x100) Receive Pointer Register -------- */ +#define SPI_RPR_RXPTR_Pos 0 +#define SPI_RPR_RXPTR_Msk (0xffffffffu << SPI_RPR_RXPTR_Pos) /**< \brief (SPI_RPR) Receive Pointer Register */ +#define SPI_RPR_RXPTR(value) ((SPI_RPR_RXPTR_Msk & ((value) << SPI_RPR_RXPTR_Pos))) +/* -------- SPI_RCR : (SPI Offset: 0x104) Receive Counter Register -------- */ +#define SPI_RCR_RXCTR_Pos 0 +#define SPI_RCR_RXCTR_Msk (0xffffu << SPI_RCR_RXCTR_Pos) /**< \brief (SPI_RCR) Receive Counter Register */ +#define SPI_RCR_RXCTR(value) ((SPI_RCR_RXCTR_Msk & ((value) << SPI_RCR_RXCTR_Pos))) +/* -------- SPI_TPR : (SPI Offset: 0x108) Transmit Pointer Register -------- */ +#define SPI_TPR_TXPTR_Pos 0 +#define SPI_TPR_TXPTR_Msk (0xffffffffu << SPI_TPR_TXPTR_Pos) /**< \brief (SPI_TPR) Transmit Counter Register */ +#define SPI_TPR_TXPTR(value) ((SPI_TPR_TXPTR_Msk & ((value) << SPI_TPR_TXPTR_Pos))) +/* -------- SPI_TCR : (SPI Offset: 0x10C) Transmit Counter Register -------- */ +#define SPI_TCR_TXCTR_Pos 0 +#define SPI_TCR_TXCTR_Msk (0xffffu << SPI_TCR_TXCTR_Pos) /**< \brief (SPI_TCR) Transmit Counter Register */ +#define SPI_TCR_TXCTR(value) ((SPI_TCR_TXCTR_Msk & ((value) << SPI_TCR_TXCTR_Pos))) +/* -------- SPI_RNPR : (SPI Offset: 0x110) Receive Next Pointer Register -------- */ +#define SPI_RNPR_RXNPTR_Pos 0 +#define SPI_RNPR_RXNPTR_Msk (0xffffffffu << SPI_RNPR_RXNPTR_Pos) /**< \brief (SPI_RNPR) Receive Next Pointer */ +#define SPI_RNPR_RXNPTR(value) ((SPI_RNPR_RXNPTR_Msk & ((value) << SPI_RNPR_RXNPTR_Pos))) +/* -------- SPI_RNCR : (SPI Offset: 0x114) Receive Next Counter Register -------- */ +#define SPI_RNCR_RXNCTR_Pos 0 +#define SPI_RNCR_RXNCTR_Msk (0xffffu << SPI_RNCR_RXNCTR_Pos) /**< \brief (SPI_RNCR) Receive Next Counter */ +#define SPI_RNCR_RXNCTR(value) ((SPI_RNCR_RXNCTR_Msk & ((value) << SPI_RNCR_RXNCTR_Pos))) +/* -------- SPI_TNPR : (SPI Offset: 0x118) Transmit Next Pointer Register -------- */ +#define SPI_TNPR_TXNPTR_Pos 0 +#define SPI_TNPR_TXNPTR_Msk (0xffffffffu << SPI_TNPR_TXNPTR_Pos) /**< \brief (SPI_TNPR) Transmit Next Pointer */ +#define SPI_TNPR_TXNPTR(value) ((SPI_TNPR_TXNPTR_Msk & ((value) << SPI_TNPR_TXNPTR_Pos))) +/* -------- SPI_TNCR : (SPI Offset: 0x11C) Transmit Next Counter Register -------- */ +#define SPI_TNCR_TXNCTR_Pos 0 +#define SPI_TNCR_TXNCTR_Msk (0xffffu << SPI_TNCR_TXNCTR_Pos) /**< \brief (SPI_TNCR) Transmit Counter Next */ +#define SPI_TNCR_TXNCTR(value) ((SPI_TNCR_TXNCTR_Msk & ((value) << SPI_TNCR_TXNCTR_Pos))) +/* -------- SPI_PTCR : (SPI Offset: 0x120) Transfer Control Register -------- */ +#define SPI_PTCR_RXTEN (0x1u << 0) /**< \brief (SPI_PTCR) Receiver Transfer Enable */ +#define SPI_PTCR_RXTDIS (0x1u << 1) /**< \brief (SPI_PTCR) Receiver Transfer Disable */ +#define SPI_PTCR_TXTEN (0x1u << 8) /**< \brief (SPI_PTCR) Transmitter Transfer Enable */ +#define SPI_PTCR_TXTDIS (0x1u << 9) /**< \brief (SPI_PTCR) Transmitter Transfer Disable */ +/* -------- SPI_PTSR : (SPI Offset: 0x124) Transfer Status Register -------- */ +#define SPI_PTSR_RXTEN (0x1u << 0) /**< \brief (SPI_PTSR) Receiver Transfer Enable */ +#define SPI_PTSR_TXTEN (0x1u << 8) /**< \brief (SPI_PTSR) Transmitter Transfer Enable */ + +/*@}*/ + + +#endif /* _SAM4S_SPI_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_ssc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_ssc.h new file mode 100644 index 0000000..98144ae --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_ssc.h @@ -0,0 +1,341 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_SSC_COMPONENT_ +#define _SAM4S_SSC_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Synchronous Serial Controller */ +/* ============================================================================= */ +/** \addtogroup SAM4S_SSC Synchronous Serial Controller */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Ssc hardware registers */ +typedef struct { + __O uint32_t SSC_CR; /**< \brief (Ssc Offset: 0x0) Control Register */ + __IO uint32_t SSC_CMR; /**< \brief (Ssc Offset: 0x4) Clock Mode Register */ + __I uint32_t Reserved1[2]; + __IO uint32_t SSC_RCMR; /**< \brief (Ssc Offset: 0x10) Receive Clock Mode Register */ + __IO uint32_t SSC_RFMR; /**< \brief (Ssc Offset: 0x14) Receive Frame Mode Register */ + __IO uint32_t SSC_TCMR; /**< \brief (Ssc Offset: 0x18) Transmit Clock Mode Register */ + __IO uint32_t SSC_TFMR; /**< \brief (Ssc Offset: 0x1C) Transmit Frame Mode Register */ + __I uint32_t SSC_RHR; /**< \brief (Ssc Offset: 0x20) Receive Holding Register */ + __O uint32_t SSC_THR; /**< \brief (Ssc Offset: 0x24) Transmit Holding Register */ + __I uint32_t Reserved2[2]; + __I uint32_t SSC_RSHR; /**< \brief (Ssc Offset: 0x30) Receive Sync. Holding Register */ + __IO uint32_t SSC_TSHR; /**< \brief (Ssc Offset: 0x34) Transmit Sync. Holding Register */ + __IO uint32_t SSC_RC0R; /**< \brief (Ssc Offset: 0x38) Receive Compare 0 Register */ + __IO uint32_t SSC_RC1R; /**< \brief (Ssc Offset: 0x3C) Receive Compare 1 Register */ + __I uint32_t SSC_SR; /**< \brief (Ssc Offset: 0x40) Status Register */ + __O uint32_t SSC_IER; /**< \brief (Ssc Offset: 0x44) Interrupt Enable Register */ + __O uint32_t SSC_IDR; /**< \brief (Ssc Offset: 0x48) Interrupt Disable Register */ + __I uint32_t SSC_IMR; /**< \brief (Ssc Offset: 0x4C) Interrupt Mask Register */ + __I uint32_t Reserved3[37]; + __IO uint32_t SSC_WPMR; /**< \brief (Ssc Offset: 0xE4) Write Protect Mode Register */ + __I uint32_t SSC_WPSR; /**< \brief (Ssc Offset: 0xE8) Write Protect Status Register */ + __I uint32_t Reserved4[5]; + __IO uint32_t SSC_RPR; /**< \brief (Ssc Offset: 0x100) Receive Pointer Register */ + __IO uint32_t SSC_RCR; /**< \brief (Ssc Offset: 0x104) Receive Counter Register */ + __IO uint32_t SSC_TPR; /**< \brief (Ssc Offset: 0x108) Transmit Pointer Register */ + __IO uint32_t SSC_TCR; /**< \brief (Ssc Offset: 0x10C) Transmit Counter Register */ + __IO uint32_t SSC_RNPR; /**< \brief (Ssc Offset: 0x110) Receive Next Pointer Register */ + __IO uint32_t SSC_RNCR; /**< \brief (Ssc Offset: 0x114) Receive Next Counter Register */ + __IO uint32_t SSC_TNPR; /**< \brief (Ssc Offset: 0x118) Transmit Next Pointer Register */ + __IO uint32_t SSC_TNCR; /**< \brief (Ssc Offset: 0x11C) Transmit Next Counter Register */ + __O uint32_t SSC_PTCR; /**< \brief (Ssc Offset: 0x120) Transfer Control Register */ + __I uint32_t SSC_PTSR; /**< \brief (Ssc Offset: 0x124) Transfer Status Register */ +} Ssc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- SSC_CR : (SSC Offset: 0x0) Control Register -------- */ +#define SSC_CR_RXEN (0x1u << 0) /**< \brief (SSC_CR) Receive Enable */ +#define SSC_CR_RXDIS (0x1u << 1) /**< \brief (SSC_CR) Receive Disable */ +#define SSC_CR_TXEN (0x1u << 8) /**< \brief (SSC_CR) Transmit Enable */ +#define SSC_CR_TXDIS (0x1u << 9) /**< \brief (SSC_CR) Transmit Disable */ +#define SSC_CR_SWRST (0x1u << 15) /**< \brief (SSC_CR) Software Reset */ +/* -------- SSC_CMR : (SSC Offset: 0x4) Clock Mode Register -------- */ +#define SSC_CMR_DIV_Pos 0 +#define SSC_CMR_DIV_Msk (0xfffu << SSC_CMR_DIV_Pos) /**< \brief (SSC_CMR) Clock Divider */ +#define SSC_CMR_DIV(value) ((SSC_CMR_DIV_Msk & ((value) << SSC_CMR_DIV_Pos))) +/* -------- SSC_RCMR : (SSC Offset: 0x10) Receive Clock Mode Register -------- */ +#define SSC_RCMR_CKS_Pos 0 +#define SSC_RCMR_CKS_Msk (0x3u << SSC_RCMR_CKS_Pos) /**< \brief (SSC_RCMR) Receive Clock Selection */ +#define SSC_RCMR_CKS_MCK (0x0u << 0) /**< \brief (SSC_RCMR) Divided Clock */ +#define SSC_RCMR_CKS_TK (0x1u << 0) /**< \brief (SSC_RCMR) TK Clock signal */ +#define SSC_RCMR_CKS_RK (0x2u << 0) /**< \brief (SSC_RCMR) RK pin */ +#define SSC_RCMR_CKO_Pos 2 +#define SSC_RCMR_CKO_Msk (0x7u << SSC_RCMR_CKO_Pos) /**< \brief (SSC_RCMR) Receive Clock Output Mode Selection */ +#define SSC_RCMR_CKO_NONE (0x0u << 2) /**< \brief (SSC_RCMR) None, RK pin is an input */ +#define SSC_RCMR_CKO_CONTINUOUS (0x1u << 2) /**< \brief (SSC_RCMR) Continuous Receive Clock, RK pin is an output */ +#define SSC_RCMR_CKO_TRANSFER (0x2u << 2) /**< \brief (SSC_RCMR) Receive Clock only during data transfers, RK pin is an output */ +#define SSC_RCMR_CKI (0x1u << 5) /**< \brief (SSC_RCMR) Receive Clock Inversion */ +#define SSC_RCMR_CKG_Pos 6 +#define SSC_RCMR_CKG_Msk (0x3u << SSC_RCMR_CKG_Pos) /**< \brief (SSC_RCMR) Receive Clock Gating Selection */ +#define SSC_RCMR_CKG_CONTINUOUS (0x0u << 6) /**< \brief (SSC_RCMR) None */ +#define SSC_RCMR_CKG_EN_RF_LOW (0x1u << 6) /**< \brief (SSC_RCMR) Receive Clock enabled only if RF Low */ +#define SSC_RCMR_CKG_EN_RF_HIGH (0x2u << 6) /**< \brief (SSC_RCMR) Receive Clock enabled only if RF High */ +#define SSC_RCMR_START_Pos 8 +#define SSC_RCMR_START_Msk (0xfu << SSC_RCMR_START_Pos) /**< \brief (SSC_RCMR) Receive Start Selection */ +#define SSC_RCMR_START_CONTINUOUS (0x0u << 8) /**< \brief (SSC_RCMR) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data. */ +#define SSC_RCMR_START_TRANSMIT (0x1u << 8) /**< \brief (SSC_RCMR) Transmit start */ +#define SSC_RCMR_START_RF_LOW (0x2u << 8) /**< \brief (SSC_RCMR) Detection of a low level on RF signal */ +#define SSC_RCMR_START_RF_HIGH (0x3u << 8) /**< \brief (SSC_RCMR) Detection of a high level on RF signal */ +#define SSC_RCMR_START_RF_FALLING (0x4u << 8) /**< \brief (SSC_RCMR) Detection of a falling edge on RF signal */ +#define SSC_RCMR_START_RF_RISING (0x5u << 8) /**< \brief (SSC_RCMR) Detection of a rising edge on RF signal */ +#define SSC_RCMR_START_RF_LEVEL (0x6u << 8) /**< \brief (SSC_RCMR) Detection of any level change on RF signal */ +#define SSC_RCMR_START_RF_EDGE (0x7u << 8) /**< \brief (SSC_RCMR) Detection of any edge on RF signal */ +#define SSC_RCMR_START_CMP_0 (0x8u << 8) /**< \brief (SSC_RCMR) Compare 0 */ +#define SSC_RCMR_STOP (0x1u << 12) /**< \brief (SSC_RCMR) Receive Stop Selection */ +#define SSC_RCMR_STTDLY_Pos 16 +#define SSC_RCMR_STTDLY_Msk (0xffu << SSC_RCMR_STTDLY_Pos) /**< \brief (SSC_RCMR) Receive Start Delay */ +#define SSC_RCMR_STTDLY(value) ((SSC_RCMR_STTDLY_Msk & ((value) << SSC_RCMR_STTDLY_Pos))) +#define SSC_RCMR_PERIOD_Pos 24 +#define SSC_RCMR_PERIOD_Msk (0xffu << SSC_RCMR_PERIOD_Pos) /**< \brief (SSC_RCMR) Receive Period Divider Selection */ +#define SSC_RCMR_PERIOD(value) ((SSC_RCMR_PERIOD_Msk & ((value) << SSC_RCMR_PERIOD_Pos))) +/* -------- SSC_RFMR : (SSC Offset: 0x14) Receive Frame Mode Register -------- */ +#define SSC_RFMR_DATLEN_Pos 0 +#define SSC_RFMR_DATLEN_Msk (0x1fu << SSC_RFMR_DATLEN_Pos) /**< \brief (SSC_RFMR) Data Length */ +#define SSC_RFMR_DATLEN(value) ((SSC_RFMR_DATLEN_Msk & ((value) << SSC_RFMR_DATLEN_Pos))) +#define SSC_RFMR_LOOP (0x1u << 5) /**< \brief (SSC_RFMR) Loop Mode */ +#define SSC_RFMR_MSBF (0x1u << 7) /**< \brief (SSC_RFMR) Most Significant Bit First */ +#define SSC_RFMR_DATNB_Pos 8 +#define SSC_RFMR_DATNB_Msk (0xfu << SSC_RFMR_DATNB_Pos) /**< \brief (SSC_RFMR) Data Number per Frame */ +#define SSC_RFMR_DATNB(value) ((SSC_RFMR_DATNB_Msk & ((value) << SSC_RFMR_DATNB_Pos))) +#define SSC_RFMR_FSLEN_Pos 16 +#define SSC_RFMR_FSLEN_Msk (0xfu << SSC_RFMR_FSLEN_Pos) /**< \brief (SSC_RFMR) Receive Frame Sync Length */ +#define SSC_RFMR_FSLEN(value) ((SSC_RFMR_FSLEN_Msk & ((value) << SSC_RFMR_FSLEN_Pos))) +#define SSC_RFMR_FSOS_Pos 20 +#define SSC_RFMR_FSOS_Msk (0x7u << SSC_RFMR_FSOS_Pos) /**< \brief (SSC_RFMR) Receive Frame Sync Output Selection */ +#define SSC_RFMR_FSOS_NONE (0x0u << 20) /**< \brief (SSC_RFMR) None, RF pin is an input */ +#define SSC_RFMR_FSOS_NEGATIVE (0x1u << 20) /**< \brief (SSC_RFMR) Negative Pulse, RF pin is an output */ +#define SSC_RFMR_FSOS_POSITIVE (0x2u << 20) /**< \brief (SSC_RFMR) Positive Pulse, RF pin is an output */ +#define SSC_RFMR_FSOS_LOW (0x3u << 20) /**< \brief (SSC_RFMR) Driven Low during data transfer, RF pin is an output */ +#define SSC_RFMR_FSOS_HIGH (0x4u << 20) /**< \brief (SSC_RFMR) Driven High during data transfer, RF pin is an output */ +#define SSC_RFMR_FSOS_TOGGLING (0x5u << 20) /**< \brief (SSC_RFMR) Toggling at each start of data transfer, RF pin is an output */ +#define SSC_RFMR_FSEDGE (0x1u << 24) /**< \brief (SSC_RFMR) Frame Sync Edge Detection */ +#define SSC_RFMR_FSEDGE_POSITIVE (0x0u << 24) /**< \brief (SSC_RFMR) Positive Edge Detection */ +#define SSC_RFMR_FSEDGE_NEGATIVE (0x1u << 24) /**< \brief (SSC_RFMR) Negative Edge Detection */ +#define SSC_RFMR_FSLEN_EXT_Pos 28 +#define SSC_RFMR_FSLEN_EXT_Msk (0xfu << SSC_RFMR_FSLEN_EXT_Pos) /**< \brief (SSC_RFMR) FSLEN Field Extension */ +#define SSC_RFMR_FSLEN_EXT(value) ((SSC_RFMR_FSLEN_EXT_Msk & ((value) << SSC_RFMR_FSLEN_EXT_Pos))) +/* -------- SSC_TCMR : (SSC Offset: 0x18) Transmit Clock Mode Register -------- */ +#define SSC_TCMR_CKS_Pos 0 +#define SSC_TCMR_CKS_Msk (0x3u << SSC_TCMR_CKS_Pos) /**< \brief (SSC_TCMR) Transmit Clock Selection */ +#define SSC_TCMR_CKS_MCK (0x0u << 0) /**< \brief (SSC_TCMR) Divided Clock */ +#define SSC_TCMR_CKS_RK (0x1u << 0) /**< \brief (SSC_TCMR) RK Clock signal */ +#define SSC_TCMR_CKS_TK (0x2u << 0) /**< \brief (SSC_TCMR) TK pin */ +#define SSC_TCMR_CKO_Pos 2 +#define SSC_TCMR_CKO_Msk (0x7u << SSC_TCMR_CKO_Pos) /**< \brief (SSC_TCMR) Transmit Clock Output Mode Selection */ +#define SSC_TCMR_CKO_NONE (0x0u << 2) /**< \brief (SSC_TCMR) None, TK pin is an input */ +#define SSC_TCMR_CKO_CONTINUOUS (0x1u << 2) /**< \brief (SSC_TCMR) Continuous Transmit Clock, TK pin is an output */ +#define SSC_TCMR_CKO_TRANSFER (0x2u << 2) /**< \brief (SSC_TCMR) Transmit Clock only during data transfers, TK pin is an output */ +#define SSC_TCMR_CKI (0x1u << 5) /**< \brief (SSC_TCMR) Transmit Clock Inversion */ +#define SSC_TCMR_CKG_Pos 6 +#define SSC_TCMR_CKG_Msk (0x3u << SSC_TCMR_CKG_Pos) /**< \brief (SSC_TCMR) Transmit Clock Gating Selection */ +#define SSC_TCMR_CKG_CONTINUOUS (0x0u << 6) /**< \brief (SSC_TCMR) None */ +#define SSC_TCMR_CKG_EN_TF_LOW (0x1u << 6) /**< \brief (SSC_TCMR) Transmit Clock enabled only if TF Low */ +#define SSC_TCMR_CKG_EN_TF_HIGH (0x2u << 6) /**< \brief (SSC_TCMR) Transmit Clock enabled only if TF High */ +#define SSC_TCMR_START_Pos 8 +#define SSC_TCMR_START_Msk (0xfu << SSC_TCMR_START_Pos) /**< \brief (SSC_TCMR) Transmit Start Selection */ +#define SSC_TCMR_START_CONTINUOUS (0x0u << 8) /**< \brief (SSC_TCMR) Continuous, as soon as a word is written in the SSC_THR Register (if Transmit is enabled), and immediately after the end of transfer of the previous data */ +#define SSC_TCMR_START_RECEIVE (0x1u << 8) /**< \brief (SSC_TCMR) Receive start */ +#define SSC_TCMR_START_TF_LOW (0x2u << 8) /**< \brief (SSC_TCMR) Detection of a low level on TF signal */ +#define SSC_TCMR_START_TF_HIGH (0x3u << 8) /**< \brief (SSC_TCMR) Detection of a high level on TF signal */ +#define SSC_TCMR_START_TF_FALLING (0x4u << 8) /**< \brief (SSC_TCMR) Detection of a falling edge on TF signal */ +#define SSC_TCMR_START_TF_RISING (0x5u << 8) /**< \brief (SSC_TCMR) Detection of a rising edge on TF signal */ +#define SSC_TCMR_START_TF_LEVEL (0x6u << 8) /**< \brief (SSC_TCMR) Detection of any level change on TF signal */ +#define SSC_TCMR_START_TF_EDGE (0x7u << 8) /**< \brief (SSC_TCMR) Detection of any edge on TF signal */ +#define SSC_TCMR_STTDLY_Pos 16 +#define SSC_TCMR_STTDLY_Msk (0xffu << SSC_TCMR_STTDLY_Pos) /**< \brief (SSC_TCMR) Transmit Start Delay */ +#define SSC_TCMR_STTDLY(value) ((SSC_TCMR_STTDLY_Msk & ((value) << SSC_TCMR_STTDLY_Pos))) +#define SSC_TCMR_PERIOD_Pos 24 +#define SSC_TCMR_PERIOD_Msk (0xffu << SSC_TCMR_PERIOD_Pos) /**< \brief (SSC_TCMR) Transmit Period Divider Selection */ +#define SSC_TCMR_PERIOD(value) ((SSC_TCMR_PERIOD_Msk & ((value) << SSC_TCMR_PERIOD_Pos))) +/* -------- SSC_TFMR : (SSC Offset: 0x1C) Transmit Frame Mode Register -------- */ +#define SSC_TFMR_DATLEN_Pos 0 +#define SSC_TFMR_DATLEN_Msk (0x1fu << SSC_TFMR_DATLEN_Pos) /**< \brief (SSC_TFMR) Data Length */ +#define SSC_TFMR_DATLEN(value) ((SSC_TFMR_DATLEN_Msk & ((value) << SSC_TFMR_DATLEN_Pos))) +#define SSC_TFMR_DATDEF (0x1u << 5) /**< \brief (SSC_TFMR) Data Default Value */ +#define SSC_TFMR_MSBF (0x1u << 7) /**< \brief (SSC_TFMR) Most Significant Bit First */ +#define SSC_TFMR_DATNB_Pos 8 +#define SSC_TFMR_DATNB_Msk (0xfu << SSC_TFMR_DATNB_Pos) /**< \brief (SSC_TFMR) Data Number per frame */ +#define SSC_TFMR_DATNB(value) ((SSC_TFMR_DATNB_Msk & ((value) << SSC_TFMR_DATNB_Pos))) +#define SSC_TFMR_FSLEN_Pos 16 +#define SSC_TFMR_FSLEN_Msk (0xfu << SSC_TFMR_FSLEN_Pos) /**< \brief (SSC_TFMR) Transmit Frame Sync Length */ +#define SSC_TFMR_FSLEN(value) ((SSC_TFMR_FSLEN_Msk & ((value) << SSC_TFMR_FSLEN_Pos))) +#define SSC_TFMR_FSOS_Pos 20 +#define SSC_TFMR_FSOS_Msk (0x7u << SSC_TFMR_FSOS_Pos) /**< \brief (SSC_TFMR) Transmit Frame Sync Output Selection */ +#define SSC_TFMR_FSOS_NONE (0x0u << 20) /**< \brief (SSC_TFMR) None, RF pin is an input */ +#define SSC_TFMR_FSOS_NEGATIVE (0x1u << 20) /**< \brief (SSC_TFMR) Negative Pulse, RF pin is an output */ +#define SSC_TFMR_FSOS_POSITIVE (0x2u << 20) /**< \brief (SSC_TFMR) Positive Pulse, RF pin is an output */ +#define SSC_TFMR_FSOS_LOW (0x3u << 20) /**< \brief (SSC_TFMR) Driven Low during data transfer */ +#define SSC_TFMR_FSOS_HIGH (0x4u << 20) /**< \brief (SSC_TFMR) Driven High during data transfer */ +#define SSC_TFMR_FSOS_TOGGLING (0x5u << 20) /**< \brief (SSC_TFMR) Toggling at each start of data transfer */ +#define SSC_TFMR_FSDEN (0x1u << 23) /**< \brief (SSC_TFMR) Frame Sync Data Enable */ +#define SSC_TFMR_FSEDGE (0x1u << 24) /**< \brief (SSC_TFMR) Frame Sync Edge Detection */ +#define SSC_TFMR_FSEDGE_POSITIVE (0x0u << 24) /**< \brief (SSC_TFMR) Positive Edge Detection */ +#define SSC_TFMR_FSEDGE_NEGATIVE (0x1u << 24) /**< \brief (SSC_TFMR) Negative Edge Detection */ +#define SSC_TFMR_FSLEN_EXT_Pos 28 +#define SSC_TFMR_FSLEN_EXT_Msk (0xfu << SSC_TFMR_FSLEN_EXT_Pos) /**< \brief (SSC_TFMR) FSLEN Field Extension */ +#define SSC_TFMR_FSLEN_EXT(value) ((SSC_TFMR_FSLEN_EXT_Msk & ((value) << SSC_TFMR_FSLEN_EXT_Pos))) +/* -------- SSC_RHR : (SSC Offset: 0x20) Receive Holding Register -------- */ +#define SSC_RHR_RDAT_Pos 0 +#define SSC_RHR_RDAT_Msk (0xffffffffu << SSC_RHR_RDAT_Pos) /**< \brief (SSC_RHR) Receive Data */ +/* -------- SSC_THR : (SSC Offset: 0x24) Transmit Holding Register -------- */ +#define SSC_THR_TDAT_Pos 0 +#define SSC_THR_TDAT_Msk (0xffffffffu << SSC_THR_TDAT_Pos) /**< \brief (SSC_THR) Transmit Data */ +#define SSC_THR_TDAT(value) ((SSC_THR_TDAT_Msk & ((value) << SSC_THR_TDAT_Pos))) +/* -------- SSC_RSHR : (SSC Offset: 0x30) Receive Sync. Holding Register -------- */ +#define SSC_RSHR_RSDAT_Pos 0 +#define SSC_RSHR_RSDAT_Msk (0xffffu << SSC_RSHR_RSDAT_Pos) /**< \brief (SSC_RSHR) Receive Synchronization Data */ +/* -------- SSC_TSHR : (SSC Offset: 0x34) Transmit Sync. Holding Register -------- */ +#define SSC_TSHR_TSDAT_Pos 0 +#define SSC_TSHR_TSDAT_Msk (0xffffu << SSC_TSHR_TSDAT_Pos) /**< \brief (SSC_TSHR) Transmit Synchronization Data */ +#define SSC_TSHR_TSDAT(value) ((SSC_TSHR_TSDAT_Msk & ((value) << SSC_TSHR_TSDAT_Pos))) +/* -------- SSC_RC0R : (SSC Offset: 0x38) Receive Compare 0 Register -------- */ +#define SSC_RC0R_CP0_Pos 0 +#define SSC_RC0R_CP0_Msk (0xffffu << SSC_RC0R_CP0_Pos) /**< \brief (SSC_RC0R) Receive Compare Data 0 */ +#define SSC_RC0R_CP0(value) ((SSC_RC0R_CP0_Msk & ((value) << SSC_RC0R_CP0_Pos))) +/* -------- SSC_RC1R : (SSC Offset: 0x3C) Receive Compare 1 Register -------- */ +#define SSC_RC1R_CP1_Pos 0 +#define SSC_RC1R_CP1_Msk (0xffffu << SSC_RC1R_CP1_Pos) /**< \brief (SSC_RC1R) Receive Compare Data 1 */ +#define SSC_RC1R_CP1(value) ((SSC_RC1R_CP1_Msk & ((value) << SSC_RC1R_CP1_Pos))) +/* -------- SSC_SR : (SSC Offset: 0x40) Status Register -------- */ +#define SSC_SR_TXRDY (0x1u << 0) /**< \brief (SSC_SR) Transmit Ready */ +#define SSC_SR_TXEMPTY (0x1u << 1) /**< \brief (SSC_SR) Transmit Empty */ +#define SSC_SR_ENDTX (0x1u << 2) /**< \brief (SSC_SR) End of Transmission */ +#define SSC_SR_TXBUFE (0x1u << 3) /**< \brief (SSC_SR) */ +#define SSC_SR_RXRDY (0x1u << 4) /**< \brief (SSC_SR) Receive Ready */ +#define SSC_SR_OVRUN (0x1u << 5) /**< \brief (SSC_SR) Receive Overrun */ +#define SSC_SR_ENDRX (0x1u << 6) /**< \brief (SSC_SR) End of Reception */ +#define SSC_SR_RXBUFF (0x1u << 7) /**< \brief (SSC_SR) */ +#define SSC_SR_CP0 (0x1u << 8) /**< \brief (SSC_SR) Compare 0 */ +#define SSC_SR_CP1 (0x1u << 9) /**< \brief (SSC_SR) Compare 1 */ +#define SSC_SR_TXSYN (0x1u << 10) /**< \brief (SSC_SR) Transmit Sync */ +#define SSC_SR_RXSYN (0x1u << 11) /**< \brief (SSC_SR) Receive Sync */ +#define SSC_SR_TXEN (0x1u << 16) /**< \brief (SSC_SR) Transmit Enable */ +#define SSC_SR_RXEN (0x1u << 17) /**< \brief (SSC_SR) Receive Enable */ +/* -------- SSC_IER : (SSC Offset: 0x44) Interrupt Enable Register -------- */ +#define SSC_IER_TXRDY (0x1u << 0) /**< \brief (SSC_IER) Transmit Ready Interrupt Enable */ +#define SSC_IER_TXEMPTY (0x1u << 1) /**< \brief (SSC_IER) Transmit Empty Interrupt Enable */ +#define SSC_IER_ENDTX (0x1u << 2) /**< \brief (SSC_IER) End of Transmission Interrupt Enable */ +#define SSC_IER_TXBUFE (0x1u << 3) /**< \brief (SSC_IER) */ +#define SSC_IER_RXRDY (0x1u << 4) /**< \brief (SSC_IER) Receive Ready Interrupt Enable */ +#define SSC_IER_OVRUN (0x1u << 5) /**< \brief (SSC_IER) Receive Overrun Interrupt Enable */ +#define SSC_IER_ENDRX (0x1u << 6) /**< \brief (SSC_IER) End of Reception Interrupt Enable */ +#define SSC_IER_RXBUFF (0x1u << 7) /**< \brief (SSC_IER) */ +#define SSC_IER_CP0 (0x1u << 8) /**< \brief (SSC_IER) Compare 0 Interrupt Enable */ +#define SSC_IER_CP1 (0x1u << 9) /**< \brief (SSC_IER) Compare 1 Interrupt Enable */ +#define SSC_IER_TXSYN (0x1u << 10) /**< \brief (SSC_IER) Tx Sync Interrupt Enable */ +#define SSC_IER_RXSYN (0x1u << 11) /**< \brief (SSC_IER) Rx Sync Interrupt Enable */ +/* -------- SSC_IDR : (SSC Offset: 0x48) Interrupt Disable Register -------- */ +#define SSC_IDR_TXRDY (0x1u << 0) /**< \brief (SSC_IDR) Transmit Ready Interrupt Disable */ +#define SSC_IDR_TXEMPTY (0x1u << 1) /**< \brief (SSC_IDR) Transmit Empty Interrupt Disable */ +#define SSC_IDR_ENDTX (0x1u << 2) /**< \brief (SSC_IDR) End of Transmission Interrupt Disable */ +#define SSC_IDR_TXBUFE (0x1u << 3) /**< \brief (SSC_IDR) */ +#define SSC_IDR_RXRDY (0x1u << 4) /**< \brief (SSC_IDR) Receive Ready Interrupt Disable */ +#define SSC_IDR_OVRUN (0x1u << 5) /**< \brief (SSC_IDR) Receive Overrun Interrupt Disable */ +#define SSC_IDR_ENDRX (0x1u << 6) /**< \brief (SSC_IDR) End of Reception Interrupt Disable */ +#define SSC_IDR_RXBUFF (0x1u << 7) /**< \brief (SSC_IDR) */ +#define SSC_IDR_CP0 (0x1u << 8) /**< \brief (SSC_IDR) Compare 0 Interrupt Disable */ +#define SSC_IDR_CP1 (0x1u << 9) /**< \brief (SSC_IDR) Compare 1 Interrupt Disable */ +#define SSC_IDR_TXSYN (0x1u << 10) /**< \brief (SSC_IDR) Tx Sync Interrupt Enable */ +#define SSC_IDR_RXSYN (0x1u << 11) /**< \brief (SSC_IDR) Rx Sync Interrupt Enable */ +/* -------- SSC_IMR : (SSC Offset: 0x4C) Interrupt Mask Register -------- */ +#define SSC_IMR_TXRDY (0x1u << 0) /**< \brief (SSC_IMR) Transmit Ready Interrupt Mask */ +#define SSC_IMR_TXEMPTY (0x1u << 1) /**< \brief (SSC_IMR) Transmit Empty Interrupt Mask */ +#define SSC_IMR_ENDTX (0x1u << 2) /**< \brief (SSC_IMR) End of Transmission Interrupt Mask */ +#define SSC_IMR_TXBUFE (0x1u << 3) /**< \brief (SSC_IMR) */ +#define SSC_IMR_RXRDY (0x1u << 4) /**< \brief (SSC_IMR) Receive Ready Interrupt Mask */ +#define SSC_IMR_OVRUN (0x1u << 5) /**< \brief (SSC_IMR) Receive Overrun Interrupt Mask */ +#define SSC_IMR_ENDRX (0x1u << 6) /**< \brief (SSC_IMR) End of Reception Interrupt Mask */ +#define SSC_IMR_RXBUFF (0x1u << 7) /**< \brief (SSC_IMR) */ +#define SSC_IMR_CP0 (0x1u << 8) /**< \brief (SSC_IMR) Compare 0 Interrupt Mask */ +#define SSC_IMR_CP1 (0x1u << 9) /**< \brief (SSC_IMR) Compare 1 Interrupt Mask */ +#define SSC_IMR_TXSYN (0x1u << 10) /**< \brief (SSC_IMR) Tx Sync Interrupt Mask */ +#define SSC_IMR_RXSYN (0x1u << 11) /**< \brief (SSC_IMR) Rx Sync Interrupt Mask */ +/* -------- SSC_WPMR : (SSC Offset: 0xE4) Write Protect Mode Register -------- */ +#define SSC_WPMR_WPEN (0x1u << 0) /**< \brief (SSC_WPMR) Write Protect Enable */ +#define SSC_WPMR_WPKEY_Pos 8 +#define SSC_WPMR_WPKEY_Msk (0xffffffu << SSC_WPMR_WPKEY_Pos) /**< \brief (SSC_WPMR) Write Protect KEY */ +#define SSC_WPMR_WPKEY_PASSWD (0x535343u << 8) /**< \brief (SSC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0. */ +/* -------- SSC_WPSR : (SSC Offset: 0xE8) Write Protect Status Register -------- */ +#define SSC_WPSR_WPVS (0x1u << 0) /**< \brief (SSC_WPSR) Write Protect Violation Status */ +#define SSC_WPSR_WPVSRC_Pos 8 +#define SSC_WPSR_WPVSRC_Msk (0xffffu << SSC_WPSR_WPVSRC_Pos) /**< \brief (SSC_WPSR) Write Protect Violation Source */ +/* -------- SSC_RPR : (SSC Offset: 0x100) Receive Pointer Register -------- */ +#define SSC_RPR_RXPTR_Pos 0 +#define SSC_RPR_RXPTR_Msk (0xffffffffu << SSC_RPR_RXPTR_Pos) /**< \brief (SSC_RPR) Receive Pointer Register */ +#define SSC_RPR_RXPTR(value) ((SSC_RPR_RXPTR_Msk & ((value) << SSC_RPR_RXPTR_Pos))) +/* -------- SSC_RCR : (SSC Offset: 0x104) Receive Counter Register -------- */ +#define SSC_RCR_RXCTR_Pos 0 +#define SSC_RCR_RXCTR_Msk (0xffffu << SSC_RCR_RXCTR_Pos) /**< \brief (SSC_RCR) Receive Counter Register */ +#define SSC_RCR_RXCTR(value) ((SSC_RCR_RXCTR_Msk & ((value) << SSC_RCR_RXCTR_Pos))) +/* -------- SSC_TPR : (SSC Offset: 0x108) Transmit Pointer Register -------- */ +#define SSC_TPR_TXPTR_Pos 0 +#define SSC_TPR_TXPTR_Msk (0xffffffffu << SSC_TPR_TXPTR_Pos) /**< \brief (SSC_TPR) Transmit Counter Register */ +#define SSC_TPR_TXPTR(value) ((SSC_TPR_TXPTR_Msk & ((value) << SSC_TPR_TXPTR_Pos))) +/* -------- SSC_TCR : (SSC Offset: 0x10C) Transmit Counter Register -------- */ +#define SSC_TCR_TXCTR_Pos 0 +#define SSC_TCR_TXCTR_Msk (0xffffu << SSC_TCR_TXCTR_Pos) /**< \brief (SSC_TCR) Transmit Counter Register */ +#define SSC_TCR_TXCTR(value) ((SSC_TCR_TXCTR_Msk & ((value) << SSC_TCR_TXCTR_Pos))) +/* -------- SSC_RNPR : (SSC Offset: 0x110) Receive Next Pointer Register -------- */ +#define SSC_RNPR_RXNPTR_Pos 0 +#define SSC_RNPR_RXNPTR_Msk (0xffffffffu << SSC_RNPR_RXNPTR_Pos) /**< \brief (SSC_RNPR) Receive Next Pointer */ +#define SSC_RNPR_RXNPTR(value) ((SSC_RNPR_RXNPTR_Msk & ((value) << SSC_RNPR_RXNPTR_Pos))) +/* -------- SSC_RNCR : (SSC Offset: 0x114) Receive Next Counter Register -------- */ +#define SSC_RNCR_RXNCTR_Pos 0 +#define SSC_RNCR_RXNCTR_Msk (0xffffu << SSC_RNCR_RXNCTR_Pos) /**< \brief (SSC_RNCR) Receive Next Counter */ +#define SSC_RNCR_RXNCTR(value) ((SSC_RNCR_RXNCTR_Msk & ((value) << SSC_RNCR_RXNCTR_Pos))) +/* -------- SSC_TNPR : (SSC Offset: 0x118) Transmit Next Pointer Register -------- */ +#define SSC_TNPR_TXNPTR_Pos 0 +#define SSC_TNPR_TXNPTR_Msk (0xffffffffu << SSC_TNPR_TXNPTR_Pos) /**< \brief (SSC_TNPR) Transmit Next Pointer */ +#define SSC_TNPR_TXNPTR(value) ((SSC_TNPR_TXNPTR_Msk & ((value) << SSC_TNPR_TXNPTR_Pos))) +/* -------- SSC_TNCR : (SSC Offset: 0x11C) Transmit Next Counter Register -------- */ +#define SSC_TNCR_TXNCTR_Pos 0 +#define SSC_TNCR_TXNCTR_Msk (0xffffu << SSC_TNCR_TXNCTR_Pos) /**< \brief (SSC_TNCR) Transmit Counter Next */ +#define SSC_TNCR_TXNCTR(value) ((SSC_TNCR_TXNCTR_Msk & ((value) << SSC_TNCR_TXNCTR_Pos))) +/* -------- SSC_PTCR : (SSC Offset: 0x120) Transfer Control Register -------- */ +#define SSC_PTCR_RXTEN (0x1u << 0) /**< \brief (SSC_PTCR) Receiver Transfer Enable */ +#define SSC_PTCR_RXTDIS (0x1u << 1) /**< \brief (SSC_PTCR) Receiver Transfer Disable */ +#define SSC_PTCR_TXTEN (0x1u << 8) /**< \brief (SSC_PTCR) Transmitter Transfer Enable */ +#define SSC_PTCR_TXTDIS (0x1u << 9) /**< \brief (SSC_PTCR) Transmitter Transfer Disable */ +/* -------- SSC_PTSR : (SSC Offset: 0x124) Transfer Status Register -------- */ +#define SSC_PTSR_RXTEN (0x1u << 0) /**< \brief (SSC_PTSR) Receiver Transfer Enable */ +#define SSC_PTSR_TXTEN (0x1u << 8) /**< \brief (SSC_PTSR) Transmitter Transfer Enable */ + +/*@}*/ + + +#endif /* _SAM4S_SSC_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_supc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_supc.h new file mode 100644 index 0000000..4ab840f --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_supc.h @@ -0,0 +1,312 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_SUPC_COMPONENT_ +#define _SAM4S_SUPC_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Supply Controller */ +/* ============================================================================= */ +/** \addtogroup SAM4S_SUPC Supply Controller */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Supc hardware registers */ +typedef struct { + __O uint32_t SUPC_CR; /**< \brief (Supc Offset: 0x00) Supply Controller Control Register */ + __IO uint32_t SUPC_SMMR; /**< \brief (Supc Offset: 0x04) Supply Controller Supply Monitor Mode Register */ + __IO uint32_t SUPC_MR; /**< \brief (Supc Offset: 0x08) Supply Controller Mode Register */ + __IO uint32_t SUPC_WUMR; /**< \brief (Supc Offset: 0x0C) Supply Controller Wake-up Mode Register */ + __IO uint32_t SUPC_WUIR; /**< \brief (Supc Offset: 0x10) Supply Controller Wake-up Inputs Register */ + __I uint32_t SUPC_SR; /**< \brief (Supc Offset: 0x14) Supply Controller Status Register */ +} Supc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- SUPC_CR : (SUPC Offset: 0x00) Supply Controller Control Register -------- */ +#define SUPC_CR_VROFF (0x1u << 2) /**< \brief (SUPC_CR) Voltage Regulator Off */ +#define SUPC_CR_VROFF_NO_EFFECT (0x0u << 2) /**< \brief (SUPC_CR) no effect. */ +#define SUPC_CR_VROFF_STOP_VREG (0x1u << 2) /**< \brief (SUPC_CR) if KEY is correct, asserts the vddcore_nreset and stops the voltage regulator. */ +#define SUPC_CR_XTALSEL (0x1u << 3) /**< \brief (SUPC_CR) Crystal Oscillator Select */ +#define SUPC_CR_XTALSEL_NO_EFFECT (0x0u << 3) /**< \brief (SUPC_CR) no effect. */ +#define SUPC_CR_XTALSEL_CRYSTAL_SEL (0x1u << 3) /**< \brief (SUPC_CR) if KEY is correct, switches the slow clock on the crystal oscillator output. */ +#define SUPC_CR_KEY_Pos 24 +#define SUPC_CR_KEY_Msk (0xffu << SUPC_CR_KEY_Pos) /**< \brief (SUPC_CR) Password */ +#define SUPC_CR_KEY_PASSWD (0xA5u << 24) /**< \brief (SUPC_CR) Writing any other value in this field aborts the write operation. */ +/* -------- SUPC_SMMR : (SUPC Offset: 0x04) Supply Controller Supply Monitor Mode Register -------- */ +#define SUPC_SMMR_SMTH_Pos 0 +#define SUPC_SMMR_SMTH_Msk (0xfu << SUPC_SMMR_SMTH_Pos) /**< \brief (SUPC_SMMR) Supply Monitor Threshold */ +#define SUPC_SMMR_SMTH(value) ((SUPC_SMMR_SMTH_Msk & ((value) << SUPC_SMMR_SMTH_Pos))) +#define SUPC_SMMR_SMSMPL_Pos 8 +#define SUPC_SMMR_SMSMPL_Msk (0x7u << SUPC_SMMR_SMSMPL_Pos) /**< \brief (SUPC_SMMR) Supply Monitor Sampling Period */ +#define SUPC_SMMR_SMSMPL_SMD (0x0u << 8) /**< \brief (SUPC_SMMR) Supply Monitor disabled */ +#define SUPC_SMMR_SMSMPL_CSM (0x1u << 8) /**< \brief (SUPC_SMMR) Continuous Supply Monitor */ +#define SUPC_SMMR_SMSMPL_32SLCK (0x2u << 8) /**< \brief (SUPC_SMMR) Supply Monitor enabled one SLCK period every 32 SLCK periods */ +#define SUPC_SMMR_SMSMPL_256SLCK (0x3u << 8) /**< \brief (SUPC_SMMR) Supply Monitor enabled one SLCK period every 256 SLCK periods */ +#define SUPC_SMMR_SMSMPL_2048SLCK (0x4u << 8) /**< \brief (SUPC_SMMR) Supply Monitor enabled one SLCK period every 2,048 SLCK periods */ +#define SUPC_SMMR_SMRSTEN (0x1u << 12) /**< \brief (SUPC_SMMR) Supply Monitor Reset Enable */ +#define SUPC_SMMR_SMRSTEN_NOT_ENABLE (0x0u << 12) /**< \brief (SUPC_SMMR) the core reset signal "vddcore_nreset" is not affected when a supply monitor detection occurs. */ +#define SUPC_SMMR_SMRSTEN_ENABLE (0x1u << 12) /**< \brief (SUPC_SMMR) the core reset signal, vddcore_nreset is asserted when a supply monitor detection occurs. */ +#define SUPC_SMMR_SMIEN (0x1u << 13) /**< \brief (SUPC_SMMR) Supply Monitor Interrupt Enable */ +#define SUPC_SMMR_SMIEN_NOT_ENABLE (0x0u << 13) /**< \brief (SUPC_SMMR) the SUPC interrupt signal is not affected when a supply monitor detection occurs. */ +#define SUPC_SMMR_SMIEN_ENABLE (0x1u << 13) /**< \brief (SUPC_SMMR) the SUPC interrupt signal is asserted when a supply monitor detection occurs. */ +/* -------- SUPC_MR : (SUPC Offset: 0x08) Supply Controller Mode Register -------- */ +#define SUPC_MR_BODRSTEN (0x1u << 12) /**< \brief (SUPC_MR) Brownout Detector Reset Enable */ +#define SUPC_MR_BODRSTEN_NOT_ENABLE (0x0u << 12) /**< \brief (SUPC_MR) the core reset signal "vddcore_nreset" is not affected when a brownout detection occurs. */ +#define SUPC_MR_BODRSTEN_ENABLE (0x1u << 12) /**< \brief (SUPC_MR) the core reset signal, vddcore_nreset is asserted when a brownout detection occurs. */ +#define SUPC_MR_BODDIS (0x1u << 13) /**< \brief (SUPC_MR) Brownout Detector Disable */ +#define SUPC_MR_BODDIS_ENABLE (0x0u << 13) /**< \brief (SUPC_MR) the core brownout detector is enabled. */ +#define SUPC_MR_BODDIS_DISABLE (0x1u << 13) /**< \brief (SUPC_MR) the core brownout detector is disabled. */ +#define SUPC_MR_ONREG (0x1u << 14) /**< \brief (SUPC_MR) Voltage Regulator enable */ +#define SUPC_MR_ONREG_ONREG_UNUSED (0x0u << 14) /**< \brief (SUPC_MR) Internal voltage regulator is not used (external power supply is used) */ +#define SUPC_MR_ONREG_ONREG_USED (0x1u << 14) /**< \brief (SUPC_MR) internal voltage regulator is used */ +#define SUPC_MR_OSCBYPASS (0x1u << 20) /**< \brief (SUPC_MR) Oscillator Bypass */ +#define SUPC_MR_OSCBYPASS_NO_EFFECT (0x0u << 20) /**< \brief (SUPC_MR) no effect. Clock selection depends on XTALSEL value. */ +#define SUPC_MR_OSCBYPASS_BYPASS (0x1u << 20) /**< \brief (SUPC_MR) the 32-KHz XTAL oscillator is selected and is put in bypass mode. */ +#define SUPC_MR_KEY_Pos 24 +#define SUPC_MR_KEY_Msk (0xffu << SUPC_MR_KEY_Pos) /**< \brief (SUPC_MR) Password Key */ +#define SUPC_MR_KEY_PASSWD (0xA5u << 24) /**< \brief (SUPC_MR) Writing any other value in this field aborts the write operation. */ +/* -------- SUPC_WUMR : (SUPC Offset: 0x0C) Supply Controller Wake-up Mode Register -------- */ +#define SUPC_WUMR_SMEN (0x1u << 1) /**< \brief (SUPC_WUMR) Supply Monitor Wake-up Enable */ +#define SUPC_WUMR_SMEN_NOT_ENABLE (0x0u << 1) /**< \brief (SUPC_WUMR) the supply monitor detection has no wake-up effect. */ +#define SUPC_WUMR_SMEN_ENABLE (0x1u << 1) /**< \brief (SUPC_WUMR) the supply monitor detection forces the wake-up of the core power supply. */ +#define SUPC_WUMR_RTTEN (0x1u << 2) /**< \brief (SUPC_WUMR) Real Time Timer Wake-up Enable */ +#define SUPC_WUMR_RTTEN_NOT_ENABLE (0x0u << 2) /**< \brief (SUPC_WUMR) the RTT alarm signal has no wake-up effect. */ +#define SUPC_WUMR_RTTEN_ENABLE (0x1u << 2) /**< \brief (SUPC_WUMR) the RTT alarm signal forces the wake-up of the core power supply. */ +#define SUPC_WUMR_RTCEN (0x1u << 3) /**< \brief (SUPC_WUMR) Real Time Clock Wake-up Enable */ +#define SUPC_WUMR_RTCEN_NOT_ENABLE (0x0u << 3) /**< \brief (SUPC_WUMR) the RTC alarm signal has no wake-up effect. */ +#define SUPC_WUMR_RTCEN_ENABLE (0x1u << 3) /**< \brief (SUPC_WUMR) the RTC alarm signal forces the wake-up of the core power supply. */ +#define SUPC_WUMR_LPDBCEN0 (0x1u << 5) /**< \brief (SUPC_WUMR) Low power Debouncer ENable WKUP0 */ +#define SUPC_WUMR_LPDBCEN0_NOT_ENABLE (0x0u << 5) /**< \brief (SUPC_WUMR) the WKUP0 input pin is not connected with low power debouncer. */ +#define SUPC_WUMR_LPDBCEN0_ENABLE (0x1u << 5) /**< \brief (SUPC_WUMR) the WKUP0 input pin is connected with low power debouncer and can force a core wake-up. */ +#define SUPC_WUMR_LPDBCEN1 (0x1u << 6) /**< \brief (SUPC_WUMR) Low power Debouncer ENable WKUP1 */ +#define SUPC_WUMR_LPDBCEN1_NOT_ENABLE (0x0u << 6) /**< \brief (SUPC_WUMR) the WKUP1input pin is not connected with low power debouncer. */ +#define SUPC_WUMR_LPDBCEN1_ENABLE (0x1u << 6) /**< \brief (SUPC_WUMR) the WKUP1 input pin is connected with low power debouncer and can force a core wake-up. */ +#define SUPC_WUMR_LPDBCCLR (0x1u << 7) /**< \brief (SUPC_WUMR) Low power Debouncer Clear */ +#define SUPC_WUMR_LPDBCCLR_NOT_ENABLE (0x0u << 7) /**< \brief (SUPC_WUMR) a low power debounce event does not create an immediate clear on first half GPBR registers. */ +#define SUPC_WUMR_LPDBCCLR_ENABLE (0x1u << 7) /**< \brief (SUPC_WUMR) a low power debounce event on WKUP0 or WKUP1 generates an immediate clear on first half GPBR registers. */ +#define SUPC_WUMR_WKUPDBC_Pos 12 +#define SUPC_WUMR_WKUPDBC_Msk (0x7u << SUPC_WUMR_WKUPDBC_Pos) /**< \brief (SUPC_WUMR) Wake-up Inputs Debouncer Period */ +#define SUPC_WUMR_WKUPDBC_IMMEDIATE (0x0u << 12) /**< \brief (SUPC_WUMR) Immediate, no debouncing, detected active at least on one Slow Clock edge. */ +#define SUPC_WUMR_WKUPDBC_3_SCLK (0x1u << 12) /**< \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 3 SLCK periods */ +#define SUPC_WUMR_WKUPDBC_32_SCLK (0x2u << 12) /**< \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 32 SLCK periods */ +#define SUPC_WUMR_WKUPDBC_512_SCLK (0x3u << 12) /**< \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 512 SLCK periods */ +#define SUPC_WUMR_WKUPDBC_4096_SCLK (0x4u << 12) /**< \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 4,096 SLCK periods */ +#define SUPC_WUMR_WKUPDBC_32768_SCLK (0x5u << 12) /**< \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 32,768 SLCK periods */ +#define SUPC_WUMR_LPDBC_Pos 16 +#define SUPC_WUMR_LPDBC_Msk (0x7u << SUPC_WUMR_LPDBC_Pos) /**< \brief (SUPC_WUMR) Low Power DeBounCer Period */ +#define SUPC_WUMR_LPDBC_DISABLE (0x0u << 16) /**< \brief (SUPC_WUMR) Disable the low power debouncer. */ +#define SUPC_WUMR_LPDBC_2_RTCOUT0 (0x1u << 16) /**< \brief (SUPC_WUMR) WKUP0/1 in its active state for at least 2 RTCOUT0 periods */ +#define SUPC_WUMR_LPDBC_3_RTCOUT0 (0x2u << 16) /**< \brief (SUPC_WUMR) WKUP0/1 in its active state for at least 3 RTCOUT0 periods */ +#define SUPC_WUMR_LPDBC_4_RTCOUT0 (0x3u << 16) /**< \brief (SUPC_WUMR) WKUP0/1 in its active state for at least 4 RTCOUT0 periods */ +#define SUPC_WUMR_LPDBC_5_RTCOUT0 (0x4u << 16) /**< \brief (SUPC_WUMR) WKUP0/1 in its active state for at least 5 RTCOUT0 periods */ +#define SUPC_WUMR_LPDBC_6_RTCOUT0 (0x5u << 16) /**< \brief (SUPC_WUMR) WKUP0/1 in its active state for at least 6 RTCOUT0 periods */ +#define SUPC_WUMR_LPDBC_7_RTCOUT0 (0x6u << 16) /**< \brief (SUPC_WUMR) WKUP0/1 in its active state for at least 7 RTCOUT0 periods */ +#define SUPC_WUMR_LPDBC_8_RTCOUT0 (0x7u << 16) /**< \brief (SUPC_WUMR) WKUP0/1 in its active state for at least 8 RTCOUT0 periods */ +/* -------- SUPC_WUIR : (SUPC Offset: 0x10) Supply Controller Wake-up Inputs Register -------- */ +#define SUPC_WUIR_WKUPEN0 (0x1u << 0) /**< \brief (SUPC_WUIR) Wake-up Input Enable 0 */ +#define SUPC_WUIR_WKUPEN0_DISABLE (0x0u << 0) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN0_ENABLE (0x1u << 0) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN1 (0x1u << 1) /**< \brief (SUPC_WUIR) Wake-up Input Enable 1 */ +#define SUPC_WUIR_WKUPEN1_DISABLE (0x0u << 1) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN1_ENABLE (0x1u << 1) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN2 (0x1u << 2) /**< \brief (SUPC_WUIR) Wake-up Input Enable 2 */ +#define SUPC_WUIR_WKUPEN2_DISABLE (0x0u << 2) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN2_ENABLE (0x1u << 2) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN3 (0x1u << 3) /**< \brief (SUPC_WUIR) Wake-up Input Enable 3 */ +#define SUPC_WUIR_WKUPEN3_DISABLE (0x0u << 3) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN3_ENABLE (0x1u << 3) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN4 (0x1u << 4) /**< \brief (SUPC_WUIR) Wake-up Input Enable 4 */ +#define SUPC_WUIR_WKUPEN4_DISABLE (0x0u << 4) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN4_ENABLE (0x1u << 4) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN5 (0x1u << 5) /**< \brief (SUPC_WUIR) Wake-up Input Enable 5 */ +#define SUPC_WUIR_WKUPEN5_DISABLE (0x0u << 5) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN5_ENABLE (0x1u << 5) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN6 (0x1u << 6) /**< \brief (SUPC_WUIR) Wake-up Input Enable 6 */ +#define SUPC_WUIR_WKUPEN6_DISABLE (0x0u << 6) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN6_ENABLE (0x1u << 6) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN7 (0x1u << 7) /**< \brief (SUPC_WUIR) Wake-up Input Enable 7 */ +#define SUPC_WUIR_WKUPEN7_DISABLE (0x0u << 7) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN7_ENABLE (0x1u << 7) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN8 (0x1u << 8) /**< \brief (SUPC_WUIR) Wake-up Input Enable 8 */ +#define SUPC_WUIR_WKUPEN8_DISABLE (0x0u << 8) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN8_ENABLE (0x1u << 8) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN9 (0x1u << 9) /**< \brief (SUPC_WUIR) Wake-up Input Enable 9 */ +#define SUPC_WUIR_WKUPEN9_DISABLE (0x0u << 9) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN9_ENABLE (0x1u << 9) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN10 (0x1u << 10) /**< \brief (SUPC_WUIR) Wake-up Input Enable 10 */ +#define SUPC_WUIR_WKUPEN10_DISABLE (0x0u << 10) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN10_ENABLE (0x1u << 10) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN11 (0x1u << 11) /**< \brief (SUPC_WUIR) Wake-up Input Enable 11 */ +#define SUPC_WUIR_WKUPEN11_DISABLE (0x0u << 11) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN11_ENABLE (0x1u << 11) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN12 (0x1u << 12) /**< \brief (SUPC_WUIR) Wake-up Input Enable 12 */ +#define SUPC_WUIR_WKUPEN12_DISABLE (0x0u << 12) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN12_ENABLE (0x1u << 12) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN13 (0x1u << 13) /**< \brief (SUPC_WUIR) Wake-up Input Enable 13 */ +#define SUPC_WUIR_WKUPEN13_DISABLE (0x0u << 13) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN13_ENABLE (0x1u << 13) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN14 (0x1u << 14) /**< \brief (SUPC_WUIR) Wake-up Input Enable 14 */ +#define SUPC_WUIR_WKUPEN14_DISABLE (0x0u << 14) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN14_ENABLE (0x1u << 14) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPEN15 (0x1u << 15) /**< \brief (SUPC_WUIR) Wake-up Input Enable 15 */ +#define SUPC_WUIR_WKUPEN15_DISABLE (0x0u << 15) /**< \brief (SUPC_WUIR) the corresponding wake-up input has no wake-up effect. */ +#define SUPC_WUIR_WKUPEN15_ENABLE (0x1u << 15) /**< \brief (SUPC_WUIR) the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT0 (0x1u << 16) /**< \brief (SUPC_WUIR) Wake-up Input Type 0 */ +#define SUPC_WUIR_WKUPT0_LOW (0x0u << 16) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT0_HIGH (0x1u << 16) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT1 (0x1u << 17) /**< \brief (SUPC_WUIR) Wake-up Input Type 1 */ +#define SUPC_WUIR_WKUPT1_LOW (0x0u << 17) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT1_HIGH (0x1u << 17) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT2 (0x1u << 18) /**< \brief (SUPC_WUIR) Wake-up Input Type 2 */ +#define SUPC_WUIR_WKUPT2_LOW (0x0u << 18) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT2_HIGH (0x1u << 18) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT3 (0x1u << 19) /**< \brief (SUPC_WUIR) Wake-up Input Type 3 */ +#define SUPC_WUIR_WKUPT3_LOW (0x0u << 19) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT3_HIGH (0x1u << 19) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT4 (0x1u << 20) /**< \brief (SUPC_WUIR) Wake-up Input Type 4 */ +#define SUPC_WUIR_WKUPT4_LOW (0x0u << 20) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT4_HIGH (0x1u << 20) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT5 (0x1u << 21) /**< \brief (SUPC_WUIR) Wake-up Input Type 5 */ +#define SUPC_WUIR_WKUPT5_LOW (0x0u << 21) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT5_HIGH (0x1u << 21) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT6 (0x1u << 22) /**< \brief (SUPC_WUIR) Wake-up Input Type 6 */ +#define SUPC_WUIR_WKUPT6_LOW (0x0u << 22) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT6_HIGH (0x1u << 22) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT7 (0x1u << 23) /**< \brief (SUPC_WUIR) Wake-up Input Type 7 */ +#define SUPC_WUIR_WKUPT7_LOW (0x0u << 23) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT7_HIGH (0x1u << 23) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT8 (0x1u << 24) /**< \brief (SUPC_WUIR) Wake-up Input Type 8 */ +#define SUPC_WUIR_WKUPT8_LOW (0x0u << 24) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT8_HIGH (0x1u << 24) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT9 (0x1u << 25) /**< \brief (SUPC_WUIR) Wake-up Input Type 9 */ +#define SUPC_WUIR_WKUPT9_LOW (0x0u << 25) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT9_HIGH (0x1u << 25) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT10 (0x1u << 26) /**< \brief (SUPC_WUIR) Wake-up Input Type 10 */ +#define SUPC_WUIR_WKUPT10_LOW (0x0u << 26) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT10_HIGH (0x1u << 26) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT11 (0x1u << 27) /**< \brief (SUPC_WUIR) Wake-up Input Type 11 */ +#define SUPC_WUIR_WKUPT11_LOW (0x0u << 27) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT11_HIGH (0x1u << 27) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT12 (0x1u << 28) /**< \brief (SUPC_WUIR) Wake-up Input Type 12 */ +#define SUPC_WUIR_WKUPT12_LOW (0x0u << 28) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT12_HIGH (0x1u << 28) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT13 (0x1u << 29) /**< \brief (SUPC_WUIR) Wake-up Input Type 13 */ +#define SUPC_WUIR_WKUPT13_LOW (0x0u << 29) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT13_HIGH (0x1u << 29) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT14 (0x1u << 30) /**< \brief (SUPC_WUIR) Wake-up Input Type 14 */ +#define SUPC_WUIR_WKUPT14_LOW (0x0u << 30) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT14_HIGH (0x1u << 30) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT15 (0x1u << 31) /**< \brief (SUPC_WUIR) Wake-up Input Type 15 */ +#define SUPC_WUIR_WKUPT15_LOW (0x0u << 31) /**< \brief (SUPC_WUIR) a low level for a period defined by WKUPDBC on the corresponding wake-up input forces the wake-up of the core power supply. */ +#define SUPC_WUIR_WKUPT15_HIGH (0x1u << 31) /**< \brief (SUPC_WUIR) a high level for a period defined by WKUPDBC on the correspond-ing wake-up input forces the wake-up of the core power supply. */ +/* -------- SUPC_SR : (SUPC Offset: 0x14) Supply Controller Status Register -------- */ +#define SUPC_SR_WKUPS (0x1u << 1) /**< \brief (SUPC_SR) WKUP Wake-up Status */ +#define SUPC_SR_WKUPS_NO (0x0u << 1) /**< \brief (SUPC_SR) no wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. */ +#define SUPC_SR_WKUPS_PRESENT (0x1u << 1) /**< \brief (SUPC_SR) at least one wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. */ +#define SUPC_SR_SMWS (0x1u << 2) /**< \brief (SUPC_SR) Supply Monitor Detection Wake-up Status */ +#define SUPC_SR_SMWS_NO (0x0u << 2) /**< \brief (SUPC_SR) no wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR. */ +#define SUPC_SR_SMWS_PRESENT (0x1u << 2) /**< \brief (SUPC_SR) at least one wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR. */ +#define SUPC_SR_BODRSTS (0x1u << 3) /**< \brief (SUPC_SR) Brownout Detector Reset Status */ +#define SUPC_SR_BODRSTS_NO (0x0u << 3) /**< \brief (SUPC_SR) no core brownout rising edge event has been detected since the last read of the SUPC_SR. */ +#define SUPC_SR_BODRSTS_PRESENT (0x1u << 3) /**< \brief (SUPC_SR) at least one brownout output rising edge event has been detected since the last read of the SUPC_SR. */ +#define SUPC_SR_SMRSTS (0x1u << 4) /**< \brief (SUPC_SR) Supply Monitor Reset Status */ +#define SUPC_SR_SMRSTS_NO (0x0u << 4) /**< \brief (SUPC_SR) no supply monitor detection has generated a core reset since the last read of the SUPC_SR. */ +#define SUPC_SR_SMRSTS_PRESENT (0x1u << 4) /**< \brief (SUPC_SR) at least one supply monitor detection has generated a core reset since the last read of the SUPC_SR. */ +#define SUPC_SR_SMS (0x1u << 5) /**< \brief (SUPC_SR) Supply Monitor Status */ +#define SUPC_SR_SMS_NO (0x0u << 5) /**< \brief (SUPC_SR) no supply monitor detection since the last read of SUPC_SR. */ +#define SUPC_SR_SMS_PRESENT (0x1u << 5) /**< \brief (SUPC_SR) at least one supply monitor detection since the last read of SUPC_SR. */ +#define SUPC_SR_SMOS (0x1u << 6) /**< \brief (SUPC_SR) Supply Monitor Output Status */ +#define SUPC_SR_SMOS_HIGH (0x0u << 6) /**< \brief (SUPC_SR) the supply monitor detected VDDIO higher than its threshold at its last measurement. */ +#define SUPC_SR_SMOS_LOW (0x1u << 6) /**< \brief (SUPC_SR) the supply monitor detected VDDIO lower than its threshold at its last measurement. */ +#define SUPC_SR_OSCSEL (0x1u << 7) /**< \brief (SUPC_SR) 32-kHz Oscillator Selection Status */ +#define SUPC_SR_OSCSEL_RC (0x0u << 7) /**< \brief (SUPC_SR) the slow clock, SLCK is generated by the embedded 32-kHz RC oscillator. */ +#define SUPC_SR_OSCSEL_CRYST (0x1u << 7) /**< \brief (SUPC_SR) the slow clock, SLCK is generated by the 32-kHz crystal oscillator. */ +#define SUPC_SR_LPDBCS0 (0x1u << 13) /**< \brief (SUPC_SR) Low Power Debouncer Wake-up Status on WKUP0 */ +#define SUPC_SR_LPDBCS0_NO (0x0u << 13) /**< \brief (SUPC_SR) no wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR. */ +#define SUPC_SR_LPDBCS0_PRESENT (0x1u << 13) /**< \brief (SUPC_SR) at least one wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR. */ +#define SUPC_SR_LPDBCS1 (0x1u << 14) /**< \brief (SUPC_SR) Low Power Debouncer Wake-up Status on WKUP1 */ +#define SUPC_SR_LPDBCS1_NO (0x0u << 14) /**< \brief (SUPC_SR) no wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR. */ +#define SUPC_SR_LPDBCS1_PRESENT (0x1u << 14) /**< \brief (SUPC_SR) at least one wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR. */ +#define SUPC_SR_WKUPIS0 (0x1u << 16) /**< \brief (SUPC_SR) WKUP Input Status 0 */ +#define SUPC_SR_WKUPIS0_DIS (0x0u << 16) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS0_EN (0x1u << 16) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS1 (0x1u << 17) /**< \brief (SUPC_SR) WKUP Input Status 1 */ +#define SUPC_SR_WKUPIS1_DIS (0x0u << 17) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS1_EN (0x1u << 17) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS2 (0x1u << 18) /**< \brief (SUPC_SR) WKUP Input Status 2 */ +#define SUPC_SR_WKUPIS2_DIS (0x0u << 18) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS2_EN (0x1u << 18) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS3 (0x1u << 19) /**< \brief (SUPC_SR) WKUP Input Status 3 */ +#define SUPC_SR_WKUPIS3_DIS (0x0u << 19) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS3_EN (0x1u << 19) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS4 (0x1u << 20) /**< \brief (SUPC_SR) WKUP Input Status 4 */ +#define SUPC_SR_WKUPIS4_DIS (0x0u << 20) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS4_EN (0x1u << 20) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS5 (0x1u << 21) /**< \brief (SUPC_SR) WKUP Input Status 5 */ +#define SUPC_SR_WKUPIS5_DIS (0x0u << 21) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS5_EN (0x1u << 21) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS6 (0x1u << 22) /**< \brief (SUPC_SR) WKUP Input Status 6 */ +#define SUPC_SR_WKUPIS6_DIS (0x0u << 22) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS6_EN (0x1u << 22) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS7 (0x1u << 23) /**< \brief (SUPC_SR) WKUP Input Status 7 */ +#define SUPC_SR_WKUPIS7_DIS (0x0u << 23) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS7_EN (0x1u << 23) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS8 (0x1u << 24) /**< \brief (SUPC_SR) WKUP Input Status 8 */ +#define SUPC_SR_WKUPIS8_DIS (0x0u << 24) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS8_EN (0x1u << 24) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS9 (0x1u << 25) /**< \brief (SUPC_SR) WKUP Input Status 9 */ +#define SUPC_SR_WKUPIS9_DIS (0x0u << 25) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS9_EN (0x1u << 25) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS10 (0x1u << 26) /**< \brief (SUPC_SR) WKUP Input Status 10 */ +#define SUPC_SR_WKUPIS10_DIS (0x0u << 26) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS10_EN (0x1u << 26) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS11 (0x1u << 27) /**< \brief (SUPC_SR) WKUP Input Status 11 */ +#define SUPC_SR_WKUPIS11_DIS (0x0u << 27) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS11_EN (0x1u << 27) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS12 (0x1u << 28) /**< \brief (SUPC_SR) WKUP Input Status 12 */ +#define SUPC_SR_WKUPIS12_DIS (0x0u << 28) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS12_EN (0x1u << 28) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS13 (0x1u << 29) /**< \brief (SUPC_SR) WKUP Input Status 13 */ +#define SUPC_SR_WKUPIS13_DIS (0x0u << 29) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS13_EN (0x1u << 29) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS14 (0x1u << 30) /**< \brief (SUPC_SR) WKUP Input Status 14 */ +#define SUPC_SR_WKUPIS14_DIS (0x0u << 30) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS14_EN (0x1u << 30) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS15 (0x1u << 31) /**< \brief (SUPC_SR) WKUP Input Status 15 */ +#define SUPC_SR_WKUPIS15_DIS (0x0u << 31) /**< \brief (SUPC_SR) the corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */ +#define SUPC_SR_WKUPIS15_EN (0x1u << 31) /**< \brief (SUPC_SR) the corresponding wake-up input was active at the time the debouncer triggered a wake-up event. */ + +/*@}*/ + + +#endif /* _SAM4S_SUPC_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_tc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_tc.h new file mode 100644 index 0000000..7f226cd --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_tc.h @@ -0,0 +1,308 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_TC_COMPONENT_ +#define _SAM4S_TC_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Timer Counter */ +/* ============================================================================= */ +/** \addtogroup SAM4S_TC Timer Counter */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief TcChannel hardware registers */ +typedef struct { + __O uint32_t TC_CCR; /**< \brief (TcChannel Offset: 0x0) Channel Control Register */ + __IO uint32_t TC_CMR; /**< \brief (TcChannel Offset: 0x4) Channel Mode Register */ + __IO uint32_t TC_SMMR; /**< \brief (TcChannel Offset: 0x8) Stepper Motor Mode Register */ + __I uint32_t Reserved1[1]; + __I uint32_t TC_CV; /**< \brief (TcChannel Offset: 0x10) Counter Value */ + __IO uint32_t TC_RA; /**< \brief (TcChannel Offset: 0x14) Register A */ + __IO uint32_t TC_RB; /**< \brief (TcChannel Offset: 0x18) Register B */ + __IO uint32_t TC_RC; /**< \brief (TcChannel Offset: 0x1C) Register C */ + __I uint32_t TC_SR; /**< \brief (TcChannel Offset: 0x20) Status Register */ + __O uint32_t TC_IER; /**< \brief (TcChannel Offset: 0x24) Interrupt Enable Register */ + __O uint32_t TC_IDR; /**< \brief (TcChannel Offset: 0x28) Interrupt Disable Register */ + __I uint32_t TC_IMR; /**< \brief (TcChannel Offset: 0x2C) Interrupt Mask Register */ + __I uint32_t Reserved2[4]; +} TcChannel; +/** \brief Tc hardware registers */ +#define TCCHANNEL_NUMBER 3 +typedef struct { + TcChannel TC_CHANNEL[TCCHANNEL_NUMBER]; /**< \brief (Tc Offset: 0x0) channel = 0 .. 2 */ + __O uint32_t TC_BCR; /**< \brief (Tc Offset: 0xC0) Block Control Register */ + __IO uint32_t TC_BMR; /**< \brief (Tc Offset: 0xC4) Block Mode Register */ + __O uint32_t TC_QIER; /**< \brief (Tc Offset: 0xC8) QDEC Interrupt Enable Register */ + __O uint32_t TC_QIDR; /**< \brief (Tc Offset: 0xCC) QDEC Interrupt Disable Register */ + __I uint32_t TC_QIMR; /**< \brief (Tc Offset: 0xD0) QDEC Interrupt Mask Register */ + __I uint32_t TC_QISR; /**< \brief (Tc Offset: 0xD4) QDEC Interrupt Status Register */ + __IO uint32_t TC_FMR; /**< \brief (Tc Offset: 0xD8) Fault Mode Register */ + __I uint32_t Reserved1[2]; + __IO uint32_t TC_WPMR; /**< \brief (Tc Offset: 0xE4) Write Protect Mode Register */ +} Tc; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- TC_CCR : (TC Offset: N/A) Channel Control Register -------- */ +#define TC_CCR_CLKEN (0x1u << 0) /**< \brief (TC_CCR) Counter Clock Enable Command */ +#define TC_CCR_CLKDIS (0x1u << 1) /**< \brief (TC_CCR) Counter Clock Disable Command */ +#define TC_CCR_SWTRG (0x1u << 2) /**< \brief (TC_CCR) Software Trigger Command */ +/* -------- TC_CMR : (TC Offset: N/A) Channel Mode Register -------- */ +#define TC_CMR_TCCLKS_Pos 0 +#define TC_CMR_TCCLKS_Msk (0x7u << TC_CMR_TCCLKS_Pos) /**< \brief (TC_CMR) Clock Selection */ +#define TC_CMR_TCCLKS_TIMER_CLOCK1 (0x0u << 0) /**< \brief (TC_CMR) Clock selected: internal TIMER_CLOCK1 clock signal (from PMC) */ +#define TC_CMR_TCCLKS_TIMER_CLOCK2 (0x1u << 0) /**< \brief (TC_CMR) Clock selected: internal TIMER_CLOCK2 clock signal (from PMC) */ +#define TC_CMR_TCCLKS_TIMER_CLOCK3 (0x2u << 0) /**< \brief (TC_CMR) Clock selected: internal TIMER_CLOCK3 clock signal (from PMC) */ +#define TC_CMR_TCCLKS_TIMER_CLOCK4 (0x3u << 0) /**< \brief (TC_CMR) Clock selected: internal TIMER_CLOCK4 clock signal (from PMC) */ +#define TC_CMR_TCCLKS_TIMER_CLOCK5 (0x4u << 0) /**< \brief (TC_CMR) Clock selected: internal TIMER_CLOCK5 clock signal (from PMC) */ +#define TC_CMR_TCCLKS_XC0 (0x5u << 0) /**< \brief (TC_CMR) Clock selected: XC0 */ +#define TC_CMR_TCCLKS_XC1 (0x6u << 0) /**< \brief (TC_CMR) Clock selected: XC1 */ +#define TC_CMR_TCCLKS_XC2 (0x7u << 0) /**< \brief (TC_CMR) Clock selected: XC2 */ +#define TC_CMR_CLKI (0x1u << 3) /**< \brief (TC_CMR) Clock Invert */ +#define TC_CMR_BURST_Pos 4 +#define TC_CMR_BURST_Msk (0x3u << TC_CMR_BURST_Pos) /**< \brief (TC_CMR) Burst Signal Selection */ +#define TC_CMR_BURST_NONE (0x0u << 4) /**< \brief (TC_CMR) The clock is not gated by an external signal. */ +#define TC_CMR_BURST_XC0 (0x1u << 4) /**< \brief (TC_CMR) XC0 is ANDed with the selected clock. */ +#define TC_CMR_BURST_XC1 (0x2u << 4) /**< \brief (TC_CMR) XC1 is ANDed with the selected clock. */ +#define TC_CMR_BURST_XC2 (0x3u << 4) /**< \brief (TC_CMR) XC2 is ANDed with the selected clock. */ +#define TC_CMR_LDBSTOP (0x1u << 6) /**< \brief (TC_CMR) Counter Clock Stopped with RB Loading */ +#define TC_CMR_LDBDIS (0x1u << 7) /**< \brief (TC_CMR) Counter Clock Disable with RB Loading */ +#define TC_CMR_ETRGEDG_Pos 8 +#define TC_CMR_ETRGEDG_Msk (0x3u << TC_CMR_ETRGEDG_Pos) /**< \brief (TC_CMR) External Trigger Edge Selection */ +#define TC_CMR_ETRGEDG_NONE (0x0u << 8) /**< \brief (TC_CMR) The clock is not gated by an external signal. */ +#define TC_CMR_ETRGEDG_RISING (0x1u << 8) /**< \brief (TC_CMR) Rising edge */ +#define TC_CMR_ETRGEDG_FALLING (0x2u << 8) /**< \brief (TC_CMR) Falling edge */ +#define TC_CMR_ETRGEDG_EDGE (0x3u << 8) /**< \brief (TC_CMR) Each edge */ +#define TC_CMR_ABETRG (0x1u << 10) /**< \brief (TC_CMR) TIOA or TIOB External Trigger Selection */ +#define TC_CMR_CPCTRG (0x1u << 14) /**< \brief (TC_CMR) RC Compare Trigger Enable */ +#define TC_CMR_WAVE (0x1u << 15) /**< \brief (TC_CMR) Waveform Mode */ +#define TC_CMR_LDRA_Pos 16 +#define TC_CMR_LDRA_Msk (0x3u << TC_CMR_LDRA_Pos) /**< \brief (TC_CMR) RA Loading Edge Selection */ +#define TC_CMR_LDRA_NONE (0x0u << 16) /**< \brief (TC_CMR) None */ +#define TC_CMR_LDRA_RISING (0x1u << 16) /**< \brief (TC_CMR) Rising edge of TIOA */ +#define TC_CMR_LDRA_FALLING (0x2u << 16) /**< \brief (TC_CMR) Falling edge of TIOA */ +#define TC_CMR_LDRA_EDGE (0x3u << 16) /**< \brief (TC_CMR) Each edge of TIOA */ +#define TC_CMR_LDRB_Pos 18 +#define TC_CMR_LDRB_Msk (0x3u << TC_CMR_LDRB_Pos) /**< \brief (TC_CMR) RB Loading Edge Selection */ +#define TC_CMR_LDRB_NONE (0x0u << 18) /**< \brief (TC_CMR) None */ +#define TC_CMR_LDRB_RISING (0x1u << 18) /**< \brief (TC_CMR) Rising edge of TIOA */ +#define TC_CMR_LDRB_FALLING (0x2u << 18) /**< \brief (TC_CMR) Falling edge of TIOA */ +#define TC_CMR_LDRB_EDGE (0x3u << 18) /**< \brief (TC_CMR) Each edge of TIOA */ +#define TC_CMR_CPCSTOP (0x1u << 6) /**< \brief (TC_CMR) Counter Clock Stopped with RC Compare */ +#define TC_CMR_CPCDIS (0x1u << 7) /**< \brief (TC_CMR) Counter Clock Disable with RC Compare */ +#define TC_CMR_EEVTEDG_Pos 8 +#define TC_CMR_EEVTEDG_Msk (0x3u << TC_CMR_EEVTEDG_Pos) /**< \brief (TC_CMR) External Event Edge Selection */ +#define TC_CMR_EEVTEDG_NONE (0x0u << 8) /**< \brief (TC_CMR) None */ +#define TC_CMR_EEVTEDG_RISING (0x1u << 8) /**< \brief (TC_CMR) Rising edge */ +#define TC_CMR_EEVTEDG_FALLING (0x2u << 8) /**< \brief (TC_CMR) Falling edge */ +#define TC_CMR_EEVTEDG_EDGE (0x3u << 8) /**< \brief (TC_CMR) Each edge */ +#define TC_CMR_EEVT_Pos 10 +#define TC_CMR_EEVT_Msk (0x3u << TC_CMR_EEVT_Pos) /**< \brief (TC_CMR) External Event Selection */ +#define TC_CMR_EEVT_TIOB (0x0u << 10) /**< \brief (TC_CMR) TIOB */ +#define TC_CMR_EEVT_XC0 (0x1u << 10) /**< \brief (TC_CMR) XC0 */ +#define TC_CMR_EEVT_XC1 (0x2u << 10) /**< \brief (TC_CMR) XC1 */ +#define TC_CMR_EEVT_XC2 (0x3u << 10) /**< \brief (TC_CMR) XC2 */ +#define TC_CMR_ENETRG (0x1u << 12) /**< \brief (TC_CMR) External Event Trigger Enable */ +#define TC_CMR_WAVSEL_Pos 13 +#define TC_CMR_WAVSEL_Msk (0x3u << TC_CMR_WAVSEL_Pos) /**< \brief (TC_CMR) Waveform Selection */ +#define TC_CMR_WAVSEL_UP (0x0u << 13) /**< \brief (TC_CMR) UP mode without automatic trigger on RC Compare */ +#define TC_CMR_WAVSEL_UPDOWN (0x1u << 13) /**< \brief (TC_CMR) UPDOWN mode without automatic trigger on RC Compare */ +#define TC_CMR_WAVSEL_UP_RC (0x2u << 13) /**< \brief (TC_CMR) UP mode with automatic trigger on RC Compare */ +#define TC_CMR_WAVSEL_UPDOWN_RC (0x3u << 13) /**< \brief (TC_CMR) UPDOWN mode with automatic trigger on RC Compare */ +#define TC_CMR_ACPA_Pos 16 +#define TC_CMR_ACPA_Msk (0x3u << TC_CMR_ACPA_Pos) /**< \brief (TC_CMR) RA Compare Effect on TIOA */ +#define TC_CMR_ACPA_NONE (0x0u << 16) /**< \brief (TC_CMR) None */ +#define TC_CMR_ACPA_SET (0x1u << 16) /**< \brief (TC_CMR) Set */ +#define TC_CMR_ACPA_CLEAR (0x2u << 16) /**< \brief (TC_CMR) Clear */ +#define TC_CMR_ACPA_TOGGLE (0x3u << 16) /**< \brief (TC_CMR) Toggle */ +#define TC_CMR_ACPC_Pos 18 +#define TC_CMR_ACPC_Msk (0x3u << TC_CMR_ACPC_Pos) /**< \brief (TC_CMR) RC Compare Effect on TIOA */ +#define TC_CMR_ACPC_NONE (0x0u << 18) /**< \brief (TC_CMR) None */ +#define TC_CMR_ACPC_SET (0x1u << 18) /**< \brief (TC_CMR) Set */ +#define TC_CMR_ACPC_CLEAR (0x2u << 18) /**< \brief (TC_CMR) Clear */ +#define TC_CMR_ACPC_TOGGLE (0x3u << 18) /**< \brief (TC_CMR) Toggle */ +#define TC_CMR_AEEVT_Pos 20 +#define TC_CMR_AEEVT_Msk (0x3u << TC_CMR_AEEVT_Pos) /**< \brief (TC_CMR) External Event Effect on TIOA */ +#define TC_CMR_AEEVT_NONE (0x0u << 20) /**< \brief (TC_CMR) None */ +#define TC_CMR_AEEVT_SET (0x1u << 20) /**< \brief (TC_CMR) Set */ +#define TC_CMR_AEEVT_CLEAR (0x2u << 20) /**< \brief (TC_CMR) Clear */ +#define TC_CMR_AEEVT_TOGGLE (0x3u << 20) /**< \brief (TC_CMR) Toggle */ +#define TC_CMR_ASWTRG_Pos 22 +#define TC_CMR_ASWTRG_Msk (0x3u << TC_CMR_ASWTRG_Pos) /**< \brief (TC_CMR) Software Trigger Effect on TIOA */ +#define TC_CMR_ASWTRG_NONE (0x0u << 22) /**< \brief (TC_CMR) None */ +#define TC_CMR_ASWTRG_SET (0x1u << 22) /**< \brief (TC_CMR) Set */ +#define TC_CMR_ASWTRG_CLEAR (0x2u << 22) /**< \brief (TC_CMR) Clear */ +#define TC_CMR_ASWTRG_TOGGLE (0x3u << 22) /**< \brief (TC_CMR) Toggle */ +#define TC_CMR_BCPB_Pos 24 +#define TC_CMR_BCPB_Msk (0x3u << TC_CMR_BCPB_Pos) /**< \brief (TC_CMR) RB Compare Effect on TIOB */ +#define TC_CMR_BCPB_NONE (0x0u << 24) /**< \brief (TC_CMR) None */ +#define TC_CMR_BCPB_SET (0x1u << 24) /**< \brief (TC_CMR) Set */ +#define TC_CMR_BCPB_CLEAR (0x2u << 24) /**< \brief (TC_CMR) Clear */ +#define TC_CMR_BCPB_TOGGLE (0x3u << 24) /**< \brief (TC_CMR) Toggle */ +#define TC_CMR_BCPC_Pos 26 +#define TC_CMR_BCPC_Msk (0x3u << TC_CMR_BCPC_Pos) /**< \brief (TC_CMR) RC Compare Effect on TIOB */ +#define TC_CMR_BCPC_NONE (0x0u << 26) /**< \brief (TC_CMR) None */ +#define TC_CMR_BCPC_SET (0x1u << 26) /**< \brief (TC_CMR) Set */ +#define TC_CMR_BCPC_CLEAR (0x2u << 26) /**< \brief (TC_CMR) Clear */ +#define TC_CMR_BCPC_TOGGLE (0x3u << 26) /**< \brief (TC_CMR) Toggle */ +#define TC_CMR_BEEVT_Pos 28 +#define TC_CMR_BEEVT_Msk (0x3u << TC_CMR_BEEVT_Pos) /**< \brief (TC_CMR) External Event Effect on TIOB */ +#define TC_CMR_BEEVT_NONE (0x0u << 28) /**< \brief (TC_CMR) None */ +#define TC_CMR_BEEVT_SET (0x1u << 28) /**< \brief (TC_CMR) Set */ +#define TC_CMR_BEEVT_CLEAR (0x2u << 28) /**< \brief (TC_CMR) Clear */ +#define TC_CMR_BEEVT_TOGGLE (0x3u << 28) /**< \brief (TC_CMR) Toggle */ +#define TC_CMR_BSWTRG_Pos 30 +#define TC_CMR_BSWTRG_Msk (0x3u << TC_CMR_BSWTRG_Pos) /**< \brief (TC_CMR) Software Trigger Effect on TIOB */ +#define TC_CMR_BSWTRG_NONE (0x0u << 30) /**< \brief (TC_CMR) None */ +#define TC_CMR_BSWTRG_SET (0x1u << 30) /**< \brief (TC_CMR) Set */ +#define TC_CMR_BSWTRG_CLEAR (0x2u << 30) /**< \brief (TC_CMR) Clear */ +#define TC_CMR_BSWTRG_TOGGLE (0x3u << 30) /**< \brief (TC_CMR) Toggle */ +/* -------- TC_SMMR : (TC Offset: N/A) Stepper Motor Mode Register -------- */ +#define TC_SMMR_GCEN (0x1u << 0) /**< \brief (TC_SMMR) Gray Count Enable */ +#define TC_SMMR_DOWN (0x1u << 1) /**< \brief (TC_SMMR) DOWN Count */ +/* -------- TC_CV : (TC Offset: N/A) Counter Value -------- */ +#define TC_CV_CV_Pos 0 +#define TC_CV_CV_Msk (0xffffffffu << TC_CV_CV_Pos) /**< \brief (TC_CV) Counter Value */ +/* -------- TC_RA : (TC Offset: N/A) Register A -------- */ +#define TC_RA_RA_Pos 0 +#define TC_RA_RA_Msk (0xffffffffu << TC_RA_RA_Pos) /**< \brief (TC_RA) Register A */ +#define TC_RA_RA(value) ((TC_RA_RA_Msk & ((value) << TC_RA_RA_Pos))) +/* -------- TC_RB : (TC Offset: N/A) Register B -------- */ +#define TC_RB_RB_Pos 0 +#define TC_RB_RB_Msk (0xffffffffu << TC_RB_RB_Pos) /**< \brief (TC_RB) Register B */ +#define TC_RB_RB(value) ((TC_RB_RB_Msk & ((value) << TC_RB_RB_Pos))) +/* -------- TC_RC : (TC Offset: N/A) Register C -------- */ +#define TC_RC_RC_Pos 0 +#define TC_RC_RC_Msk (0xffffffffu << TC_RC_RC_Pos) /**< \brief (TC_RC) Register C */ +#define TC_RC_RC(value) ((TC_RC_RC_Msk & ((value) << TC_RC_RC_Pos))) +/* -------- TC_SR : (TC Offset: N/A) Status Register -------- */ +#define TC_SR_COVFS (0x1u << 0) /**< \brief (TC_SR) Counter Overflow Status */ +#define TC_SR_LOVRS (0x1u << 1) /**< \brief (TC_SR) Load Overrun Status */ +#define TC_SR_CPAS (0x1u << 2) /**< \brief (TC_SR) RA Compare Status */ +#define TC_SR_CPBS (0x1u << 3) /**< \brief (TC_SR) RB Compare Status */ +#define TC_SR_CPCS (0x1u << 4) /**< \brief (TC_SR) RC Compare Status */ +#define TC_SR_LDRAS (0x1u << 5) /**< \brief (TC_SR) RA Loading Status */ +#define TC_SR_LDRBS (0x1u << 6) /**< \brief (TC_SR) RB Loading Status */ +#define TC_SR_ETRGS (0x1u << 7) /**< \brief (TC_SR) External Trigger Status */ +#define TC_SR_CLKSTA (0x1u << 16) /**< \brief (TC_SR) Clock Enabling Status */ +#define TC_SR_MTIOA (0x1u << 17) /**< \brief (TC_SR) TIOA Mirror */ +#define TC_SR_MTIOB (0x1u << 18) /**< \brief (TC_SR) TIOB Mirror */ +/* -------- TC_IER : (TC Offset: N/A) Interrupt Enable Register -------- */ +#define TC_IER_COVFS (0x1u << 0) /**< \brief (TC_IER) Counter Overflow */ +#define TC_IER_LOVRS (0x1u << 1) /**< \brief (TC_IER) Load Overrun */ +#define TC_IER_CPAS (0x1u << 2) /**< \brief (TC_IER) RA Compare */ +#define TC_IER_CPBS (0x1u << 3) /**< \brief (TC_IER) RB Compare */ +#define TC_IER_CPCS (0x1u << 4) /**< \brief (TC_IER) RC Compare */ +#define TC_IER_LDRAS (0x1u << 5) /**< \brief (TC_IER) RA Loading */ +#define TC_IER_LDRBS (0x1u << 6) /**< \brief (TC_IER) RB Loading */ +#define TC_IER_ETRGS (0x1u << 7) /**< \brief (TC_IER) External Trigger */ +/* -------- TC_IDR : (TC Offset: N/A) Interrupt Disable Register -------- */ +#define TC_IDR_COVFS (0x1u << 0) /**< \brief (TC_IDR) Counter Overflow */ +#define TC_IDR_LOVRS (0x1u << 1) /**< \brief (TC_IDR) Load Overrun */ +#define TC_IDR_CPAS (0x1u << 2) /**< \brief (TC_IDR) RA Compare */ +#define TC_IDR_CPBS (0x1u << 3) /**< \brief (TC_IDR) RB Compare */ +#define TC_IDR_CPCS (0x1u << 4) /**< \brief (TC_IDR) RC Compare */ +#define TC_IDR_LDRAS (0x1u << 5) /**< \brief (TC_IDR) RA Loading */ +#define TC_IDR_LDRBS (0x1u << 6) /**< \brief (TC_IDR) RB Loading */ +#define TC_IDR_ETRGS (0x1u << 7) /**< \brief (TC_IDR) External Trigger */ +/* -------- TC_IMR : (TC Offset: N/A) Interrupt Mask Register -------- */ +#define TC_IMR_COVFS (0x1u << 0) /**< \brief (TC_IMR) Counter Overflow */ +#define TC_IMR_LOVRS (0x1u << 1) /**< \brief (TC_IMR) Load Overrun */ +#define TC_IMR_CPAS (0x1u << 2) /**< \brief (TC_IMR) RA Compare */ +#define TC_IMR_CPBS (0x1u << 3) /**< \brief (TC_IMR) RB Compare */ +#define TC_IMR_CPCS (0x1u << 4) /**< \brief (TC_IMR) RC Compare */ +#define TC_IMR_LDRAS (0x1u << 5) /**< \brief (TC_IMR) RA Loading */ +#define TC_IMR_LDRBS (0x1u << 6) /**< \brief (TC_IMR) RB Loading */ +#define TC_IMR_ETRGS (0x1u << 7) /**< \brief (TC_IMR) External Trigger */ +/* -------- TC_BCR : (TC Offset: 0xC0) Block Control Register -------- */ +#define TC_BCR_SYNC (0x1u << 0) /**< \brief (TC_BCR) Synchro Command */ +/* -------- TC_BMR : (TC Offset: 0xC4) Block Mode Register -------- */ +#define TC_BMR_TC0XC0S_Pos 0 +#define TC_BMR_TC0XC0S_Msk (0x3u << TC_BMR_TC0XC0S_Pos) /**< \brief (TC_BMR) External Clock Signal 0 Selection */ +#define TC_BMR_TC0XC0S_TCLK0 (0x0u << 0) /**< \brief (TC_BMR) Signal connected to XC0: TCLK0 */ +#define TC_BMR_TC0XC0S_TIOA1 (0x2u << 0) /**< \brief (TC_BMR) Signal connected to XC0: TIOA1 */ +#define TC_BMR_TC0XC0S_TIOA2 (0x3u << 0) /**< \brief (TC_BMR) Signal connected to XC0: TIOA2 */ +#define TC_BMR_TC1XC1S_Pos 2 +#define TC_BMR_TC1XC1S_Msk (0x3u << TC_BMR_TC1XC1S_Pos) /**< \brief (TC_BMR) External Clock Signal 1 Selection */ +#define TC_BMR_TC1XC1S_TCLK1 (0x0u << 2) /**< \brief (TC_BMR) Signal connected to XC1: TCLK1 */ +#define TC_BMR_TC1XC1S_TIOA0 (0x2u << 2) /**< \brief (TC_BMR) Signal connected to XC1: TIOA0 */ +#define TC_BMR_TC1XC1S_TIOA2 (0x3u << 2) /**< \brief (TC_BMR) Signal connected to XC1: TIOA2 */ +#define TC_BMR_TC2XC2S_Pos 4 +#define TC_BMR_TC2XC2S_Msk (0x3u << TC_BMR_TC2XC2S_Pos) /**< \brief (TC_BMR) External Clock Signal 2 Selection */ +#define TC_BMR_TC2XC2S_TCLK2 (0x0u << 4) /**< \brief (TC_BMR) Signal connected to XC2: TCLK2 */ +#define TC_BMR_TC2XC2S_TIOA0 (0x2u << 4) /**< \brief (TC_BMR) Signal connected to XC2: TIOA0 */ +#define TC_BMR_TC2XC2S_TIOA1 (0x3u << 4) /**< \brief (TC_BMR) Signal connected to XC2: TIOA1 */ +#define TC_BMR_QDEN (0x1u << 8) /**< \brief (TC_BMR) Quadrature Decoder ENabled */ +#define TC_BMR_POSEN (0x1u << 9) /**< \brief (TC_BMR) POSition ENabled */ +#define TC_BMR_SPEEDEN (0x1u << 10) /**< \brief (TC_BMR) SPEED ENabled */ +#define TC_BMR_QDTRANS (0x1u << 11) /**< \brief (TC_BMR) Quadrature Decoding TRANSparent */ +#define TC_BMR_EDGPHA (0x1u << 12) /**< \brief (TC_BMR) EDGe on PHA count mode */ +#define TC_BMR_INVA (0x1u << 13) /**< \brief (TC_BMR) INVerted phA */ +#define TC_BMR_INVB (0x1u << 14) /**< \brief (TC_BMR) INVerted phB */ +#define TC_BMR_INVIDX (0x1u << 15) /**< \brief (TC_BMR) INVerted InDeX */ +#define TC_BMR_SWAP (0x1u << 16) /**< \brief (TC_BMR) SWAP PHA and PHB */ +#define TC_BMR_IDXPHB (0x1u << 17) /**< \brief (TC_BMR) InDeX pin is PHB pin */ +#define TC_BMR_FILTER (0x1u << 19) /**< \brief (TC_BMR) Glitch Filter */ +#define TC_BMR_MAXFILT_Pos 20 +#define TC_BMR_MAXFILT_Msk (0x3fu << TC_BMR_MAXFILT_Pos) /**< \brief (TC_BMR) MAXimum FILTer */ +#define TC_BMR_MAXFILT(value) ((TC_BMR_MAXFILT_Msk & ((value) << TC_BMR_MAXFILT_Pos))) +/* -------- TC_QIER : (TC Offset: 0xC8) QDEC Interrupt Enable Register -------- */ +#define TC_QIER_IDX (0x1u << 0) /**< \brief (TC_QIER) InDeX */ +#define TC_QIER_DIRCHG (0x1u << 1) /**< \brief (TC_QIER) DIRection CHanGe */ +#define TC_QIER_QERR (0x1u << 2) /**< \brief (TC_QIER) Quadrature ERRor */ +/* -------- TC_QIDR : (TC Offset: 0xCC) QDEC Interrupt Disable Register -------- */ +#define TC_QIDR_IDX (0x1u << 0) /**< \brief (TC_QIDR) InDeX */ +#define TC_QIDR_DIRCHG (0x1u << 1) /**< \brief (TC_QIDR) DIRection CHanGe */ +#define TC_QIDR_QERR (0x1u << 2) /**< \brief (TC_QIDR) Quadrature ERRor */ +/* -------- TC_QIMR : (TC Offset: 0xD0) QDEC Interrupt Mask Register -------- */ +#define TC_QIMR_IDX (0x1u << 0) /**< \brief (TC_QIMR) InDeX */ +#define TC_QIMR_DIRCHG (0x1u << 1) /**< \brief (TC_QIMR) DIRection CHanGe */ +#define TC_QIMR_QERR (0x1u << 2) /**< \brief (TC_QIMR) Quadrature ERRor */ +/* -------- TC_QISR : (TC Offset: 0xD4) QDEC Interrupt Status Register -------- */ +#define TC_QISR_IDX (0x1u << 0) /**< \brief (TC_QISR) InDeX */ +#define TC_QISR_DIRCHG (0x1u << 1) /**< \brief (TC_QISR) DIRection CHanGe */ +#define TC_QISR_QERR (0x1u << 2) /**< \brief (TC_QISR) Quadrature ERRor */ +#define TC_QISR_DIR (0x1u << 8) /**< \brief (TC_QISR) DIRection */ +/* -------- TC_FMR : (TC Offset: 0xD8) Fault Mode Register -------- */ +#define TC_FMR_ENCF0 (0x1u << 0) /**< \brief (TC_FMR) ENable Compare Fault Channel 0 */ +#define TC_FMR_ENCF1 (0x1u << 1) /**< \brief (TC_FMR) ENable Compare Fault Channel 1 */ +/* -------- TC_WPMR : (TC Offset: 0xE4) Write Protect Mode Register -------- */ +#define TC_WPMR_WPEN (0x1u << 0) /**< \brief (TC_WPMR) Write Protect Enable */ +#define TC_WPMR_WPKEY_Pos 8 +#define TC_WPMR_WPKEY_Msk (0xffffffu << TC_WPMR_WPKEY_Pos) /**< \brief (TC_WPMR) Write Protect KEY */ +#define TC_WPMR_WPKEY_PASSWD (0x54494Du << 8) /**< \brief (TC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0. */ + +/*@}*/ + + +#endif /* _SAM4S_TC_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_twi.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_twi.h new file mode 100644 index 0000000..3f8e894 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_twi.h @@ -0,0 +1,222 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_TWI_COMPONENT_ +#define _SAM4S_TWI_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Two-wire Interface */ +/* ============================================================================= */ +/** \addtogroup SAM4S_TWI Two-wire Interface */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Twi hardware registers */ +typedef struct { + __O uint32_t TWI_CR; /**< \brief (Twi Offset: 0x00) Control Register */ + __IO uint32_t TWI_MMR; /**< \brief (Twi Offset: 0x04) Master Mode Register */ + __IO uint32_t TWI_SMR; /**< \brief (Twi Offset: 0x08) Slave Mode Register */ + __IO uint32_t TWI_IADR; /**< \brief (Twi Offset: 0x0C) Internal Address Register */ + __IO uint32_t TWI_CWGR; /**< \brief (Twi Offset: 0x10) Clock Waveform Generator Register */ + __I uint32_t Reserved1[3]; + __I uint32_t TWI_SR; /**< \brief (Twi Offset: 0x20) Status Register */ + __O uint32_t TWI_IER; /**< \brief (Twi Offset: 0x24) Interrupt Enable Register */ + __O uint32_t TWI_IDR; /**< \brief (Twi Offset: 0x28) Interrupt Disable Register */ + __I uint32_t TWI_IMR; /**< \brief (Twi Offset: 0x2C) Interrupt Mask Register */ + __I uint32_t TWI_RHR; /**< \brief (Twi Offset: 0x30) Receive Holding Register */ + __O uint32_t TWI_THR; /**< \brief (Twi Offset: 0x34) Transmit Holding Register */ + __I uint32_t Reserved2[50]; + __IO uint32_t TWI_RPR; /**< \brief (Twi Offset: 0x100) Receive Pointer Register */ + __IO uint32_t TWI_RCR; /**< \brief (Twi Offset: 0x104) Receive Counter Register */ + __IO uint32_t TWI_TPR; /**< \brief (Twi Offset: 0x108) Transmit Pointer Register */ + __IO uint32_t TWI_TCR; /**< \brief (Twi Offset: 0x10C) Transmit Counter Register */ + __IO uint32_t TWI_RNPR; /**< \brief (Twi Offset: 0x110) Receive Next Pointer Register */ + __IO uint32_t TWI_RNCR; /**< \brief (Twi Offset: 0x114) Receive Next Counter Register */ + __IO uint32_t TWI_TNPR; /**< \brief (Twi Offset: 0x118) Transmit Next Pointer Register */ + __IO uint32_t TWI_TNCR; /**< \brief (Twi Offset: 0x11C) Transmit Next Counter Register */ + __O uint32_t TWI_PTCR; /**< \brief (Twi Offset: 0x120) Transfer Control Register */ + __I uint32_t TWI_PTSR; /**< \brief (Twi Offset: 0x124) Transfer Status Register */ +} Twi; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- TWI_CR : (TWI Offset: 0x00) Control Register -------- */ +#define TWI_CR_START (0x1u << 0) /**< \brief (TWI_CR) Send a START Condition */ +#define TWI_CR_STOP (0x1u << 1) /**< \brief (TWI_CR) Send a STOP Condition */ +#define TWI_CR_MSEN (0x1u << 2) /**< \brief (TWI_CR) TWI Master Mode Enabled */ +#define TWI_CR_MSDIS (0x1u << 3) /**< \brief (TWI_CR) TWI Master Mode Disabled */ +#define TWI_CR_SVEN (0x1u << 4) /**< \brief (TWI_CR) TWI Slave Mode Enabled */ +#define TWI_CR_SVDIS (0x1u << 5) /**< \brief (TWI_CR) TWI Slave Mode Disabled */ +#define TWI_CR_QUICK (0x1u << 6) /**< \brief (TWI_CR) SMBUS Quick Command */ +#define TWI_CR_SWRST (0x1u << 7) /**< \brief (TWI_CR) Software Reset */ +/* -------- TWI_MMR : (TWI Offset: 0x04) Master Mode Register -------- */ +#define TWI_MMR_IADRSZ_Pos 8 +#define TWI_MMR_IADRSZ_Msk (0x3u << TWI_MMR_IADRSZ_Pos) /**< \brief (TWI_MMR) Internal Device Address Size */ +#define TWI_MMR_IADRSZ_NONE (0x0u << 8) /**< \brief (TWI_MMR) No internal device address */ +#define TWI_MMR_IADRSZ_1_BYTE (0x1u << 8) /**< \brief (TWI_MMR) One-byte internal device address */ +#define TWI_MMR_IADRSZ_2_BYTE (0x2u << 8) /**< \brief (TWI_MMR) Two-byte internal device address */ +#define TWI_MMR_IADRSZ_3_BYTE (0x3u << 8) /**< \brief (TWI_MMR) Three-byte internal device address */ +#define TWI_MMR_MREAD (0x1u << 12) /**< \brief (TWI_MMR) Master Read Direction */ +#define TWI_MMR_DADR_Pos 16 +#define TWI_MMR_DADR_Msk (0x7fu << TWI_MMR_DADR_Pos) /**< \brief (TWI_MMR) Device Address */ +#define TWI_MMR_DADR(value) ((TWI_MMR_DADR_Msk & ((value) << TWI_MMR_DADR_Pos))) +/* -------- TWI_SMR : (TWI Offset: 0x08) Slave Mode Register -------- */ +#define TWI_SMR_SADR_Pos 16 +#define TWI_SMR_SADR_Msk (0x7fu << TWI_SMR_SADR_Pos) /**< \brief (TWI_SMR) Slave Address */ +#define TWI_SMR_SADR(value) ((TWI_SMR_SADR_Msk & ((value) << TWI_SMR_SADR_Pos))) +/* -------- TWI_IADR : (TWI Offset: 0x0C) Internal Address Register -------- */ +#define TWI_IADR_IADR_Pos 0 +#define TWI_IADR_IADR_Msk (0xffffffu << TWI_IADR_IADR_Pos) /**< \brief (TWI_IADR) Internal Address */ +#define TWI_IADR_IADR(value) ((TWI_IADR_IADR_Msk & ((value) << TWI_IADR_IADR_Pos))) +/* -------- TWI_CWGR : (TWI Offset: 0x10) Clock Waveform Generator Register -------- */ +#define TWI_CWGR_CLDIV_Pos 0 +#define TWI_CWGR_CLDIV_Msk (0xffu << TWI_CWGR_CLDIV_Pos) /**< \brief (TWI_CWGR) Clock Low Divider */ +#define TWI_CWGR_CLDIV(value) ((TWI_CWGR_CLDIV_Msk & ((value) << TWI_CWGR_CLDIV_Pos))) +#define TWI_CWGR_CHDIV_Pos 8 +#define TWI_CWGR_CHDIV_Msk (0xffu << TWI_CWGR_CHDIV_Pos) /**< \brief (TWI_CWGR) Clock High Divider */ +#define TWI_CWGR_CHDIV(value) ((TWI_CWGR_CHDIV_Msk & ((value) << TWI_CWGR_CHDIV_Pos))) +#define TWI_CWGR_CKDIV_Pos 16 +#define TWI_CWGR_CKDIV_Msk (0x7u << TWI_CWGR_CKDIV_Pos) /**< \brief (TWI_CWGR) Clock Divider */ +#define TWI_CWGR_CKDIV(value) ((TWI_CWGR_CKDIV_Msk & ((value) << TWI_CWGR_CKDIV_Pos))) +/* -------- TWI_SR : (TWI Offset: 0x20) Status Register -------- */ +#define TWI_SR_TXCOMP (0x1u << 0) /**< \brief (TWI_SR) Transmission Completed (automatically set / reset) */ +#define TWI_SR_RXRDY (0x1u << 1) /**< \brief (TWI_SR) Receive Holding Register Ready (automatically set / reset) */ +#define TWI_SR_TXRDY (0x1u << 2) /**< \brief (TWI_SR) Transmit Holding Register Ready (automatically set / reset) */ +#define TWI_SR_SVREAD (0x1u << 3) /**< \brief (TWI_SR) Slave Read (automatically set / reset) */ +#define TWI_SR_SVACC (0x1u << 4) /**< \brief (TWI_SR) Slave Access (automatically set / reset) */ +#define TWI_SR_GACC (0x1u << 5) /**< \brief (TWI_SR) General Call Access (clear on read) */ +#define TWI_SR_OVRE (0x1u << 6) /**< \brief (TWI_SR) Overrun Error (clear on read) */ +#define TWI_SR_NACK (0x1u << 8) /**< \brief (TWI_SR) Not Acknowledged (clear on read) */ +#define TWI_SR_ARBLST (0x1u << 9) /**< \brief (TWI_SR) Arbitration Lost (clear on read) */ +#define TWI_SR_SCLWS (0x1u << 10) /**< \brief (TWI_SR) Clock Wait State (automatically set / reset) */ +#define TWI_SR_EOSACC (0x1u << 11) /**< \brief (TWI_SR) End Of Slave Access (clear on read) */ +#define TWI_SR_ENDRX (0x1u << 12) /**< \brief (TWI_SR) End of RX buffer */ +#define TWI_SR_ENDTX (0x1u << 13) /**< \brief (TWI_SR) End of TX buffer */ +#define TWI_SR_RXBUFF (0x1u << 14) /**< \brief (TWI_SR) RX Buffer Full */ +#define TWI_SR_TXBUFE (0x1u << 15) /**< \brief (TWI_SR) TX Buffer Empty */ +/* -------- TWI_IER : (TWI Offset: 0x24) Interrupt Enable Register -------- */ +#define TWI_IER_TXCOMP (0x1u << 0) /**< \brief (TWI_IER) Transmission Completed Interrupt Enable */ +#define TWI_IER_RXRDY (0x1u << 1) /**< \brief (TWI_IER) Receive Holding Register Ready Interrupt Enable */ +#define TWI_IER_TXRDY (0x1u << 2) /**< \brief (TWI_IER) Transmit Holding Register Ready Interrupt Enable */ +#define TWI_IER_SVACC (0x1u << 4) /**< \brief (TWI_IER) Slave Access Interrupt Enable */ +#define TWI_IER_GACC (0x1u << 5) /**< \brief (TWI_IER) General Call Access Interrupt Enable */ +#define TWI_IER_OVRE (0x1u << 6) /**< \brief (TWI_IER) Overrun Error Interrupt Enable */ +#define TWI_IER_NACK (0x1u << 8) /**< \brief (TWI_IER) Not Acknowledge Interrupt Enable */ +#define TWI_IER_ARBLST (0x1u << 9) /**< \brief (TWI_IER) Arbitration Lost Interrupt Enable */ +#define TWI_IER_SCL_WS (0x1u << 10) /**< \brief (TWI_IER) Clock Wait State Interrupt Enable */ +#define TWI_IER_EOSACC (0x1u << 11) /**< \brief (TWI_IER) End Of Slave Access Interrupt Enable */ +#define TWI_IER_ENDRX (0x1u << 12) /**< \brief (TWI_IER) End of Receive Buffer Interrupt Enable */ +#define TWI_IER_ENDTX (0x1u << 13) /**< \brief (TWI_IER) End of Transmit Buffer Interrupt Enable */ +#define TWI_IER_RXBUFF (0x1u << 14) /**< \brief (TWI_IER) Receive Buffer Full Interrupt Enable */ +#define TWI_IER_TXBUFE (0x1u << 15) /**< \brief (TWI_IER) Transmit Buffer Empty Interrupt Enable */ +/* -------- TWI_IDR : (TWI Offset: 0x28) Interrupt Disable Register -------- */ +#define TWI_IDR_TXCOMP (0x1u << 0) /**< \brief (TWI_IDR) Transmission Completed Interrupt Disable */ +#define TWI_IDR_RXRDY (0x1u << 1) /**< \brief (TWI_IDR) Receive Holding Register Ready Interrupt Disable */ +#define TWI_IDR_TXRDY (0x1u << 2) /**< \brief (TWI_IDR) Transmit Holding Register Ready Interrupt Disable */ +#define TWI_IDR_SVACC (0x1u << 4) /**< \brief (TWI_IDR) Slave Access Interrupt Disable */ +#define TWI_IDR_GACC (0x1u << 5) /**< \brief (TWI_IDR) General Call Access Interrupt Disable */ +#define TWI_IDR_OVRE (0x1u << 6) /**< \brief (TWI_IDR) Overrun Error Interrupt Disable */ +#define TWI_IDR_NACK (0x1u << 8) /**< \brief (TWI_IDR) Not Acknowledge Interrupt Disable */ +#define TWI_IDR_ARBLST (0x1u << 9) /**< \brief (TWI_IDR) Arbitration Lost Interrupt Disable */ +#define TWI_IDR_SCL_WS (0x1u << 10) /**< \brief (TWI_IDR) Clock Wait State Interrupt Disable */ +#define TWI_IDR_EOSACC (0x1u << 11) /**< \brief (TWI_IDR) End Of Slave Access Interrupt Disable */ +#define TWI_IDR_ENDRX (0x1u << 12) /**< \brief (TWI_IDR) End of Receive Buffer Interrupt Disable */ +#define TWI_IDR_ENDTX (0x1u << 13) /**< \brief (TWI_IDR) End of Transmit Buffer Interrupt Disable */ +#define TWI_IDR_RXBUFF (0x1u << 14) /**< \brief (TWI_IDR) Receive Buffer Full Interrupt Disable */ +#define TWI_IDR_TXBUFE (0x1u << 15) /**< \brief (TWI_IDR) Transmit Buffer Empty Interrupt Disable */ +/* -------- TWI_IMR : (TWI Offset: 0x2C) Interrupt Mask Register -------- */ +#define TWI_IMR_TXCOMP (0x1u << 0) /**< \brief (TWI_IMR) Transmission Completed Interrupt Mask */ +#define TWI_IMR_RXRDY (0x1u << 1) /**< \brief (TWI_IMR) Receive Holding Register Ready Interrupt Mask */ +#define TWI_IMR_TXRDY (0x1u << 2) /**< \brief (TWI_IMR) Transmit Holding Register Ready Interrupt Mask */ +#define TWI_IMR_SVACC (0x1u << 4) /**< \brief (TWI_IMR) Slave Access Interrupt Mask */ +#define TWI_IMR_GACC (0x1u << 5) /**< \brief (TWI_IMR) General Call Access Interrupt Mask */ +#define TWI_IMR_OVRE (0x1u << 6) /**< \brief (TWI_IMR) Overrun Error Interrupt Mask */ +#define TWI_IMR_NACK (0x1u << 8) /**< \brief (TWI_IMR) Not Acknowledge Interrupt Mask */ +#define TWI_IMR_ARBLST (0x1u << 9) /**< \brief (TWI_IMR) Arbitration Lost Interrupt Mask */ +#define TWI_IMR_SCL_WS (0x1u << 10) /**< \brief (TWI_IMR) Clock Wait State Interrupt Mask */ +#define TWI_IMR_EOSACC (0x1u << 11) /**< \brief (TWI_IMR) End Of Slave Access Interrupt Mask */ +#define TWI_IMR_ENDRX (0x1u << 12) /**< \brief (TWI_IMR) End of Receive Buffer Interrupt Mask */ +#define TWI_IMR_ENDTX (0x1u << 13) /**< \brief (TWI_IMR) End of Transmit Buffer Interrupt Mask */ +#define TWI_IMR_RXBUFF (0x1u << 14) /**< \brief (TWI_IMR) Receive Buffer Full Interrupt Mask */ +#define TWI_IMR_TXBUFE (0x1u << 15) /**< \brief (TWI_IMR) Transmit Buffer Empty Interrupt Mask */ +/* -------- TWI_RHR : (TWI Offset: 0x30) Receive Holding Register -------- */ +#define TWI_RHR_RXDATA_Pos 0 +#define TWI_RHR_RXDATA_Msk (0xffu << TWI_RHR_RXDATA_Pos) /**< \brief (TWI_RHR) Master or Slave Receive Holding Data */ +/* -------- TWI_THR : (TWI Offset: 0x34) Transmit Holding Register -------- */ +#define TWI_THR_TXDATA_Pos 0 +#define TWI_THR_TXDATA_Msk (0xffu << TWI_THR_TXDATA_Pos) /**< \brief (TWI_THR) Master or Slave Transmit Holding Data */ +#define TWI_THR_TXDATA(value) ((TWI_THR_TXDATA_Msk & ((value) << TWI_THR_TXDATA_Pos))) +/* -------- TWI_RPR : (TWI Offset: 0x100) Receive Pointer Register -------- */ +#define TWI_RPR_RXPTR_Pos 0 +#define TWI_RPR_RXPTR_Msk (0xffffffffu << TWI_RPR_RXPTR_Pos) /**< \brief (TWI_RPR) Receive Pointer Register */ +#define TWI_RPR_RXPTR(value) ((TWI_RPR_RXPTR_Msk & ((value) << TWI_RPR_RXPTR_Pos))) +/* -------- TWI_RCR : (TWI Offset: 0x104) Receive Counter Register -------- */ +#define TWI_RCR_RXCTR_Pos 0 +#define TWI_RCR_RXCTR_Msk (0xffffu << TWI_RCR_RXCTR_Pos) /**< \brief (TWI_RCR) Receive Counter Register */ +#define TWI_RCR_RXCTR(value) ((TWI_RCR_RXCTR_Msk & ((value) << TWI_RCR_RXCTR_Pos))) +/* -------- TWI_TPR : (TWI Offset: 0x108) Transmit Pointer Register -------- */ +#define TWI_TPR_TXPTR_Pos 0 +#define TWI_TPR_TXPTR_Msk (0xffffffffu << TWI_TPR_TXPTR_Pos) /**< \brief (TWI_TPR) Transmit Counter Register */ +#define TWI_TPR_TXPTR(value) ((TWI_TPR_TXPTR_Msk & ((value) << TWI_TPR_TXPTR_Pos))) +/* -------- TWI_TCR : (TWI Offset: 0x10C) Transmit Counter Register -------- */ +#define TWI_TCR_TXCTR_Pos 0 +#define TWI_TCR_TXCTR_Msk (0xffffu << TWI_TCR_TXCTR_Pos) /**< \brief (TWI_TCR) Transmit Counter Register */ +#define TWI_TCR_TXCTR(value) ((TWI_TCR_TXCTR_Msk & ((value) << TWI_TCR_TXCTR_Pos))) +/* -------- TWI_RNPR : (TWI Offset: 0x110) Receive Next Pointer Register -------- */ +#define TWI_RNPR_RXNPTR_Pos 0 +#define TWI_RNPR_RXNPTR_Msk (0xffffffffu << TWI_RNPR_RXNPTR_Pos) /**< \brief (TWI_RNPR) Receive Next Pointer */ +#define TWI_RNPR_RXNPTR(value) ((TWI_RNPR_RXNPTR_Msk & ((value) << TWI_RNPR_RXNPTR_Pos))) +/* -------- TWI_RNCR : (TWI Offset: 0x114) Receive Next Counter Register -------- */ +#define TWI_RNCR_RXNCTR_Pos 0 +#define TWI_RNCR_RXNCTR_Msk (0xffffu << TWI_RNCR_RXNCTR_Pos) /**< \brief (TWI_RNCR) Receive Next Counter */ +#define TWI_RNCR_RXNCTR(value) ((TWI_RNCR_RXNCTR_Msk & ((value) << TWI_RNCR_RXNCTR_Pos))) +/* -------- TWI_TNPR : (TWI Offset: 0x118) Transmit Next Pointer Register -------- */ +#define TWI_TNPR_TXNPTR_Pos 0 +#define TWI_TNPR_TXNPTR_Msk (0xffffffffu << TWI_TNPR_TXNPTR_Pos) /**< \brief (TWI_TNPR) Transmit Next Pointer */ +#define TWI_TNPR_TXNPTR(value) ((TWI_TNPR_TXNPTR_Msk & ((value) << TWI_TNPR_TXNPTR_Pos))) +/* -------- TWI_TNCR : (TWI Offset: 0x11C) Transmit Next Counter Register -------- */ +#define TWI_TNCR_TXNCTR_Pos 0 +#define TWI_TNCR_TXNCTR_Msk (0xffffu << TWI_TNCR_TXNCTR_Pos) /**< \brief (TWI_TNCR) Transmit Counter Next */ +#define TWI_TNCR_TXNCTR(value) ((TWI_TNCR_TXNCTR_Msk & ((value) << TWI_TNCR_TXNCTR_Pos))) +/* -------- TWI_PTCR : (TWI Offset: 0x120) Transfer Control Register -------- */ +#define TWI_PTCR_RXTEN (0x1u << 0) /**< \brief (TWI_PTCR) Receiver Transfer Enable */ +#define TWI_PTCR_RXTDIS (0x1u << 1) /**< \brief (TWI_PTCR) Receiver Transfer Disable */ +#define TWI_PTCR_TXTEN (0x1u << 8) /**< \brief (TWI_PTCR) Transmitter Transfer Enable */ +#define TWI_PTCR_TXTDIS (0x1u << 9) /**< \brief (TWI_PTCR) Transmitter Transfer Disable */ +/* -------- TWI_PTSR : (TWI Offset: 0x124) Transfer Status Register -------- */ +#define TWI_PTSR_RXTEN (0x1u << 0) /**< \brief (TWI_PTSR) Receiver Transfer Enable */ +#define TWI_PTSR_TXTEN (0x1u << 8) /**< \brief (TWI_PTSR) Transmitter Transfer Enable */ + +/*@}*/ + + +#endif /* _SAM4S_TWI_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_uart.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_uart.h new file mode 100644 index 0000000..c894a19 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_uart.h @@ -0,0 +1,190 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_UART_COMPONENT_ +#define _SAM4S_UART_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Universal Asynchronous Receiver Transmitter */ +/* ============================================================================= */ +/** \addtogroup SAM4S_UART Universal Asynchronous Receiver Transmitter */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Uart hardware registers */ +typedef struct { + __O uint32_t UART_CR; /**< \brief (Uart Offset: 0x0000) Control Register */ + __IO uint32_t UART_MR; /**< \brief (Uart Offset: 0x0004) Mode Register */ + __O uint32_t UART_IER; /**< \brief (Uart Offset: 0x0008) Interrupt Enable Register */ + __O uint32_t UART_IDR; /**< \brief (Uart Offset: 0x000C) Interrupt Disable Register */ + __I uint32_t UART_IMR; /**< \brief (Uart Offset: 0x0010) Interrupt Mask Register */ + __I uint32_t UART_SR; /**< \brief (Uart Offset: 0x0014) Status Register */ + __I uint32_t UART_RHR; /**< \brief (Uart Offset: 0x0018) Receive Holding Register */ + __O uint32_t UART_THR; /**< \brief (Uart Offset: 0x001C) Transmit Holding Register */ + __IO uint32_t UART_BRGR; /**< \brief (Uart Offset: 0x0020) Baud Rate Generator Register */ + __I uint32_t Reserved1[55]; + __IO uint32_t UART_RPR; /**< \brief (Uart Offset: 0x100) Receive Pointer Register */ + __IO uint32_t UART_RCR; /**< \brief (Uart Offset: 0x104) Receive Counter Register */ + __IO uint32_t UART_TPR; /**< \brief (Uart Offset: 0x108) Transmit Pointer Register */ + __IO uint32_t UART_TCR; /**< \brief (Uart Offset: 0x10C) Transmit Counter Register */ + __IO uint32_t UART_RNPR; /**< \brief (Uart Offset: 0x110) Receive Next Pointer Register */ + __IO uint32_t UART_RNCR; /**< \brief (Uart Offset: 0x114) Receive Next Counter Register */ + __IO uint32_t UART_TNPR; /**< \brief (Uart Offset: 0x118) Transmit Next Pointer Register */ + __IO uint32_t UART_TNCR; /**< \brief (Uart Offset: 0x11C) Transmit Next Counter Register */ + __O uint32_t UART_PTCR; /**< \brief (Uart Offset: 0x120) Transfer Control Register */ + __I uint32_t UART_PTSR; /**< \brief (Uart Offset: 0x124) Transfer Status Register */ +} Uart; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- UART_CR : (UART Offset: 0x0000) Control Register -------- */ +#define UART_CR_RSTRX (0x1u << 2) /**< \brief (UART_CR) Reset Receiver */ +#define UART_CR_RSTTX (0x1u << 3) /**< \brief (UART_CR) Reset Transmitter */ +#define UART_CR_RXEN (0x1u << 4) /**< \brief (UART_CR) Receiver Enable */ +#define UART_CR_RXDIS (0x1u << 5) /**< \brief (UART_CR) Receiver Disable */ +#define UART_CR_TXEN (0x1u << 6) /**< \brief (UART_CR) Transmitter Enable */ +#define UART_CR_TXDIS (0x1u << 7) /**< \brief (UART_CR) Transmitter Disable */ +#define UART_CR_RSTSTA (0x1u << 8) /**< \brief (UART_CR) Reset Status Bits */ +/* -------- UART_MR : (UART Offset: 0x0004) Mode Register -------- */ +#define UART_MR_PAR_Pos 9 +#define UART_MR_PAR_Msk (0x7u << UART_MR_PAR_Pos) /**< \brief (UART_MR) Parity Type */ +#define UART_MR_PAR_EVEN (0x0u << 9) /**< \brief (UART_MR) Even Parity */ +#define UART_MR_PAR_ODD (0x1u << 9) /**< \brief (UART_MR) Odd Parity */ +#define UART_MR_PAR_SPACE (0x2u << 9) /**< \brief (UART_MR) Space: parity forced to 0 */ +#define UART_MR_PAR_MARK (0x3u << 9) /**< \brief (UART_MR) Mark: parity forced to 1 */ +#define UART_MR_PAR_NO (0x4u << 9) /**< \brief (UART_MR) No Parity */ +#define UART_MR_CHMODE_Pos 14 +#define UART_MR_CHMODE_Msk (0x3u << UART_MR_CHMODE_Pos) /**< \brief (UART_MR) Channel Mode */ +#define UART_MR_CHMODE_NORMAL (0x0u << 14) /**< \brief (UART_MR) Normal Mode */ +#define UART_MR_CHMODE_AUTOMATIC (0x1u << 14) /**< \brief (UART_MR) Automatic Echo */ +#define UART_MR_CHMODE_LOCAL_LOOPBACK (0x2u << 14) /**< \brief (UART_MR) Local Loopback */ +#define UART_MR_CHMODE_REMOTE_LOOPBACK (0x3u << 14) /**< \brief (UART_MR) Remote Loopback */ +/* -------- UART_IER : (UART Offset: 0x0008) Interrupt Enable Register -------- */ +#define UART_IER_RXRDY (0x1u << 0) /**< \brief (UART_IER) Enable RXRDY Interrupt */ +#define UART_IER_TXRDY (0x1u << 1) /**< \brief (UART_IER) Enable TXRDY Interrupt */ +#define UART_IER_ENDRX (0x1u << 3) /**< \brief (UART_IER) Enable End of Receive Transfer Interrupt */ +#define UART_IER_ENDTX (0x1u << 4) /**< \brief (UART_IER) Enable End of Transmit Interrupt */ +#define UART_IER_OVRE (0x1u << 5) /**< \brief (UART_IER) Enable Overrun Error Interrupt */ +#define UART_IER_FRAME (0x1u << 6) /**< \brief (UART_IER) Enable Framing Error Interrupt */ +#define UART_IER_PARE (0x1u << 7) /**< \brief (UART_IER) Enable Parity Error Interrupt */ +#define UART_IER_TXEMPTY (0x1u << 9) /**< \brief (UART_IER) Enable TXEMPTY Interrupt */ +#define UART_IER_TXBUFE (0x1u << 11) /**< \brief (UART_IER) Enable Buffer Empty Interrupt */ +#define UART_IER_RXBUFF (0x1u << 12) /**< \brief (UART_IER) Enable Buffer Full Interrupt */ +/* -------- UART_IDR : (UART Offset: 0x000C) Interrupt Disable Register -------- */ +#define UART_IDR_RXRDY (0x1u << 0) /**< \brief (UART_IDR) Disable RXRDY Interrupt */ +#define UART_IDR_TXRDY (0x1u << 1) /**< \brief (UART_IDR) Disable TXRDY Interrupt */ +#define UART_IDR_ENDRX (0x1u << 3) /**< \brief (UART_IDR) Disable End of Receive Transfer Interrupt */ +#define UART_IDR_ENDTX (0x1u << 4) /**< \brief (UART_IDR) Disable End of Transmit Interrupt */ +#define UART_IDR_OVRE (0x1u << 5) /**< \brief (UART_IDR) Disable Overrun Error Interrupt */ +#define UART_IDR_FRAME (0x1u << 6) /**< \brief (UART_IDR) Disable Framing Error Interrupt */ +#define UART_IDR_PARE (0x1u << 7) /**< \brief (UART_IDR) Disable Parity Error Interrupt */ +#define UART_IDR_TXEMPTY (0x1u << 9) /**< \brief (UART_IDR) Disable TXEMPTY Interrupt */ +#define UART_IDR_TXBUFE (0x1u << 11) /**< \brief (UART_IDR) Disable Buffer Empty Interrupt */ +#define UART_IDR_RXBUFF (0x1u << 12) /**< \brief (UART_IDR) Disable Buffer Full Interrupt */ +/* -------- UART_IMR : (UART Offset: 0x0010) Interrupt Mask Register -------- */ +#define UART_IMR_RXRDY (0x1u << 0) /**< \brief (UART_IMR) Mask RXRDY Interrupt */ +#define UART_IMR_TXRDY (0x1u << 1) /**< \brief (UART_IMR) Disable TXRDY Interrupt */ +#define UART_IMR_ENDRX (0x1u << 3) /**< \brief (UART_IMR) Mask End of Receive Transfer Interrupt */ +#define UART_IMR_ENDTX (0x1u << 4) /**< \brief (UART_IMR) Mask End of Transmit Interrupt */ +#define UART_IMR_OVRE (0x1u << 5) /**< \brief (UART_IMR) Mask Overrun Error Interrupt */ +#define UART_IMR_FRAME (0x1u << 6) /**< \brief (UART_IMR) Mask Framing Error Interrupt */ +#define UART_IMR_PARE (0x1u << 7) /**< \brief (UART_IMR) Mask Parity Error Interrupt */ +#define UART_IMR_TXEMPTY (0x1u << 9) /**< \brief (UART_IMR) Mask TXEMPTY Interrupt */ +#define UART_IMR_TXBUFE (0x1u << 11) /**< \brief (UART_IMR) Mask TXBUFE Interrupt */ +#define UART_IMR_RXBUFF (0x1u << 12) /**< \brief (UART_IMR) Mask RXBUFF Interrupt */ +/* -------- UART_SR : (UART Offset: 0x0014) Status Register -------- */ +#define UART_SR_RXRDY (0x1u << 0) /**< \brief (UART_SR) Receiver Ready */ +#define UART_SR_TXRDY (0x1u << 1) /**< \brief (UART_SR) Transmitter Ready */ +#define UART_SR_ENDRX (0x1u << 3) /**< \brief (UART_SR) End of Receiver Transfer */ +#define UART_SR_ENDTX (0x1u << 4) /**< \brief (UART_SR) End of Transmitter Transfer */ +#define UART_SR_OVRE (0x1u << 5) /**< \brief (UART_SR) Overrun Error */ +#define UART_SR_FRAME (0x1u << 6) /**< \brief (UART_SR) Framing Error */ +#define UART_SR_PARE (0x1u << 7) /**< \brief (UART_SR) Parity Error */ +#define UART_SR_TXEMPTY (0x1u << 9) /**< \brief (UART_SR) Transmitter Empty */ +#define UART_SR_TXBUFE (0x1u << 11) /**< \brief (UART_SR) Transmission Buffer Empty */ +#define UART_SR_RXBUFF (0x1u << 12) /**< \brief (UART_SR) Receive Buffer Full */ +/* -------- UART_RHR : (UART Offset: 0x0018) Receive Holding Register -------- */ +#define UART_RHR_RXCHR_Pos 0 +#define UART_RHR_RXCHR_Msk (0xffu << UART_RHR_RXCHR_Pos) /**< \brief (UART_RHR) Received Character */ +/* -------- UART_THR : (UART Offset: 0x001C) Transmit Holding Register -------- */ +#define UART_THR_TXCHR_Pos 0 +#define UART_THR_TXCHR_Msk (0xffu << UART_THR_TXCHR_Pos) /**< \brief (UART_THR) Character to be Transmitted */ +#define UART_THR_TXCHR(value) ((UART_THR_TXCHR_Msk & ((value) << UART_THR_TXCHR_Pos))) +/* -------- UART_BRGR : (UART Offset: 0x0020) Baud Rate Generator Register -------- */ +#define UART_BRGR_CD_Pos 0 +#define UART_BRGR_CD_Msk (0xffffu << UART_BRGR_CD_Pos) /**< \brief (UART_BRGR) Clock Divisor */ +#define UART_BRGR_CD(value) ((UART_BRGR_CD_Msk & ((value) << UART_BRGR_CD_Pos))) +/* -------- UART_RPR : (UART Offset: 0x100) Receive Pointer Register -------- */ +#define UART_RPR_RXPTR_Pos 0 +#define UART_RPR_RXPTR_Msk (0xffffffffu << UART_RPR_RXPTR_Pos) /**< \brief (UART_RPR) Receive Pointer Register */ +#define UART_RPR_RXPTR(value) ((UART_RPR_RXPTR_Msk & ((value) << UART_RPR_RXPTR_Pos))) +/* -------- UART_RCR : (UART Offset: 0x104) Receive Counter Register -------- */ +#define UART_RCR_RXCTR_Pos 0 +#define UART_RCR_RXCTR_Msk (0xffffu << UART_RCR_RXCTR_Pos) /**< \brief (UART_RCR) Receive Counter Register */ +#define UART_RCR_RXCTR(value) ((UART_RCR_RXCTR_Msk & ((value) << UART_RCR_RXCTR_Pos))) +/* -------- UART_TPR : (UART Offset: 0x108) Transmit Pointer Register -------- */ +#define UART_TPR_TXPTR_Pos 0 +#define UART_TPR_TXPTR_Msk (0xffffffffu << UART_TPR_TXPTR_Pos) /**< \brief (UART_TPR) Transmit Counter Register */ +#define UART_TPR_TXPTR(value) ((UART_TPR_TXPTR_Msk & ((value) << UART_TPR_TXPTR_Pos))) +/* -------- UART_TCR : (UART Offset: 0x10C) Transmit Counter Register -------- */ +#define UART_TCR_TXCTR_Pos 0 +#define UART_TCR_TXCTR_Msk (0xffffu << UART_TCR_TXCTR_Pos) /**< \brief (UART_TCR) Transmit Counter Register */ +#define UART_TCR_TXCTR(value) ((UART_TCR_TXCTR_Msk & ((value) << UART_TCR_TXCTR_Pos))) +/* -------- UART_RNPR : (UART Offset: 0x110) Receive Next Pointer Register -------- */ +#define UART_RNPR_RXNPTR_Pos 0 +#define UART_RNPR_RXNPTR_Msk (0xffffffffu << UART_RNPR_RXNPTR_Pos) /**< \brief (UART_RNPR) Receive Next Pointer */ +#define UART_RNPR_RXNPTR(value) ((UART_RNPR_RXNPTR_Msk & ((value) << UART_RNPR_RXNPTR_Pos))) +/* -------- UART_RNCR : (UART Offset: 0x114) Receive Next Counter Register -------- */ +#define UART_RNCR_RXNCTR_Pos 0 +#define UART_RNCR_RXNCTR_Msk (0xffffu << UART_RNCR_RXNCTR_Pos) /**< \brief (UART_RNCR) Receive Next Counter */ +#define UART_RNCR_RXNCTR(value) ((UART_RNCR_RXNCTR_Msk & ((value) << UART_RNCR_RXNCTR_Pos))) +/* -------- UART_TNPR : (UART Offset: 0x118) Transmit Next Pointer Register -------- */ +#define UART_TNPR_TXNPTR_Pos 0 +#define UART_TNPR_TXNPTR_Msk (0xffffffffu << UART_TNPR_TXNPTR_Pos) /**< \brief (UART_TNPR) Transmit Next Pointer */ +#define UART_TNPR_TXNPTR(value) ((UART_TNPR_TXNPTR_Msk & ((value) << UART_TNPR_TXNPTR_Pos))) +/* -------- UART_TNCR : (UART Offset: 0x11C) Transmit Next Counter Register -------- */ +#define UART_TNCR_TXNCTR_Pos 0 +#define UART_TNCR_TXNCTR_Msk (0xffffu << UART_TNCR_TXNCTR_Pos) /**< \brief (UART_TNCR) Transmit Counter Next */ +#define UART_TNCR_TXNCTR(value) ((UART_TNCR_TXNCTR_Msk & ((value) << UART_TNCR_TXNCTR_Pos))) +/* -------- UART_PTCR : (UART Offset: 0x120) Transfer Control Register -------- */ +#define UART_PTCR_RXTEN (0x1u << 0) /**< \brief (UART_PTCR) Receiver Transfer Enable */ +#define UART_PTCR_RXTDIS (0x1u << 1) /**< \brief (UART_PTCR) Receiver Transfer Disable */ +#define UART_PTCR_TXTEN (0x1u << 8) /**< \brief (UART_PTCR) Transmitter Transfer Enable */ +#define UART_PTCR_TXTDIS (0x1u << 9) /**< \brief (UART_PTCR) Transmitter Transfer Disable */ +/* -------- UART_PTSR : (UART Offset: 0x124) Transfer Status Register -------- */ +#define UART_PTSR_RXTEN (0x1u << 0) /**< \brief (UART_PTSR) Receiver Transfer Enable */ +#define UART_PTSR_TXTEN (0x1u << 8) /**< \brief (UART_PTSR) Transmitter Transfer Enable */ + +/*@}*/ + + +#endif /* _SAM4S_UART_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_udp.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_udp.h new file mode 100644 index 0000000..2b863f0 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_udp.h @@ -0,0 +1,190 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_UDP_COMPONENT_ +#define _SAM4S_UDP_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR USB Device Port */ +/* ============================================================================= */ +/** \addtogroup SAM4S_UDP USB Device Port */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Udp hardware registers */ +typedef struct { + __I uint32_t UDP_FRM_NUM; /**< \brief (Udp Offset: 0x000) Frame Number Register */ + __IO uint32_t UDP_GLB_STAT; /**< \brief (Udp Offset: 0x004) Global State Register */ + __IO uint32_t UDP_FADDR; /**< \brief (Udp Offset: 0x008) Function Address Register */ + __I uint32_t Reserved1[1]; + __O uint32_t UDP_IER; /**< \brief (Udp Offset: 0x010) Interrupt Enable Register */ + __O uint32_t UDP_IDR; /**< \brief (Udp Offset: 0x014) Interrupt Disable Register */ + __I uint32_t UDP_IMR; /**< \brief (Udp Offset: 0x018) Interrupt Mask Register */ + __I uint32_t UDP_ISR; /**< \brief (Udp Offset: 0x01C) Interrupt Status Register */ + __O uint32_t UDP_ICR; /**< \brief (Udp Offset: 0x020) Interrupt Clear Register */ + __I uint32_t Reserved2[1]; + __IO uint32_t UDP_RST_EP; /**< \brief (Udp Offset: 0x028) Reset Endpoint Register */ + __I uint32_t Reserved3[1]; + __IO uint32_t UDP_CSR[8]; /**< \brief (Udp Offset: 0x030) Endpoint Control and Status Register */ + __IO uint32_t UDP_FDR[8]; /**< \brief (Udp Offset: 0x050) Endpoint FIFO Data Register */ + __I uint32_t Reserved4[1]; + __IO uint32_t UDP_TXVC; /**< \brief (Udp Offset: 0x074) Transceiver Control Register */ +} Udp; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- UDP_FRM_NUM : (UDP Offset: 0x000) Frame Number Register -------- */ +#define UDP_FRM_NUM_FRM_NUM_Pos 0 +#define UDP_FRM_NUM_FRM_NUM_Msk (0x7ffu << UDP_FRM_NUM_FRM_NUM_Pos) /**< \brief (UDP_FRM_NUM) Frame Number as Defined in the Packet Field Formats */ +#define UDP_FRM_NUM_FRM_ERR (0x1u << 16) /**< \brief (UDP_FRM_NUM) Frame Error */ +#define UDP_FRM_NUM_FRM_OK (0x1u << 17) /**< \brief (UDP_FRM_NUM) Frame OK */ +/* -------- UDP_GLB_STAT : (UDP Offset: 0x004) Global State Register -------- */ +#define UDP_GLB_STAT_FADDEN (0x1u << 0) /**< \brief (UDP_GLB_STAT) Function Address Enable */ +#define UDP_GLB_STAT_CONFG (0x1u << 1) /**< \brief (UDP_GLB_STAT) Configured */ +#define UDP_GLB_STAT_ESR (0x1u << 2) /**< \brief (UDP_GLB_STAT) Enable Send Resume */ +#define UDP_GLB_STAT_RSMINPR (0x1u << 3) /**< \brief (UDP_GLB_STAT) */ +#define UDP_GLB_STAT_RMWUPE (0x1u << 4) /**< \brief (UDP_GLB_STAT) Remote Wake Up Enable */ +/* -------- UDP_FADDR : (UDP Offset: 0x008) Function Address Register -------- */ +#define UDP_FADDR_FADD_Pos 0 +#define UDP_FADDR_FADD_Msk (0x7fu << UDP_FADDR_FADD_Pos) /**< \brief (UDP_FADDR) Function Address Value */ +#define UDP_FADDR_FADD(value) ((UDP_FADDR_FADD_Msk & ((value) << UDP_FADDR_FADD_Pos))) +#define UDP_FADDR_FEN (0x1u << 8) /**< \brief (UDP_FADDR) Function Enable */ +/* -------- UDP_IER : (UDP Offset: 0x010) Interrupt Enable Register -------- */ +#define UDP_IER_EP0INT (0x1u << 0) /**< \brief (UDP_IER) Enable Endpoint 0 Interrupt */ +#define UDP_IER_EP1INT (0x1u << 1) /**< \brief (UDP_IER) Enable Endpoint 1 Interrupt */ +#define UDP_IER_EP2INT (0x1u << 2) /**< \brief (UDP_IER) Enable Endpoint 2Interrupt */ +#define UDP_IER_EP3INT (0x1u << 3) /**< \brief (UDP_IER) Enable Endpoint 3 Interrupt */ +#define UDP_IER_EP4INT (0x1u << 4) /**< \brief (UDP_IER) Enable Endpoint 4 Interrupt */ +#define UDP_IER_EP5INT (0x1u << 5) /**< \brief (UDP_IER) Enable Endpoint 5 Interrupt */ +#define UDP_IER_EP6INT (0x1u << 6) /**< \brief (UDP_IER) Enable Endpoint 6 Interrupt */ +#define UDP_IER_EP7INT (0x1u << 7) /**< \brief (UDP_IER) Enable Endpoint 7 Interrupt */ +#define UDP_IER_RXSUSP (0x1u << 8) /**< \brief (UDP_IER) Enable UDP Suspend Interrupt */ +#define UDP_IER_RXRSM (0x1u << 9) /**< \brief (UDP_IER) Enable UDP Resume Interrupt */ +#define UDP_IER_EXTRSM (0x1u << 10) /**< \brief (UDP_IER) */ +#define UDP_IER_SOFINT (0x1u << 11) /**< \brief (UDP_IER) Enable Start Of Frame Interrupt */ +#define UDP_IER_WAKEUP (0x1u << 13) /**< \brief (UDP_IER) Enable UDP bus Wakeup Interrupt */ +/* -------- UDP_IDR : (UDP Offset: 0x014) Interrupt Disable Register -------- */ +#define UDP_IDR_EP0INT (0x1u << 0) /**< \brief (UDP_IDR) Disable Endpoint 0 Interrupt */ +#define UDP_IDR_EP1INT (0x1u << 1) /**< \brief (UDP_IDR) Disable Endpoint 1 Interrupt */ +#define UDP_IDR_EP2INT (0x1u << 2) /**< \brief (UDP_IDR) Disable Endpoint 2 Interrupt */ +#define UDP_IDR_EP3INT (0x1u << 3) /**< \brief (UDP_IDR) Disable Endpoint 3 Interrupt */ +#define UDP_IDR_EP4INT (0x1u << 4) /**< \brief (UDP_IDR) Disable Endpoint 4 Interrupt */ +#define UDP_IDR_EP5INT (0x1u << 5) /**< \brief (UDP_IDR) Disable Endpoint 5 Interrupt */ +#define UDP_IDR_EP6INT (0x1u << 6) /**< \brief (UDP_IDR) Disable Endpoint 6 Interrupt */ +#define UDP_IDR_EP7INT (0x1u << 7) /**< \brief (UDP_IDR) Disable Endpoint 7 Interrupt */ +#define UDP_IDR_RXSUSP (0x1u << 8) /**< \brief (UDP_IDR) Disable UDP Suspend Interrupt */ +#define UDP_IDR_RXRSM (0x1u << 9) /**< \brief (UDP_IDR) Disable UDP Resume Interrupt */ +#define UDP_IDR_EXTRSM (0x1u << 10) /**< \brief (UDP_IDR) */ +#define UDP_IDR_SOFINT (0x1u << 11) /**< \brief (UDP_IDR) Disable Start Of Frame Interrupt */ +#define UDP_IDR_WAKEUP (0x1u << 13) /**< \brief (UDP_IDR) Disable USB Bus Interrupt */ +/* -------- UDP_IMR : (UDP Offset: 0x018) Interrupt Mask Register -------- */ +#define UDP_IMR_EP0INT (0x1u << 0) /**< \brief (UDP_IMR) Mask Endpoint 0 Interrupt */ +#define UDP_IMR_EP1INT (0x1u << 1) /**< \brief (UDP_IMR) Mask Endpoint 1 Interrupt */ +#define UDP_IMR_EP2INT (0x1u << 2) /**< \brief (UDP_IMR) Mask Endpoint 2 Interrupt */ +#define UDP_IMR_EP3INT (0x1u << 3) /**< \brief (UDP_IMR) Mask Endpoint 3 Interrupt */ +#define UDP_IMR_EP4INT (0x1u << 4) /**< \brief (UDP_IMR) Mask Endpoint 4 Interrupt */ +#define UDP_IMR_EP5INT (0x1u << 5) /**< \brief (UDP_IMR) Mask Endpoint 5 Interrupt */ +#define UDP_IMR_EP6INT (0x1u << 6) /**< \brief (UDP_IMR) Mask Endpoint 6 Interrupt */ +#define UDP_IMR_EP7INT (0x1u << 7) /**< \brief (UDP_IMR) Mask Endpoint 7 Interrupt */ +#define UDP_IMR_RXSUSP (0x1u << 8) /**< \brief (UDP_IMR) Mask UDP Suspend Interrupt */ +#define UDP_IMR_RXRSM (0x1u << 9) /**< \brief (UDP_IMR) Mask UDP Resume Interrupt. */ +#define UDP_IMR_EXTRSM (0x1u << 10) /**< \brief (UDP_IMR) */ +#define UDP_IMR_SOFINT (0x1u << 11) /**< \brief (UDP_IMR) Mask Start Of Frame Interrupt */ +#define UDP_IMR_BIT12 (0x1u << 12) /**< \brief (UDP_IMR) UDP_IMR Bit 12 */ +#define UDP_IMR_WAKEUP (0x1u << 13) /**< \brief (UDP_IMR) USB Bus WAKEUP Interrupt */ +/* -------- UDP_ISR : (UDP Offset: 0x01C) Interrupt Status Register -------- */ +#define UDP_ISR_EP0INT (0x1u << 0) /**< \brief (UDP_ISR) Endpoint 0 Interrupt Status */ +#define UDP_ISR_EP1INT (0x1u << 1) /**< \brief (UDP_ISR) Endpoint 1 Interrupt Status */ +#define UDP_ISR_EP2INT (0x1u << 2) /**< \brief (UDP_ISR) Endpoint 2 Interrupt Status */ +#define UDP_ISR_EP3INT (0x1u << 3) /**< \brief (UDP_ISR) Endpoint 3 Interrupt Status */ +#define UDP_ISR_EP4INT (0x1u << 4) /**< \brief (UDP_ISR) Endpoint 4 Interrupt Status */ +#define UDP_ISR_EP5INT (0x1u << 5) /**< \brief (UDP_ISR) Endpoint 5 Interrupt Status */ +#define UDP_ISR_EP6INT (0x1u << 6) /**< \brief (UDP_ISR) Endpoint 6 Interrupt Status */ +#define UDP_ISR_EP7INT (0x1u << 7) /**< \brief (UDP_ISR) Endpoint 7Interrupt Status */ +#define UDP_ISR_RXSUSP (0x1u << 8) /**< \brief (UDP_ISR) UDP Suspend Interrupt Status */ +#define UDP_ISR_RXRSM (0x1u << 9) /**< \brief (UDP_ISR) UDP Resume Interrupt Status */ +#define UDP_ISR_EXTRSM (0x1u << 10) /**< \brief (UDP_ISR) */ +#define UDP_ISR_SOFINT (0x1u << 11) /**< \brief (UDP_ISR) Start of Frame Interrupt Status */ +#define UDP_ISR_ENDBUSRES (0x1u << 12) /**< \brief (UDP_ISR) End of BUS Reset Interrupt Status */ +#define UDP_ISR_WAKEUP (0x1u << 13) /**< \brief (UDP_ISR) UDP Resume Interrupt Status */ +/* -------- UDP_ICR : (UDP Offset: 0x020) Interrupt Clear Register -------- */ +#define UDP_ICR_RXSUSP (0x1u << 8) /**< \brief (UDP_ICR) Clear UDP Suspend Interrupt */ +#define UDP_ICR_RXRSM (0x1u << 9) /**< \brief (UDP_ICR) Clear UDP Resume Interrupt */ +#define UDP_ICR_EXTRSM (0x1u << 10) /**< \brief (UDP_ICR) */ +#define UDP_ICR_SOFINT (0x1u << 11) /**< \brief (UDP_ICR) Clear Start Of Frame Interrupt */ +#define UDP_ICR_ENDBUSRES (0x1u << 12) /**< \brief (UDP_ICR) Clear End of Bus Reset Interrupt */ +#define UDP_ICR_WAKEUP (0x1u << 13) /**< \brief (UDP_ICR) Clear Wakeup Interrupt */ +/* -------- UDP_RST_EP : (UDP Offset: 0x028) Reset Endpoint Register -------- */ +#define UDP_RST_EP_EP0 (0x1u << 0) /**< \brief (UDP_RST_EP) Reset Endpoint 0 */ +#define UDP_RST_EP_EP1 (0x1u << 1) /**< \brief (UDP_RST_EP) Reset Endpoint 1 */ +#define UDP_RST_EP_EP2 (0x1u << 2) /**< \brief (UDP_RST_EP) Reset Endpoint 2 */ +#define UDP_RST_EP_EP3 (0x1u << 3) /**< \brief (UDP_RST_EP) Reset Endpoint 3 */ +#define UDP_RST_EP_EP4 (0x1u << 4) /**< \brief (UDP_RST_EP) Reset Endpoint 4 */ +#define UDP_RST_EP_EP5 (0x1u << 5) /**< \brief (UDP_RST_EP) Reset Endpoint 5 */ +#define UDP_RST_EP_EP6 (0x1u << 6) /**< \brief (UDP_RST_EP) Reset Endpoint 6 */ +#define UDP_RST_EP_EP7 (0x1u << 7) /**< \brief (UDP_RST_EP) Reset Endpoint 7 */ +/* -------- UDP_CSR[8] : (UDP Offset: 0x030) Endpoint Control and Status Register -------- */ +#define UDP_CSR_TXCOMP (0x1u << 0) /**< \brief (UDP_CSR[8]) Generates an IN Packet with Data Previously Written in the DPR */ +#define UDP_CSR_RX_DATA_BK0 (0x1u << 1) /**< \brief (UDP_CSR[8]) Receive Data Bank 0 */ +#define UDP_CSR_RXSETUP (0x1u << 2) /**< \brief (UDP_CSR[8]) Received Setup */ +#define UDP_CSR_STALLSENT (0x1u << 3) /**< \brief (UDP_CSR[8]) Stall Sent */ +#define UDP_CSR_TXPKTRDY (0x1u << 4) /**< \brief (UDP_CSR[8]) Transmit Packet Ready */ +#define UDP_CSR_FORCESTALL (0x1u << 5) /**< \brief (UDP_CSR[8]) Force Stall (used by Control, Bulk and Isochronous Endpoints) */ +#define UDP_CSR_RX_DATA_BK1 (0x1u << 6) /**< \brief (UDP_CSR[8]) Receive Data Bank 1 (only used by endpoints with ping-pong attributes) */ +#define UDP_CSR_DIR (0x1u << 7) /**< \brief (UDP_CSR[8]) Transfer Direction (only available for control endpoints) */ +#define UDP_CSR_EPTYPE_Pos 8 +#define UDP_CSR_EPTYPE_Msk (0x7u << UDP_CSR_EPTYPE_Pos) /**< \brief (UDP_CSR[8]) Endpoint Type */ +#define UDP_CSR_EPTYPE_CTRL (0x0u << 8) /**< \brief (UDP_CSR[8]) Control */ +#define UDP_CSR_EPTYPE_ISO_OUT (0x1u << 8) /**< \brief (UDP_CSR[8]) Isochronous OUT */ +#define UDP_CSR_EPTYPE_BULK_OUT (0x2u << 8) /**< \brief (UDP_CSR[8]) Bulk OUT */ +#define UDP_CSR_EPTYPE_INT_OUT (0x3u << 8) /**< \brief (UDP_CSR[8]) Interrupt OUT */ +#define UDP_CSR_EPTYPE_ISO_IN (0x5u << 8) /**< \brief (UDP_CSR[8]) Isochronous IN */ +#define UDP_CSR_EPTYPE_BULK_IN (0x6u << 8) /**< \brief (UDP_CSR[8]) Bulk IN */ +#define UDP_CSR_EPTYPE_INT_IN (0x7u << 8) /**< \brief (UDP_CSR[8]) Interrupt IN */ +#define UDP_CSR_DTGLE (0x1u << 11) /**< \brief (UDP_CSR[8]) Data Toggle */ +#define UDP_CSR_EPEDS (0x1u << 15) /**< \brief (UDP_CSR[8]) Endpoint Enable Disable */ +#define UDP_CSR_RXBYTECNT_Pos 16 +#define UDP_CSR_RXBYTECNT_Msk (0x7ffu << UDP_CSR_RXBYTECNT_Pos) /**< \brief (UDP_CSR[8]) Number of Bytes Available in the FIFO */ +#define UDP_CSR_RXBYTECNT(value) ((UDP_CSR_RXBYTECNT_Msk & ((value) << UDP_CSR_RXBYTECNT_Pos))) +#define UDP_CSR_ISOERROR (0x1u << 3) /**< \brief (UDP_CSR[8]) A CRC error has been detected in an isochronous transfer */ +/* -------- UDP_FDR[8] : (UDP Offset: 0x050) Endpoint FIFO Data Register -------- */ +#define UDP_FDR_FIFO_DATA_Pos 0 +#define UDP_FDR_FIFO_DATA_Msk (0xffu << UDP_FDR_FIFO_DATA_Pos) /**< \brief (UDP_FDR[8]) FIFO Data Value */ +#define UDP_FDR_FIFO_DATA(value) ((UDP_FDR_FIFO_DATA_Msk & ((value) << UDP_FDR_FIFO_DATA_Pos))) +/* -------- UDP_TXVC : (UDP Offset: 0x074) Transceiver Control Register -------- */ +#define UDP_TXVC_TXVDIS (0x1u << 8) /**< \brief (UDP_TXVC) Transceiver Disable */ +#define UDP_TXVC_PUON (0x1u << 9) /**< \brief (UDP_TXVC) Pull-up On */ + +/*@}*/ + + +#endif /* _SAM4S_UDP_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_usart.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_usart.h new file mode 100644 index 0000000..cdbc1c4 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_usart.h @@ -0,0 +1,367 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_USART_COMPONENT_ +#define _SAM4S_USART_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Universal Synchronous Asynchronous Receiver Transmitter */ +/* ============================================================================= */ +/** \addtogroup SAM4S_USART Universal Synchronous Asynchronous Receiver Transmitter */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Usart hardware registers */ +typedef struct { + __O uint32_t US_CR; /**< \brief (Usart Offset: 0x0000) Control Register */ + __IO uint32_t US_MR; /**< \brief (Usart Offset: 0x0004) Mode Register */ + __O uint32_t US_IER; /**< \brief (Usart Offset: 0x0008) Interrupt Enable Register */ + __O uint32_t US_IDR; /**< \brief (Usart Offset: 0x000C) Interrupt Disable Register */ + __I uint32_t US_IMR; /**< \brief (Usart Offset: 0x0010) Interrupt Mask Register */ + __I uint32_t US_CSR; /**< \brief (Usart Offset: 0x0014) Channel Status Register */ + __I uint32_t US_RHR; /**< \brief (Usart Offset: 0x0018) Receiver Holding Register */ + __O uint32_t US_THR; /**< \brief (Usart Offset: 0x001C) Transmitter Holding Register */ + __IO uint32_t US_BRGR; /**< \brief (Usart Offset: 0x0020) Baud Rate Generator Register */ + __IO uint32_t US_RTOR; /**< \brief (Usart Offset: 0x0024) Receiver Time-out Register */ + __IO uint32_t US_TTGR; /**< \brief (Usart Offset: 0x0028) Transmitter Timeguard Register */ + __I uint32_t Reserved1[5]; + __IO uint32_t US_FIDI; /**< \brief (Usart Offset: 0x0040) FI DI Ratio Register */ + __I uint32_t US_NER; /**< \brief (Usart Offset: 0x0044) Number of Errors Register */ + __I uint32_t Reserved2[1]; + __IO uint32_t US_IF; /**< \brief (Usart Offset: 0x004C) IrDA Filter Register */ + __IO uint32_t US_MAN; /**< \brief (Usart Offset: 0x0050) Manchester Encoder Decoder Register */ + __I uint32_t Reserved3[36]; + __IO uint32_t US_WPMR; /**< \brief (Usart Offset: 0x00E4) Write Protect Mode Register */ + __I uint32_t US_WPSR; /**< \brief (Usart Offset: 0x00E8) Write Protect Status Register */ + __I uint32_t Reserved4[4]; + __I uint32_t US_VERSION; /**< \brief (Usart Offset: 0x00FC) Version Register */ + __IO uint32_t US_RPR; /**< \brief (Usart Offset: 0x100) Receive Pointer Register */ + __IO uint32_t US_RCR; /**< \brief (Usart Offset: 0x104) Receive Counter Register */ + __IO uint32_t US_TPR; /**< \brief (Usart Offset: 0x108) Transmit Pointer Register */ + __IO uint32_t US_TCR; /**< \brief (Usart Offset: 0x10C) Transmit Counter Register */ + __IO uint32_t US_RNPR; /**< \brief (Usart Offset: 0x110) Receive Next Pointer Register */ + __IO uint32_t US_RNCR; /**< \brief (Usart Offset: 0x114) Receive Next Counter Register */ + __IO uint32_t US_TNPR; /**< \brief (Usart Offset: 0x118) Transmit Next Pointer Register */ + __IO uint32_t US_TNCR; /**< \brief (Usart Offset: 0x11C) Transmit Next Counter Register */ + __O uint32_t US_PTCR; /**< \brief (Usart Offset: 0x120) Transfer Control Register */ + __I uint32_t US_PTSR; /**< \brief (Usart Offset: 0x124) Transfer Status Register */ +} Usart; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- US_CR : (USART Offset: 0x0000) Control Register -------- */ +#define US_CR_RSTRX (0x1u << 2) /**< \brief (US_CR) Reset Receiver */ +#define US_CR_RSTTX (0x1u << 3) /**< \brief (US_CR) Reset Transmitter */ +#define US_CR_RXEN (0x1u << 4) /**< \brief (US_CR) Receiver Enable */ +#define US_CR_RXDIS (0x1u << 5) /**< \brief (US_CR) Receiver Disable */ +#define US_CR_TXEN (0x1u << 6) /**< \brief (US_CR) Transmitter Enable */ +#define US_CR_TXDIS (0x1u << 7) /**< \brief (US_CR) Transmitter Disable */ +#define US_CR_RSTSTA (0x1u << 8) /**< \brief (US_CR) Reset Status Bits */ +#define US_CR_STTBRK (0x1u << 9) /**< \brief (US_CR) Start Break */ +#define US_CR_STPBRK (0x1u << 10) /**< \brief (US_CR) Stop Break */ +#define US_CR_STTTO (0x1u << 11) /**< \brief (US_CR) Start Time-out */ +#define US_CR_SENDA (0x1u << 12) /**< \brief (US_CR) Send Address */ +#define US_CR_RSTIT (0x1u << 13) /**< \brief (US_CR) Reset Iterations */ +#define US_CR_RSTNACK (0x1u << 14) /**< \brief (US_CR) Reset Non Acknowledge */ +#define US_CR_RETTO (0x1u << 15) /**< \brief (US_CR) Rearm Time-out */ +#define US_CR_DTREN (0x1u << 16) /**< \brief (US_CR) Data Terminal Ready Enable */ +#define US_CR_DTRDIS (0x1u << 17) /**< \brief (US_CR) Data Terminal Ready Disable */ +#define US_CR_RTSEN (0x1u << 18) /**< \brief (US_CR) Request to Send Enable */ +#define US_CR_RTSDIS (0x1u << 19) /**< \brief (US_CR) Request to Send Disable */ +#define US_CR_FCS (0x1u << 18) /**< \brief (US_CR) Force SPI Chip Select */ +#define US_CR_RCS (0x1u << 19) /**< \brief (US_CR) Release SPI Chip Select */ +/* -------- US_MR : (USART Offset: 0x0004) Mode Register -------- */ +#define US_MR_USART_MODE_Pos 0 +#define US_MR_USART_MODE_Msk (0xfu << US_MR_USART_MODE_Pos) /**< \brief (US_MR) USART Mode of Operation */ +#define US_MR_USART_MODE_NORMAL (0x0u << 0) /**< \brief (US_MR) Normal mode */ +#define US_MR_USART_MODE_RS485 (0x1u << 0) /**< \brief (US_MR) RS485 */ +#define US_MR_USART_MODE_HW_HANDSHAKING (0x2u << 0) /**< \brief (US_MR) Hardware Handshaking */ +#define US_MR_USART_MODE_MODEM (0x3u << 0) /**< \brief (US_MR) Modem */ +#define US_MR_USART_MODE_IS07816_T_0 (0x4u << 0) /**< \brief (US_MR) IS07816 Protocol: T = 0 */ +#define US_MR_USART_MODE_IS07816_T_1 (0x6u << 0) /**< \brief (US_MR) IS07816 Protocol: T = 1 */ +#define US_MR_USART_MODE_IRDA (0x8u << 0) /**< \brief (US_MR) IrDA */ +#define US_MR_USART_MODE_SPI_MASTER (0xEu << 0) /**< \brief (US_MR) SPI Master */ +#define US_MR_USART_MODE_SPI_SLAVE (0xFu << 0) /**< \brief (US_MR) SPI Slave */ +#define US_MR_USCLKS_Pos 4 +#define US_MR_USCLKS_Msk (0x3u << US_MR_USCLKS_Pos) /**< \brief (US_MR) Clock Selection */ +#define US_MR_USCLKS_MCK (0x0u << 4) /**< \brief (US_MR) Master Clock MCK is selected */ +#define US_MR_USCLKS_DIV (0x1u << 4) /**< \brief (US_MR) Internal Clock Divided MCK/DIV (DIV=8) is selected */ +#define US_MR_USCLKS_SCK (0x3u << 4) /**< \brief (US_MR) Serial Clock SLK is selected */ +#define US_MR_CHRL_Pos 6 +#define US_MR_CHRL_Msk (0x3u << US_MR_CHRL_Pos) /**< \brief (US_MR) Character Length */ +#define US_MR_CHRL_5_BIT (0x0u << 6) /**< \brief (US_MR) Character length is 5 bits */ +#define US_MR_CHRL_6_BIT (0x1u << 6) /**< \brief (US_MR) Character length is 6 bits */ +#define US_MR_CHRL_7_BIT (0x2u << 6) /**< \brief (US_MR) Character length is 7 bits */ +#define US_MR_CHRL_8_BIT (0x3u << 6) /**< \brief (US_MR) Character length is 8 bits */ +#define US_MR_SYNC (0x1u << 8) /**< \brief (US_MR) Synchronous Mode Select */ +#define US_MR_PAR_Pos 9 +#define US_MR_PAR_Msk (0x7u << US_MR_PAR_Pos) /**< \brief (US_MR) Parity Type */ +#define US_MR_PAR_EVEN (0x0u << 9) /**< \brief (US_MR) Even parity */ +#define US_MR_PAR_ODD (0x1u << 9) /**< \brief (US_MR) Odd parity */ +#define US_MR_PAR_SPACE (0x2u << 9) /**< \brief (US_MR) Parity forced to 0 (Space) */ +#define US_MR_PAR_MARK (0x3u << 9) /**< \brief (US_MR) Parity forced to 1 (Mark) */ +#define US_MR_PAR_NO (0x4u << 9) /**< \brief (US_MR) No parity */ +#define US_MR_PAR_MULTIDROP (0x6u << 9) /**< \brief (US_MR) Multidrop mode */ +#define US_MR_NBSTOP_Pos 12 +#define US_MR_NBSTOP_Msk (0x3u << US_MR_NBSTOP_Pos) /**< \brief (US_MR) Number of Stop Bits */ +#define US_MR_NBSTOP_1_BIT (0x0u << 12) /**< \brief (US_MR) 1 stop bit */ +#define US_MR_NBSTOP_1_5_BIT (0x1u << 12) /**< \brief (US_MR) 1.5 stop bit (SYNC = 0) or reserved (SYNC = 1) */ +#define US_MR_NBSTOP_2_BIT (0x2u << 12) /**< \brief (US_MR) 2 stop bits */ +#define US_MR_CHMODE_Pos 14 +#define US_MR_CHMODE_Msk (0x3u << US_MR_CHMODE_Pos) /**< \brief (US_MR) Channel Mode */ +#define US_MR_CHMODE_NORMAL (0x0u << 14) /**< \brief (US_MR) Normal Mode */ +#define US_MR_CHMODE_AUTOMATIC (0x1u << 14) /**< \brief (US_MR) Automatic Echo. Receiver input is connected to the TXD pin. */ +#define US_MR_CHMODE_LOCAL_LOOPBACK (0x2u << 14) /**< \brief (US_MR) Local Loopback. Transmitter output is connected to the Receiver Input. */ +#define US_MR_CHMODE_REMOTE_LOOPBACK (0x3u << 14) /**< \brief (US_MR) Remote Loopback. RXD pin is internally connected to the TXD pin. */ +#define US_MR_MSBF (0x1u << 16) /**< \brief (US_MR) Bit Order */ +#define US_MR_MODE9 (0x1u << 17) /**< \brief (US_MR) 9-bit Character Length */ +#define US_MR_CLKO (0x1u << 18) /**< \brief (US_MR) Clock Output Select */ +#define US_MR_OVER (0x1u << 19) /**< \brief (US_MR) Oversampling Mode */ +#define US_MR_INACK (0x1u << 20) /**< \brief (US_MR) Inhibit Non Acknowledge */ +#define US_MR_DSNACK (0x1u << 21) /**< \brief (US_MR) Disable Successive NACK */ +#define US_MR_VAR_SYNC (0x1u << 22) /**< \brief (US_MR) Variable Synchronization of Command/Data Sync Start Frame Delimiter */ +#define US_MR_INVDATA (0x1u << 23) /**< \brief (US_MR) Inverted Data */ +#define US_MR_MAX_ITERATION_Pos 24 +#define US_MR_MAX_ITERATION_Msk (0x7u << US_MR_MAX_ITERATION_Pos) /**< \brief (US_MR) Maximum Number of Automatic Iteration */ +#define US_MR_MAX_ITERATION(value) ((US_MR_MAX_ITERATION_Msk & ((value) << US_MR_MAX_ITERATION_Pos))) +#define US_MR_FILTER (0x1u << 28) /**< \brief (US_MR) Infrared Receive Line Filter */ +#define US_MR_MAN (0x1u << 29) /**< \brief (US_MR) Manchester Encoder/Decoder Enable */ +#define US_MR_MODSYNC (0x1u << 30) /**< \brief (US_MR) Manchester Synchronization Mode */ +#define US_MR_ONEBIT (0x1u << 31) /**< \brief (US_MR) Start Frame Delimiter Selector */ +#define US_MR_CPHA (0x1u << 8) /**< \brief (US_MR) SPI Clock Phase */ +#define US_MR_CPOL (0x1u << 16) /**< \brief (US_MR) SPI Clock Polarity */ +#define US_MR_WRDBT (0x1u << 20) /**< \brief (US_MR) Wait Read Data Before Transfer */ +/* -------- US_IER : (USART Offset: 0x0008) Interrupt Enable Register -------- */ +#define US_IER_RXRDY (0x1u << 0) /**< \brief (US_IER) RXRDY Interrupt Enable */ +#define US_IER_TXRDY (0x1u << 1) /**< \brief (US_IER) TXRDY Interrupt Enable */ +#define US_IER_RXBRK (0x1u << 2) /**< \brief (US_IER) Receiver Break Interrupt Enable */ +#define US_IER_ENDRX (0x1u << 3) /**< \brief (US_IER) End of Receive Transfer Interrupt Enable (available in all USART modes of operation) */ +#define US_IER_ENDTX (0x1u << 4) /**< \brief (US_IER) End of Transmit Interrupt Enable (available in all USART modes of operation) */ +#define US_IER_OVRE (0x1u << 5) /**< \brief (US_IER) Overrun Error Interrupt Enable */ +#define US_IER_FRAME (0x1u << 6) /**< \brief (US_IER) Framing Error Interrupt Enable */ +#define US_IER_PARE (0x1u << 7) /**< \brief (US_IER) Parity Error Interrupt Enable */ +#define US_IER_TIMEOUT (0x1u << 8) /**< \brief (US_IER) Time-out Interrupt Enable */ +#define US_IER_TXEMPTY (0x1u << 9) /**< \brief (US_IER) TXEMPTY Interrupt Enable */ +#define US_IER_ITER (0x1u << 10) /**< \brief (US_IER) Max number of Repetitions Reached Interrupt Enable */ +#define US_IER_TXBUFE (0x1u << 11) /**< \brief (US_IER) Buffer Empty Interrupt Enable (available in all USART modes of operation) */ +#define US_IER_RXBUFF (0x1u << 12) /**< \brief (US_IER) Buffer Full Interrupt Enable (available in all USART modes of operation) */ +#define US_IER_NACK (0x1u << 13) /**< \brief (US_IER) Non AcknowledgeInterrupt Enable */ +#define US_IER_RIIC (0x1u << 16) /**< \brief (US_IER) Ring Indicator Input Change Enable */ +#define US_IER_DSRIC (0x1u << 17) /**< \brief (US_IER) Data Set Ready Input Change Enable */ +#define US_IER_DCDIC (0x1u << 18) /**< \brief (US_IER) Data Carrier Detect Input Change Interrupt Enable */ +#define US_IER_CTSIC (0x1u << 19) /**< \brief (US_IER) Clear to Send Input Change Interrupt Enable */ +#define US_IER_MANE (0x1u << 24) /**< \brief (US_IER) Manchester Error Interrupt Enable */ +#define US_IER_UNRE (0x1u << 10) /**< \brief (US_IER) SPI Underrun Error Interrupt Enable */ +/* -------- US_IDR : (USART Offset: 0x000C) Interrupt Disable Register -------- */ +#define US_IDR_RXRDY (0x1u << 0) /**< \brief (US_IDR) RXRDY Interrupt Disable */ +#define US_IDR_TXRDY (0x1u << 1) /**< \brief (US_IDR) TXRDY Interrupt Disable */ +#define US_IDR_RXBRK (0x1u << 2) /**< \brief (US_IDR) Receiver Break Interrupt Disable */ +#define US_IDR_ENDRX (0x1u << 3) /**< \brief (US_IDR) End of Receive Transfer Interrupt Disable (available in all USART modes of operation) */ +#define US_IDR_ENDTX (0x1u << 4) /**< \brief (US_IDR) End of Transmit Interrupt Disable (available in all USART modes of operation) */ +#define US_IDR_OVRE (0x1u << 5) /**< \brief (US_IDR) Overrun Error Interrupt Enable */ +#define US_IDR_FRAME (0x1u << 6) /**< \brief (US_IDR) Framing Error Interrupt Disable */ +#define US_IDR_PARE (0x1u << 7) /**< \brief (US_IDR) Parity Error Interrupt Disable */ +#define US_IDR_TIMEOUT (0x1u << 8) /**< \brief (US_IDR) Time-out Interrupt Disable */ +#define US_IDR_TXEMPTY (0x1u << 9) /**< \brief (US_IDR) TXEMPTY Interrupt Disable */ +#define US_IDR_ITER (0x1u << 10) /**< \brief (US_IDR) Max Number of Repetitions Reached Interrupt Disable */ +#define US_IDR_TXBUFE (0x1u << 11) /**< \brief (US_IDR) Buffer Empty Interrupt Disable (available in all USART modes of operation) */ +#define US_IDR_RXBUFF (0x1u << 12) /**< \brief (US_IDR) Buffer Full Interrupt Disable (available in all USART modes of operation) */ +#define US_IDR_NACK (0x1u << 13) /**< \brief (US_IDR) Non AcknowledgeInterrupt Disable */ +#define US_IDR_RIIC (0x1u << 16) /**< \brief (US_IDR) Ring Indicator Input Change Disable */ +#define US_IDR_DSRIC (0x1u << 17) /**< \brief (US_IDR) Data Set Ready Input Change Disable */ +#define US_IDR_DCDIC (0x1u << 18) /**< \brief (US_IDR) Data Carrier Detect Input Change Interrupt Disable */ +#define US_IDR_CTSIC (0x1u << 19) /**< \brief (US_IDR) Clear to Send Input Change Interrupt Disable */ +#define US_IDR_MANE (0x1u << 24) /**< \brief (US_IDR) Manchester Error Interrupt Disable */ +#define US_IDR_UNRE (0x1u << 10) /**< \brief (US_IDR) SPI Underrun Error Interrupt Disable */ +/* -------- US_IMR : (USART Offset: 0x0010) Interrupt Mask Register -------- */ +#define US_IMR_RXRDY (0x1u << 0) /**< \brief (US_IMR) RXRDY Interrupt Mask */ +#define US_IMR_TXRDY (0x1u << 1) /**< \brief (US_IMR) TXRDY Interrupt Mask */ +#define US_IMR_RXBRK (0x1u << 2) /**< \brief (US_IMR) Receiver Break Interrupt Mask */ +#define US_IMR_ENDRX (0x1u << 3) /**< \brief (US_IMR) End of Receive Transfer Interrupt Mask (available in all USART modes of operation) */ +#define US_IMR_ENDTX (0x1u << 4) /**< \brief (US_IMR) End of Transmit Interrupt Mask (available in all USART modes of operation) */ +#define US_IMR_OVRE (0x1u << 5) /**< \brief (US_IMR) Overrun Error Interrupt Mask */ +#define US_IMR_FRAME (0x1u << 6) /**< \brief (US_IMR) Framing Error Interrupt Mask */ +#define US_IMR_PARE (0x1u << 7) /**< \brief (US_IMR) Parity Error Interrupt Mask */ +#define US_IMR_TIMEOUT (0x1u << 8) /**< \brief (US_IMR) Time-out Interrupt Mask */ +#define US_IMR_TXEMPTY (0x1u << 9) /**< \brief (US_IMR) TXEMPTY Interrupt Mask */ +#define US_IMR_ITER (0x1u << 10) /**< \brief (US_IMR) Max Number of Repetitions Reached Interrupt Mask */ +#define US_IMR_TXBUFE (0x1u << 11) /**< \brief (US_IMR) Buffer Empty Interrupt Mask (available in all USART modes of operation) */ +#define US_IMR_RXBUFF (0x1u << 12) /**< \brief (US_IMR) Buffer Full Interrupt Mask (available in all USART modes of operation) */ +#define US_IMR_NACK (0x1u << 13) /**< \brief (US_IMR) Non AcknowledgeInterrupt Mask */ +#define US_IMR_RIIC (0x1u << 16) /**< \brief (US_IMR) Ring Indicator Input Change Mask */ +#define US_IMR_DSRIC (0x1u << 17) /**< \brief (US_IMR) Data Set Ready Input Change Mask */ +#define US_IMR_DCDIC (0x1u << 18) /**< \brief (US_IMR) Data Carrier Detect Input Change Interrupt Mask */ +#define US_IMR_CTSIC (0x1u << 19) /**< \brief (US_IMR) Clear to Send Input Change Interrupt Mask */ +#define US_IMR_MANE (0x1u << 24) /**< \brief (US_IMR) Manchester Error Interrupt Mask */ +#define US_IMR_UNRE (0x1u << 10) /**< \brief (US_IMR) SPI Underrun Error Interrupt Mask */ +/* -------- US_CSR : (USART Offset: 0x0014) Channel Status Register -------- */ +#define US_CSR_RXRDY (0x1u << 0) /**< \brief (US_CSR) Receiver Ready */ +#define US_CSR_TXRDY (0x1u << 1) /**< \brief (US_CSR) Transmitter Ready */ +#define US_CSR_RXBRK (0x1u << 2) /**< \brief (US_CSR) Break Received/End of Break */ +#define US_CSR_ENDRX (0x1u << 3) /**< \brief (US_CSR) End of Receiver Transfer */ +#define US_CSR_ENDTX (0x1u << 4) /**< \brief (US_CSR) End of Transmitter Transfer */ +#define US_CSR_OVRE (0x1u << 5) /**< \brief (US_CSR) Overrun Error */ +#define US_CSR_FRAME (0x1u << 6) /**< \brief (US_CSR) Framing Error */ +#define US_CSR_PARE (0x1u << 7) /**< \brief (US_CSR) Parity Error */ +#define US_CSR_TIMEOUT (0x1u << 8) /**< \brief (US_CSR) Receiver Time-out */ +#define US_CSR_TXEMPTY (0x1u << 9) /**< \brief (US_CSR) Transmitter Empty */ +#define US_CSR_ITER (0x1u << 10) /**< \brief (US_CSR) Max Number of Repetitions Reached */ +#define US_CSR_TXBUFE (0x1u << 11) /**< \brief (US_CSR) Transmission Buffer Empty */ +#define US_CSR_RXBUFF (0x1u << 12) /**< \brief (US_CSR) Reception Buffer Full */ +#define US_CSR_NACK (0x1u << 13) /**< \brief (US_CSR) Non AcknowledgeInterrupt */ +#define US_CSR_RIIC (0x1u << 16) /**< \brief (US_CSR) Ring Indicator Input Change Flag */ +#define US_CSR_DSRIC (0x1u << 17) /**< \brief (US_CSR) Data Set Ready Input Change Flag */ +#define US_CSR_DCDIC (0x1u << 18) /**< \brief (US_CSR) Data Carrier Detect Input Change Flag */ +#define US_CSR_CTSIC (0x1u << 19) /**< \brief (US_CSR) Clear to Send Input Change Flag */ +#define US_CSR_RI (0x1u << 20) /**< \brief (US_CSR) Image of RI Input */ +#define US_CSR_DSR (0x1u << 21) /**< \brief (US_CSR) Image of DSR Input */ +#define US_CSR_DCD (0x1u << 22) /**< \brief (US_CSR) Image of DCD Input */ +#define US_CSR_CTS (0x1u << 23) /**< \brief (US_CSR) Image of CTS Input */ +#define US_CSR_MANERR (0x1u << 24) /**< \brief (US_CSR) Manchester Error */ +#define US_CSR_UNRE (0x1u << 10) /**< \brief (US_CSR) Underrun Error */ +/* -------- US_RHR : (USART Offset: 0x0018) Receiver Holding Register -------- */ +#define US_RHR_RXCHR_Pos 0 +#define US_RHR_RXCHR_Msk (0x1ffu << US_RHR_RXCHR_Pos) /**< \brief (US_RHR) Received Character */ +#define US_RHR_RXSYNH (0x1u << 15) /**< \brief (US_RHR) Received Sync */ +/* -------- US_THR : (USART Offset: 0x001C) Transmitter Holding Register -------- */ +#define US_THR_TXCHR_Pos 0 +#define US_THR_TXCHR_Msk (0x1ffu << US_THR_TXCHR_Pos) /**< \brief (US_THR) Character to be Transmitted */ +#define US_THR_TXCHR(value) ((US_THR_TXCHR_Msk & ((value) << US_THR_TXCHR_Pos))) +#define US_THR_TXSYNH (0x1u << 15) /**< \brief (US_THR) Sync Field to be Transmitted */ +/* -------- US_BRGR : (USART Offset: 0x0020) Baud Rate Generator Register -------- */ +#define US_BRGR_CD_Pos 0 +#define US_BRGR_CD_Msk (0xffffu << US_BRGR_CD_Pos) /**< \brief (US_BRGR) Clock Divider */ +#define US_BRGR_CD(value) ((US_BRGR_CD_Msk & ((value) << US_BRGR_CD_Pos))) +#define US_BRGR_FP_Pos 16 +#define US_BRGR_FP_Msk (0x7u << US_BRGR_FP_Pos) /**< \brief (US_BRGR) Fractional Part */ +#define US_BRGR_FP(value) ((US_BRGR_FP_Msk & ((value) << US_BRGR_FP_Pos))) +/* -------- US_RTOR : (USART Offset: 0x0024) Receiver Time-out Register -------- */ +#define US_RTOR_TO_Pos 0 +#define US_RTOR_TO_Msk (0xffffu << US_RTOR_TO_Pos) /**< \brief (US_RTOR) Time-out Value */ +#define US_RTOR_TO(value) ((US_RTOR_TO_Msk & ((value) << US_RTOR_TO_Pos))) +/* -------- US_TTGR : (USART Offset: 0x0028) Transmitter Timeguard Register -------- */ +#define US_TTGR_TG_Pos 0 +#define US_TTGR_TG_Msk (0xffu << US_TTGR_TG_Pos) /**< \brief (US_TTGR) Timeguard Value */ +#define US_TTGR_TG(value) ((US_TTGR_TG_Msk & ((value) << US_TTGR_TG_Pos))) +/* -------- US_FIDI : (USART Offset: 0x0040) FI DI Ratio Register -------- */ +#define US_FIDI_FI_DI_RATIO_Pos 0 +#define US_FIDI_FI_DI_RATIO_Msk (0xffffu << US_FIDI_FI_DI_RATIO_Pos) /**< \brief (US_FIDI) FI Over DI Ratio Value */ +#define US_FIDI_FI_DI_RATIO(value) ((US_FIDI_FI_DI_RATIO_Msk & ((value) << US_FIDI_FI_DI_RATIO_Pos))) +/* -------- US_NER : (USART Offset: 0x0044) Number of Errors Register -------- */ +#define US_NER_NB_ERRORS_Pos 0 +#define US_NER_NB_ERRORS_Msk (0xffu << US_NER_NB_ERRORS_Pos) /**< \brief (US_NER) Number of Errors */ +/* -------- US_IF : (USART Offset: 0x004C) IrDA Filter Register -------- */ +#define US_IF_IRDA_FILTER_Pos 0 +#define US_IF_IRDA_FILTER_Msk (0xffu << US_IF_IRDA_FILTER_Pos) /**< \brief (US_IF) IrDA Filter */ +#define US_IF_IRDA_FILTER(value) ((US_IF_IRDA_FILTER_Msk & ((value) << US_IF_IRDA_FILTER_Pos))) +/* -------- US_MAN : (USART Offset: 0x0050) Manchester Encoder Decoder Register -------- */ +#define US_MAN_TX_PL_Pos 0 +#define US_MAN_TX_PL_Msk (0xfu << US_MAN_TX_PL_Pos) /**< \brief (US_MAN) Transmitter Preamble Length */ +#define US_MAN_TX_PL(value) ((US_MAN_TX_PL_Msk & ((value) << US_MAN_TX_PL_Pos))) +#define US_MAN_TX_PP_Pos 8 +#define US_MAN_TX_PP_Msk (0x3u << US_MAN_TX_PP_Pos) /**< \brief (US_MAN) Transmitter Preamble Pattern */ +#define US_MAN_TX_PP_ALL_ONE (0x0u << 8) /**< \brief (US_MAN) The preamble is composed of '1's */ +#define US_MAN_TX_PP_ALL_ZERO (0x1u << 8) /**< \brief (US_MAN) The preamble is composed of '0's */ +#define US_MAN_TX_PP_ZERO_ONE (0x2u << 8) /**< \brief (US_MAN) The preamble is composed of '01's */ +#define US_MAN_TX_PP_ONE_ZERO (0x3u << 8) /**< \brief (US_MAN) The preamble is composed of '10's */ +#define US_MAN_TX_MPOL (0x1u << 12) /**< \brief (US_MAN) Transmitter Manchester Polarity */ +#define US_MAN_RX_PL_Pos 16 +#define US_MAN_RX_PL_Msk (0xfu << US_MAN_RX_PL_Pos) /**< \brief (US_MAN) Receiver Preamble Length */ +#define US_MAN_RX_PL(value) ((US_MAN_RX_PL_Msk & ((value) << US_MAN_RX_PL_Pos))) +#define US_MAN_RX_PP_Pos 24 +#define US_MAN_RX_PP_Msk (0x3u << US_MAN_RX_PP_Pos) /**< \brief (US_MAN) Receiver Preamble Pattern detected */ +#define US_MAN_RX_PP_ALL_ONE (0x0u << 24) /**< \brief (US_MAN) The preamble is composed of '1's */ +#define US_MAN_RX_PP_ALL_ZERO (0x1u << 24) /**< \brief (US_MAN) The preamble is composed of '0's */ +#define US_MAN_RX_PP_ZERO_ONE (0x2u << 24) /**< \brief (US_MAN) The preamble is composed of '01's */ +#define US_MAN_RX_PP_ONE_ZERO (0x3u << 24) /**< \brief (US_MAN) The preamble is composed of '10's */ +#define US_MAN_RX_MPOL (0x1u << 28) /**< \brief (US_MAN) Receiver Manchester Polarity */ +#define US_MAN_ONE (0x1u << 29) /**< \brief (US_MAN) Must Be Set to 1 */ +#define US_MAN_DRIFT (0x1u << 30) /**< \brief (US_MAN) Drift Compensation */ +/* -------- US_WPMR : (USART Offset: 0x00E4) Write Protect Mode Register -------- */ +#define US_WPMR_WPEN (0x1u << 0) /**< \brief (US_WPMR) Write Protect Enable */ +#define US_WPMR_WPKEY_Pos 8 +#define US_WPMR_WPKEY_Msk (0xffffffu << US_WPMR_WPKEY_Pos) /**< \brief (US_WPMR) Write Protect KEY */ +#define US_WPMR_WPKEY_PASSWD (0x555341u << 8) /**< \brief (US_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. Always reads as 0. */ +/* -------- US_WPSR : (USART Offset: 0x00E8) Write Protect Status Register -------- */ +#define US_WPSR_WPVS (0x1u << 0) /**< \brief (US_WPSR) Write Protect Violation Status */ +#define US_WPSR_WPVSRC_Pos 8 +#define US_WPSR_WPVSRC_Msk (0xffffu << US_WPSR_WPVSRC_Pos) /**< \brief (US_WPSR) Write Protect Violation Source */ +/* -------- US_VERSION : (USART Offset: 0x00FC) Version Register -------- */ +#define US_VERSION_VERSION_Pos 0 +#define US_VERSION_VERSION_Msk (0xfffu << US_VERSION_VERSION_Pos) /**< \brief (US_VERSION) Hardware Module Version */ +#define US_VERSION_MFN_Pos 16 +#define US_VERSION_MFN_Msk (0x7u << US_VERSION_MFN_Pos) /**< \brief (US_VERSION) Metal Fix Number */ +/* -------- US_RPR : (USART Offset: 0x100) Receive Pointer Register -------- */ +#define US_RPR_RXPTR_Pos 0 +#define US_RPR_RXPTR_Msk (0xffffffffu << US_RPR_RXPTR_Pos) /**< \brief (US_RPR) Receive Pointer Register */ +#define US_RPR_RXPTR(value) ((US_RPR_RXPTR_Msk & ((value) << US_RPR_RXPTR_Pos))) +/* -------- US_RCR : (USART Offset: 0x104) Receive Counter Register -------- */ +#define US_RCR_RXCTR_Pos 0 +#define US_RCR_RXCTR_Msk (0xffffu << US_RCR_RXCTR_Pos) /**< \brief (US_RCR) Receive Counter Register */ +#define US_RCR_RXCTR(value) ((US_RCR_RXCTR_Msk & ((value) << US_RCR_RXCTR_Pos))) +/* -------- US_TPR : (USART Offset: 0x108) Transmit Pointer Register -------- */ +#define US_TPR_TXPTR_Pos 0 +#define US_TPR_TXPTR_Msk (0xffffffffu << US_TPR_TXPTR_Pos) /**< \brief (US_TPR) Transmit Counter Register */ +#define US_TPR_TXPTR(value) ((US_TPR_TXPTR_Msk & ((value) << US_TPR_TXPTR_Pos))) +/* -------- US_TCR : (USART Offset: 0x10C) Transmit Counter Register -------- */ +#define US_TCR_TXCTR_Pos 0 +#define US_TCR_TXCTR_Msk (0xffffu << US_TCR_TXCTR_Pos) /**< \brief (US_TCR) Transmit Counter Register */ +#define US_TCR_TXCTR(value) ((US_TCR_TXCTR_Msk & ((value) << US_TCR_TXCTR_Pos))) +/* -------- US_RNPR : (USART Offset: 0x110) Receive Next Pointer Register -------- */ +#define US_RNPR_RXNPTR_Pos 0 +#define US_RNPR_RXNPTR_Msk (0xffffffffu << US_RNPR_RXNPTR_Pos) /**< \brief (US_RNPR) Receive Next Pointer */ +#define US_RNPR_RXNPTR(value) ((US_RNPR_RXNPTR_Msk & ((value) << US_RNPR_RXNPTR_Pos))) +/* -------- US_RNCR : (USART Offset: 0x114) Receive Next Counter Register -------- */ +#define US_RNCR_RXNCTR_Pos 0 +#define US_RNCR_RXNCTR_Msk (0xffffu << US_RNCR_RXNCTR_Pos) /**< \brief (US_RNCR) Receive Next Counter */ +#define US_RNCR_RXNCTR(value) ((US_RNCR_RXNCTR_Msk & ((value) << US_RNCR_RXNCTR_Pos))) +/* -------- US_TNPR : (USART Offset: 0x118) Transmit Next Pointer Register -------- */ +#define US_TNPR_TXNPTR_Pos 0 +#define US_TNPR_TXNPTR_Msk (0xffffffffu << US_TNPR_TXNPTR_Pos) /**< \brief (US_TNPR) Transmit Next Pointer */ +#define US_TNPR_TXNPTR(value) ((US_TNPR_TXNPTR_Msk & ((value) << US_TNPR_TXNPTR_Pos))) +/* -------- US_TNCR : (USART Offset: 0x11C) Transmit Next Counter Register -------- */ +#define US_TNCR_TXNCTR_Pos 0 +#define US_TNCR_TXNCTR_Msk (0xffffu << US_TNCR_TXNCTR_Pos) /**< \brief (US_TNCR) Transmit Counter Next */ +#define US_TNCR_TXNCTR(value) ((US_TNCR_TXNCTR_Msk & ((value) << US_TNCR_TXNCTR_Pos))) +/* -------- US_PTCR : (USART Offset: 0x120) Transfer Control Register -------- */ +#define US_PTCR_RXTEN (0x1u << 0) /**< \brief (US_PTCR) Receiver Transfer Enable */ +#define US_PTCR_RXTDIS (0x1u << 1) /**< \brief (US_PTCR) Receiver Transfer Disable */ +#define US_PTCR_TXTEN (0x1u << 8) /**< \brief (US_PTCR) Transmitter Transfer Enable */ +#define US_PTCR_TXTDIS (0x1u << 9) /**< \brief (US_PTCR) Transmitter Transfer Disable */ +/* -------- US_PTSR : (USART Offset: 0x124) Transfer Status Register -------- */ +#define US_PTSR_RXTEN (0x1u << 0) /**< \brief (US_PTSR) Receiver Transfer Enable */ +#define US_PTSR_TXTEN (0x1u << 8) /**< \brief (US_PTSR) Transmitter Transfer Enable */ + +/*@}*/ + + +#endif /* _SAM4S_USART_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_wdt.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_wdt.h new file mode 100644 index 0000000..3ffefe9 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/component/component_wdt.h @@ -0,0 +1,77 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_WDT_COMPONENT_ +#define _SAM4S_WDT_COMPONENT_ + +/* ============================================================================= */ +/** SOFTWARE API DEFINITION FOR Watchdog Timer */ +/* ============================================================================= */ +/** \addtogroup SAM4S_WDT Watchdog Timer */ +/*@{*/ + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +/** \brief Wdt hardware registers */ +typedef struct { + __O uint32_t WDT_CR; /**< \brief (Wdt Offset: 0x00) Control Register */ + __IO uint32_t WDT_MR; /**< \brief (Wdt Offset: 0x04) Mode Register */ + __I uint32_t WDT_SR; /**< \brief (Wdt Offset: 0x08) Status Register */ +} Wdt; +#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/* -------- WDT_CR : (WDT Offset: 0x00) Control Register -------- */ +#define WDT_CR_WDRSTT (0x1u << 0) /**< \brief (WDT_CR) Watchdog Restart */ +#define WDT_CR_KEY_Pos 24 +#define WDT_CR_KEY_Msk (0xffu << WDT_CR_KEY_Pos) /**< \brief (WDT_CR) Password. */ +#define WDT_CR_KEY_PASSWD (0xA5u << 24) /**< \brief (WDT_CR) Writing any other value in this field aborts the write operation. */ +/* -------- WDT_MR : (WDT Offset: 0x04) Mode Register -------- */ +#define WDT_MR_WDV_Pos 0 +#define WDT_MR_WDV_Msk (0xfffu << WDT_MR_WDV_Pos) /**< \brief (WDT_MR) Watchdog Counter Value */ +#define WDT_MR_WDV(value) ((WDT_MR_WDV_Msk & ((value) << WDT_MR_WDV_Pos))) +#define WDT_MR_WDFIEN (0x1u << 12) /**< \brief (WDT_MR) Watchdog Fault Interrupt Enable */ +#define WDT_MR_WDRSTEN (0x1u << 13) /**< \brief (WDT_MR) Watchdog Reset Enable */ +#define WDT_MR_WDRPROC (0x1u << 14) /**< \brief (WDT_MR) Watchdog Reset Processor */ +#define WDT_MR_WDDIS (0x1u << 15) /**< \brief (WDT_MR) Watchdog Disable */ +#define WDT_MR_WDD_Pos 16 +#define WDT_MR_WDD_Msk (0xfffu << WDT_MR_WDD_Pos) /**< \brief (WDT_MR) Watchdog Delta Value */ +#define WDT_MR_WDD(value) ((WDT_MR_WDD_Msk & ((value) << WDT_MR_WDD_Pos))) +#define WDT_MR_WDDBGHLT (0x1u << 28) /**< \brief (WDT_MR) Watchdog Debug Halt */ +#define WDT_MR_WDIDLEHLT (0x1u << 29) /**< \brief (WDT_MR) Watchdog Idle Halt */ +/* -------- WDT_SR : (WDT Offset: 0x08) Status Register -------- */ +#define WDT_SR_WDUNF (0x1u << 0) /**< \brief (WDT_SR) Watchdog Underflow */ +#define WDT_SR_WDERR (0x1u << 1) /**< \brief (WDT_SR) Watchdog Error */ + +/*@}*/ + + +#endif /* _SAM4S_WDT_COMPONENT_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_acc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_acc.h new file mode 100644 index 0000000..f2dd466 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_acc.h @@ -0,0 +1,61 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_ACC_INSTANCE_ +#define _SAM4S_ACC_INSTANCE_ + +/* ========== Register definition for ACC peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_ACC_CR (0x40040000U) /**< \brief (ACC) Control Register */ + #define REG_ACC_MR (0x40040004U) /**< \brief (ACC) Mode Register */ + #define REG_ACC_IER (0x40040024U) /**< \brief (ACC) Interrupt Enable Register */ + #define REG_ACC_IDR (0x40040028U) /**< \brief (ACC) Interrupt Disable Register */ + #define REG_ACC_IMR (0x4004002CU) /**< \brief (ACC) Interrupt Mask Register */ + #define REG_ACC_ISR (0x40040030U) /**< \brief (ACC) Interrupt Status Register */ + #define REG_ACC_ACR (0x40040094U) /**< \brief (ACC) Analog Control Register */ + #define REG_ACC_WPMR (0x400400E4U) /**< \brief (ACC) Write Protect Mode Register */ + #define REG_ACC_WPSR (0x400400E8U) /**< \brief (ACC) Write Protect Status Register */ +#else + #define REG_ACC_CR (*(__O uint32_t*)0x40040000U) /**< \brief (ACC) Control Register */ + #define REG_ACC_MR (*(__IO uint32_t*)0x40040004U) /**< \brief (ACC) Mode Register */ + #define REG_ACC_IER (*(__O uint32_t*)0x40040024U) /**< \brief (ACC) Interrupt Enable Register */ + #define REG_ACC_IDR (*(__O uint32_t*)0x40040028U) /**< \brief (ACC) Interrupt Disable Register */ + #define REG_ACC_IMR (*(__I uint32_t*)0x4004002CU) /**< \brief (ACC) Interrupt Mask Register */ + #define REG_ACC_ISR (*(__I uint32_t*)0x40040030U) /**< \brief (ACC) Interrupt Status Register */ + #define REG_ACC_ACR (*(__IO uint32_t*)0x40040094U) /**< \brief (ACC) Analog Control Register */ + #define REG_ACC_WPMR (*(__IO uint32_t*)0x400400E4U) /**< \brief (ACC) Write Protect Mode Register */ + #define REG_ACC_WPSR (*(__I uint32_t*)0x400400E8U) /**< \brief (ACC) Write Protect Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_ACC_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_adc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_adc.h new file mode 100644 index 0000000..3496faa --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_adc.h @@ -0,0 +1,97 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_ADC_INSTANCE_ +#define _SAM4S_ADC_INSTANCE_ + +/* ========== Register definition for ADC peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_ADC_CR (0x40038000U) /**< \brief (ADC) Control Register */ + #define REG_ADC_MR (0x40038004U) /**< \brief (ADC) Mode Register */ + #define REG_ADC_SEQR1 (0x40038008U) /**< \brief (ADC) Channel Sequence Register 1 */ + #define REG_ADC_SEQR2 (0x4003800CU) /**< \brief (ADC) Channel Sequence Register 2 */ + #define REG_ADC_CHER (0x40038010U) /**< \brief (ADC) Channel Enable Register */ + #define REG_ADC_CHDR (0x40038014U) /**< \brief (ADC) Channel Disable Register */ + #define REG_ADC_CHSR (0x40038018U) /**< \brief (ADC) Channel Status Register */ + #define REG_ADC_LCDR (0x40038020U) /**< \brief (ADC) Last Converted Data Register */ + #define REG_ADC_IER (0x40038024U) /**< \brief (ADC) Interrupt Enable Register */ + #define REG_ADC_IDR (0x40038028U) /**< \brief (ADC) Interrupt Disable Register */ + #define REG_ADC_IMR (0x4003802CU) /**< \brief (ADC) Interrupt Mask Register */ + #define REG_ADC_ISR (0x40038030U) /**< \brief (ADC) Interrupt Status Register */ + #define REG_ADC_OVER (0x4003803CU) /**< \brief (ADC) Overrun Status Register */ + #define REG_ADC_EMR (0x40038040U) /**< \brief (ADC) Extended Mode Register */ + #define REG_ADC_CWR (0x40038044U) /**< \brief (ADC) Compare Window Register */ + #define REG_ADC_CGR (0x40038048U) /**< \brief (ADC) Channel Gain Register */ + #define REG_ADC_COR (0x4003804CU) /**< \brief (ADC) Channel Offset Register */ + #define REG_ADC_CDR (0x40038050U) /**< \brief (ADC) Channel Data Register */ + #define REG_ADC_ACR (0x40038094U) /**< \brief (ADC) Analog Control Register */ + #define REG_ADC_WPMR (0x400380E4U) /**< \brief (ADC) Write Protect Mode Register */ + #define REG_ADC_WPSR (0x400380E8U) /**< \brief (ADC) Write Protect Status Register */ + #define REG_ADC_RPR (0x40038100U) /**< \brief (ADC) Receive Pointer Register */ + #define REG_ADC_RCR (0x40038104U) /**< \brief (ADC) Receive Counter Register */ + #define REG_ADC_RNPR (0x40038110U) /**< \brief (ADC) Receive Next Pointer Register */ + #define REG_ADC_RNCR (0x40038114U) /**< \brief (ADC) Receive Next Counter Register */ + #define REG_ADC_PTCR (0x40038120U) /**< \brief (ADC) Transfer Control Register */ + #define REG_ADC_PTSR (0x40038124U) /**< \brief (ADC) Transfer Status Register */ +#else + #define REG_ADC_CR (*(__O uint32_t*)0x40038000U) /**< \brief (ADC) Control Register */ + #define REG_ADC_MR (*(__IO uint32_t*)0x40038004U) /**< \brief (ADC) Mode Register */ + #define REG_ADC_SEQR1 (*(__IO uint32_t*)0x40038008U) /**< \brief (ADC) Channel Sequence Register 1 */ + #define REG_ADC_SEQR2 (*(__IO uint32_t*)0x4003800CU) /**< \brief (ADC) Channel Sequence Register 2 */ + #define REG_ADC_CHER (*(__O uint32_t*)0x40038010U) /**< \brief (ADC) Channel Enable Register */ + #define REG_ADC_CHDR (*(__O uint32_t*)0x40038014U) /**< \brief (ADC) Channel Disable Register */ + #define REG_ADC_CHSR (*(__I uint32_t*)0x40038018U) /**< \brief (ADC) Channel Status Register */ + #define REG_ADC_LCDR (*(__I uint32_t*)0x40038020U) /**< \brief (ADC) Last Converted Data Register */ + #define REG_ADC_IER (*(__O uint32_t*)0x40038024U) /**< \brief (ADC) Interrupt Enable Register */ + #define REG_ADC_IDR (*(__O uint32_t*)0x40038028U) /**< \brief (ADC) Interrupt Disable Register */ + #define REG_ADC_IMR (*(__I uint32_t*)0x4003802CU) /**< \brief (ADC) Interrupt Mask Register */ + #define REG_ADC_ISR (*(__I uint32_t*)0x40038030U) /**< \brief (ADC) Interrupt Status Register */ + #define REG_ADC_OVER (*(__I uint32_t*)0x4003803CU) /**< \brief (ADC) Overrun Status Register */ + #define REG_ADC_EMR (*(__IO uint32_t*)0x40038040U) /**< \brief (ADC) Extended Mode Register */ + #define REG_ADC_CWR (*(__IO uint32_t*)0x40038044U) /**< \brief (ADC) Compare Window Register */ + #define REG_ADC_CGR (*(__IO uint32_t*)0x40038048U) /**< \brief (ADC) Channel Gain Register */ + #define REG_ADC_COR (*(__IO uint32_t*)0x4003804CU) /**< \brief (ADC) Channel Offset Register */ + #define REG_ADC_CDR (*(__I uint32_t*)0x40038050U) /**< \brief (ADC) Channel Data Register */ + #define REG_ADC_ACR (*(__IO uint32_t*)0x40038094U) /**< \brief (ADC) Analog Control Register */ + #define REG_ADC_WPMR (*(__IO uint32_t*)0x400380E4U) /**< \brief (ADC) Write Protect Mode Register */ + #define REG_ADC_WPSR (*(__I uint32_t*)0x400380E8U) /**< \brief (ADC) Write Protect Status Register */ + #define REG_ADC_RPR (*(__IO uint32_t*)0x40038100U) /**< \brief (ADC) Receive Pointer Register */ + #define REG_ADC_RCR (*(__IO uint32_t*)0x40038104U) /**< \brief (ADC) Receive Counter Register */ + #define REG_ADC_RNPR (*(__IO uint32_t*)0x40038110U) /**< \brief (ADC) Receive Next Pointer Register */ + #define REG_ADC_RNCR (*(__IO uint32_t*)0x40038114U) /**< \brief (ADC) Receive Next Counter Register */ + #define REG_ADC_PTCR (*(__O uint32_t*)0x40038120U) /**< \brief (ADC) Transfer Control Register */ + #define REG_ADC_PTSR (*(__I uint32_t*)0x40038124U) /**< \brief (ADC) Transfer Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_ADC_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_chipid.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_chipid.h new file mode 100644 index 0000000..8b6f910 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_chipid.h @@ -0,0 +1,47 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_CHIPID_INSTANCE_ +#define _SAM4S_CHIPID_INSTANCE_ + +/* ========== Register definition for CHIPID peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_CHIPID_CIDR (0x400E0740U) /**< \brief (CHIPID) Chip ID Register */ + #define REG_CHIPID_EXID (0x400E0744U) /**< \brief (CHIPID) Chip ID Extension Register */ +#else + #define REG_CHIPID_CIDR (*(__I uint32_t*)0x400E0740U) /**< \brief (CHIPID) Chip ID Register */ + #define REG_CHIPID_EXID (*(__I uint32_t*)0x400E0744U) /**< \brief (CHIPID) Chip ID Extension Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_CHIPID_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_cmcc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_cmcc.h new file mode 100644 index 0000000..b121ffd --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_cmcc.h @@ -0,0 +1,63 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_CMCC_INSTANCE_ +#define _SAM4S_CMCC_INSTANCE_ + +/* ========== Register definition for CMCC peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_CMCC_TYPE (0x4007C000U) /**< \brief (CMCC) Cache Type Register */ + #define REG_CMCC_CFG (0x4007C004U) /**< \brief (CMCC) Cache Configuration Register */ + #define REG_CMCC_CTRL (0x4007C008U) /**< \brief (CMCC) Cache Control Register */ + #define REG_CMCC_SR (0x4007C00CU) /**< \brief (CMCC) Cache Status Register */ + #define REG_CMCC_MAINT0 (0x4007C020U) /**< \brief (CMCC) Cache Maintenance Register 0 */ + #define REG_CMCC_MAINT1 (0x4007C024U) /**< \brief (CMCC) Cache Maintenance Register 1 */ + #define REG_CMCC_MCFG (0x4007C028U) /**< \brief (CMCC) Cache Monitor Configuration Register */ + #define REG_CMCC_MEN (0x4007C02CU) /**< \brief (CMCC) Cache Monitor Enable Register */ + #define REG_CMCC_MCTRL (0x4007C030U) /**< \brief (CMCC) Cache Monitor Control Register */ + #define REG_CMCC_MSR (0x4007C034U) /**< \brief (CMCC) Cache Monitor Status Register */ +#else + #define REG_CMCC_TYPE (*(__I uint32_t*)0x4007C000U) /**< \brief (CMCC) Cache Type Register */ + #define REG_CMCC_CFG (*(__IO uint32_t*)0x4007C004U) /**< \brief (CMCC) Cache Configuration Register */ + #define REG_CMCC_CTRL (*(__O uint32_t*)0x4007C008U) /**< \brief (CMCC) Cache Control Register */ + #define REG_CMCC_SR (*(__I uint32_t*)0x4007C00CU) /**< \brief (CMCC) Cache Status Register */ + #define REG_CMCC_MAINT0 (*(__O uint32_t*)0x4007C020U) /**< \brief (CMCC) Cache Maintenance Register 0 */ + #define REG_CMCC_MAINT1 (*(__O uint32_t*)0x4007C024U) /**< \brief (CMCC) Cache Maintenance Register 1 */ + #define REG_CMCC_MCFG (*(__IO uint32_t*)0x4007C028U) /**< \brief (CMCC) Cache Monitor Configuration Register */ + #define REG_CMCC_MEN (*(__IO uint32_t*)0x4007C02CU) /**< \brief (CMCC) Cache Monitor Enable Register */ + #define REG_CMCC_MCTRL (*(__O uint32_t*)0x4007C030U) /**< \brief (CMCC) Cache Monitor Control Register */ + #define REG_CMCC_MSR (*(__I uint32_t*)0x4007C034U) /**< \brief (CMCC) Cache Monitor Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_CMCC_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_crccu.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_crccu.h new file mode 100644 index 0000000..8bf8025 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_crccu.h @@ -0,0 +1,73 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_CRCCU_INSTANCE_ +#define _SAM4S_CRCCU_INSTANCE_ + +/* ========== Register definition for CRCCU peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_CRCCU_DSCR (0x40044000U) /**< \brief (CRCCU) CRCCU Descriptor Base Register */ + #define REG_CRCCU_DMA_EN (0x40044008U) /**< \brief (CRCCU) CRCCU DMA Enable Register */ + #define REG_CRCCU_DMA_DIS (0x4004400CU) /**< \brief (CRCCU) CRCCU DMA Disable Register */ + #define REG_CRCCU_DMA_SR (0x40044010U) /**< \brief (CRCCU) CRCCU DMA Status Register */ + #define REG_CRCCU_DMA_IER (0x40044014U) /**< \brief (CRCCU) CRCCU DMA Interrupt Enable Register */ + #define REG_CRCCU_DMA_IDR (0x40044018U) /**< \brief (CRCCU) CRCCU DMA Interrupt Disable Register */ + #define REG_CRCCU_DMA_IMR (0x4004401CU) /**< \brief (CRCCU) CRCCU DMA Interrupt Mask Register */ + #define REG_CRCCU_DMA_ISR (0x40044020U) /**< \brief (CRCCU) CRCCU DMA Interrupt Status Register */ + #define REG_CRCCU_CR (0x40044034U) /**< \brief (CRCCU) CRCCU Control Register */ + #define REG_CRCCU_MR (0x40044038U) /**< \brief (CRCCU) CRCCU Mode Register */ + #define REG_CRCCU_SR (0x4004403CU) /**< \brief (CRCCU) CRCCU Status Register */ + #define REG_CRCCU_IER (0x40044040U) /**< \brief (CRCCU) CRCCU Interrupt Enable Register */ + #define REG_CRCCU_IDR (0x40044044U) /**< \brief (CRCCU) CRCCU Interrupt Disable Register */ + #define REG_CRCCU_IMR (0x40044048U) /**< \brief (CRCCU) CRCCU Interrupt Mask Register */ + #define REG_CRCCU_ISR (0x4004404CU) /**< \brief (CRCCU) CRCCU Interrupt Status Register */ +#else + #define REG_CRCCU_DSCR (*(__IO uint32_t*)0x40044000U) /**< \brief (CRCCU) CRCCU Descriptor Base Register */ + #define REG_CRCCU_DMA_EN (*(__O uint32_t*)0x40044008U) /**< \brief (CRCCU) CRCCU DMA Enable Register */ + #define REG_CRCCU_DMA_DIS (*(__O uint32_t*)0x4004400CU) /**< \brief (CRCCU) CRCCU DMA Disable Register */ + #define REG_CRCCU_DMA_SR (*(__I uint32_t*)0x40044010U) /**< \brief (CRCCU) CRCCU DMA Status Register */ + #define REG_CRCCU_DMA_IER (*(__O uint32_t*)0x40044014U) /**< \brief (CRCCU) CRCCU DMA Interrupt Enable Register */ + #define REG_CRCCU_DMA_IDR (*(__O uint32_t*)0x40044018U) /**< \brief (CRCCU) CRCCU DMA Interrupt Disable Register */ + #define REG_CRCCU_DMA_IMR (*(__I uint32_t*)0x4004401CU) /**< \brief (CRCCU) CRCCU DMA Interrupt Mask Register */ + #define REG_CRCCU_DMA_ISR (*(__I uint32_t*)0x40044020U) /**< \brief (CRCCU) CRCCU DMA Interrupt Status Register */ + #define REG_CRCCU_CR (*(__O uint32_t*)0x40044034U) /**< \brief (CRCCU) CRCCU Control Register */ + #define REG_CRCCU_MR (*(__IO uint32_t*)0x40044038U) /**< \brief (CRCCU) CRCCU Mode Register */ + #define REG_CRCCU_SR (*(__I uint32_t*)0x4004403CU) /**< \brief (CRCCU) CRCCU Status Register */ + #define REG_CRCCU_IER (*(__O uint32_t*)0x40044040U) /**< \brief (CRCCU) CRCCU Interrupt Enable Register */ + #define REG_CRCCU_IDR (*(__O uint32_t*)0x40044044U) /**< \brief (CRCCU) CRCCU Interrupt Disable Register */ + #define REG_CRCCU_IMR (*(__I uint32_t*)0x40044048U) /**< \brief (CRCCU) CRCCU Interrupt Mask Register */ + #define REG_CRCCU_ISR (*(__I uint32_t*)0x4004404CU) /**< \brief (CRCCU) CRCCU Interrupt Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_CRCCU_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_dacc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_dacc.h new file mode 100644 index 0000000..e7536a3 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_dacc.h @@ -0,0 +1,81 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_DACC_INSTANCE_ +#define _SAM4S_DACC_INSTANCE_ + +/* ========== Register definition for DACC peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_DACC_CR (0x4003C000U) /**< \brief (DACC) Control Register */ + #define REG_DACC_MR (0x4003C004U) /**< \brief (DACC) Mode Register */ + #define REG_DACC_CHER (0x4003C010U) /**< \brief (DACC) Channel Enable Register */ + #define REG_DACC_CHDR (0x4003C014U) /**< \brief (DACC) Channel Disable Register */ + #define REG_DACC_CHSR (0x4003C018U) /**< \brief (DACC) Channel Status Register */ + #define REG_DACC_CDR (0x4003C020U) /**< \brief (DACC) Conversion Data Register */ + #define REG_DACC_IER (0x4003C024U) /**< \brief (DACC) Interrupt Enable Register */ + #define REG_DACC_IDR (0x4003C028U) /**< \brief (DACC) Interrupt Disable Register */ + #define REG_DACC_IMR (0x4003C02CU) /**< \brief (DACC) Interrupt Mask Register */ + #define REG_DACC_ISR (0x4003C030U) /**< \brief (DACC) Interrupt Status Register */ + #define REG_DACC_ACR (0x4003C094U) /**< \brief (DACC) Analog Current Register */ + #define REG_DACC_WPMR (0x4003C0E4U) /**< \brief (DACC) Write Protect Mode register */ + #define REG_DACC_WPSR (0x4003C0E8U) /**< \brief (DACC) Write Protect Status register */ + #define REG_DACC_TPR (0x4003C108U) /**< \brief (DACC) Transmit Pointer Register */ + #define REG_DACC_TCR (0x4003C10CU) /**< \brief (DACC) Transmit Counter Register */ + #define REG_DACC_TNPR (0x4003C118U) /**< \brief (DACC) Transmit Next Pointer Register */ + #define REG_DACC_TNCR (0x4003C11CU) /**< \brief (DACC) Transmit Next Counter Register */ + #define REG_DACC_PTCR (0x4003C120U) /**< \brief (DACC) Transfer Control Register */ + #define REG_DACC_PTSR (0x4003C124U) /**< \brief (DACC) Transfer Status Register */ +#else + #define REG_DACC_CR (*(__O uint32_t*)0x4003C000U) /**< \brief (DACC) Control Register */ + #define REG_DACC_MR (*(__IO uint32_t*)0x4003C004U) /**< \brief (DACC) Mode Register */ + #define REG_DACC_CHER (*(__O uint32_t*)0x4003C010U) /**< \brief (DACC) Channel Enable Register */ + #define REG_DACC_CHDR (*(__O uint32_t*)0x4003C014U) /**< \brief (DACC) Channel Disable Register */ + #define REG_DACC_CHSR (*(__I uint32_t*)0x4003C018U) /**< \brief (DACC) Channel Status Register */ + #define REG_DACC_CDR (*(__O uint32_t*)0x4003C020U) /**< \brief (DACC) Conversion Data Register */ + #define REG_DACC_IER (*(__O uint32_t*)0x4003C024U) /**< \brief (DACC) Interrupt Enable Register */ + #define REG_DACC_IDR (*(__O uint32_t*)0x4003C028U) /**< \brief (DACC) Interrupt Disable Register */ + #define REG_DACC_IMR (*(__I uint32_t*)0x4003C02CU) /**< \brief (DACC) Interrupt Mask Register */ + #define REG_DACC_ISR (*(__I uint32_t*)0x4003C030U) /**< \brief (DACC) Interrupt Status Register */ + #define REG_DACC_ACR (*(__IO uint32_t*)0x4003C094U) /**< \brief (DACC) Analog Current Register */ + #define REG_DACC_WPMR (*(__IO uint32_t*)0x4003C0E4U) /**< \brief (DACC) Write Protect Mode register */ + #define REG_DACC_WPSR (*(__I uint32_t*)0x4003C0E8U) /**< \brief (DACC) Write Protect Status register */ + #define REG_DACC_TPR (*(__IO uint32_t*)0x4003C108U) /**< \brief (DACC) Transmit Pointer Register */ + #define REG_DACC_TCR (*(__IO uint32_t*)0x4003C10CU) /**< \brief (DACC) Transmit Counter Register */ + #define REG_DACC_TNPR (*(__IO uint32_t*)0x4003C118U) /**< \brief (DACC) Transmit Next Pointer Register */ + #define REG_DACC_TNCR (*(__IO uint32_t*)0x4003C11CU) /**< \brief (DACC) Transmit Next Counter Register */ + #define REG_DACC_PTCR (*(__O uint32_t*)0x4003C120U) /**< \brief (DACC) Transfer Control Register */ + #define REG_DACC_PTSR (*(__I uint32_t*)0x4003C124U) /**< \brief (DACC) Transfer Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_DACC_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_efc0.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_efc0.h new file mode 100644 index 0000000..4a8719f --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_efc0.h @@ -0,0 +1,51 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_EFC0_INSTANCE_ +#define _SAM4S_EFC0_INSTANCE_ + +/* ========== Register definition for EFC0 peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_EFC0_FMR (0x400E0A00U) /**< \brief (EFC0) EEFC Flash Mode Register */ + #define REG_EFC0_FCR (0x400E0A04U) /**< \brief (EFC0) EEFC Flash Command Register */ + #define REG_EFC0_FSR (0x400E0A08U) /**< \brief (EFC0) EEFC Flash Status Register */ + #define REG_EFC0_FRR (0x400E0A0CU) /**< \brief (EFC0) EEFC Flash Result Register */ +#else + #define REG_EFC0_FMR (*(__IO uint32_t*)0x400E0A00U) /**< \brief (EFC0) EEFC Flash Mode Register */ + #define REG_EFC0_FCR (*(__O uint32_t*)0x400E0A04U) /**< \brief (EFC0) EEFC Flash Command Register */ + #define REG_EFC0_FSR (*(__I uint32_t*)0x400E0A08U) /**< \brief (EFC0) EEFC Flash Status Register */ + #define REG_EFC0_FRR (*(__I uint32_t*)0x400E0A0CU) /**< \brief (EFC0) EEFC Flash Result Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_EFC0_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_efc1.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_efc1.h new file mode 100644 index 0000000..ade466e --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_efc1.h @@ -0,0 +1,51 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_EFC1_INSTANCE_ +#define _SAM4S_EFC1_INSTANCE_ + +/* ========== Register definition for EFC1 peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_EFC1_FMR (0x400E0C00U) /**< \brief (EFC1) EEFC Flash Mode Register */ + #define REG_EFC1_FCR (0x400E0C04U) /**< \brief (EFC1) EEFC Flash Command Register */ + #define REG_EFC1_FSR (0x400E0C08U) /**< \brief (EFC1) EEFC Flash Status Register */ + #define REG_EFC1_FRR (0x400E0C0CU) /**< \brief (EFC1) EEFC Flash Result Register */ +#else + #define REG_EFC1_FMR (*(__IO uint32_t*)0x400E0C00U) /**< \brief (EFC1) EEFC Flash Mode Register */ + #define REG_EFC1_FCR (*(__O uint32_t*)0x400E0C04U) /**< \brief (EFC1) EEFC Flash Command Register */ + #define REG_EFC1_FSR (*(__I uint32_t*)0x400E0C08U) /**< \brief (EFC1) EEFC Flash Status Register */ + #define REG_EFC1_FRR (*(__I uint32_t*)0x400E0C0CU) /**< \brief (EFC1) EEFC Flash Result Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_EFC1_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_gpbr.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_gpbr.h new file mode 100644 index 0000000..db21354 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_gpbr.h @@ -0,0 +1,45 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_GPBR_INSTANCE_ +#define _SAM4S_GPBR_INSTANCE_ + +/* ========== Register definition for GPBR peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_GPBR_GPBR (0x400E1490U) /**< \brief (GPBR) General Purpose Backup Register */ +#else + #define REG_GPBR_GPBR (*(__IO uint32_t*)0x400E1490U) /**< \brief (GPBR) General Purpose Backup Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_GPBR_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_hsmci.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_hsmci.h new file mode 100644 index 0000000..f2b7d33 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_hsmci.h @@ -0,0 +1,101 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_HSMCI_INSTANCE_ +#define _SAM4S_HSMCI_INSTANCE_ + +/* ========== Register definition for HSMCI peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_HSMCI_CR (0x40000000U) /**< \brief (HSMCI) Control Register */ + #define REG_HSMCI_MR (0x40000004U) /**< \brief (HSMCI) Mode Register */ + #define REG_HSMCI_DTOR (0x40000008U) /**< \brief (HSMCI) Data Timeout Register */ + #define REG_HSMCI_SDCR (0x4000000CU) /**< \brief (HSMCI) SD/SDIO Card Register */ + #define REG_HSMCI_ARGR (0x40000010U) /**< \brief (HSMCI) Argument Register */ + #define REG_HSMCI_CMDR (0x40000014U) /**< \brief (HSMCI) Command Register */ + #define REG_HSMCI_BLKR (0x40000018U) /**< \brief (HSMCI) Block Register */ + #define REG_HSMCI_CSTOR (0x4000001CU) /**< \brief (HSMCI) Completion Signal Timeout Register */ + #define REG_HSMCI_RSPR (0x40000020U) /**< \brief (HSMCI) Response Register */ + #define REG_HSMCI_RDR (0x40000030U) /**< \brief (HSMCI) Receive Data Register */ + #define REG_HSMCI_TDR (0x40000034U) /**< \brief (HSMCI) Transmit Data Register */ + #define REG_HSMCI_SR (0x40000040U) /**< \brief (HSMCI) Status Register */ + #define REG_HSMCI_IER (0x40000044U) /**< \brief (HSMCI) Interrupt Enable Register */ + #define REG_HSMCI_IDR (0x40000048U) /**< \brief (HSMCI) Interrupt Disable Register */ + #define REG_HSMCI_IMR (0x4000004CU) /**< \brief (HSMCI) Interrupt Mask Register */ + #define REG_HSMCI_CFG (0x40000054U) /**< \brief (HSMCI) Configuration Register */ + #define REG_HSMCI_WPMR (0x400000E4U) /**< \brief (HSMCI) Write Protection Mode Register */ + #define REG_HSMCI_WPSR (0x400000E8U) /**< \brief (HSMCI) Write Protection Status Register */ + #define REG_HSMCI_RPR (0x40000100U) /**< \brief (HSMCI) Receive Pointer Register */ + #define REG_HSMCI_RCR (0x40000104U) /**< \brief (HSMCI) Receive Counter Register */ + #define REG_HSMCI_TPR (0x40000108U) /**< \brief (HSMCI) Transmit Pointer Register */ + #define REG_HSMCI_TCR (0x4000010CU) /**< \brief (HSMCI) Transmit Counter Register */ + #define REG_HSMCI_RNPR (0x40000110U) /**< \brief (HSMCI) Receive Next Pointer Register */ + #define REG_HSMCI_RNCR (0x40000114U) /**< \brief (HSMCI) Receive Next Counter Register */ + #define REG_HSMCI_TNPR (0x40000118U) /**< \brief (HSMCI) Transmit Next Pointer Register */ + #define REG_HSMCI_TNCR (0x4000011CU) /**< \brief (HSMCI) Transmit Next Counter Register */ + #define REG_HSMCI_PTCR (0x40000120U) /**< \brief (HSMCI) Transfer Control Register */ + #define REG_HSMCI_PTSR (0x40000124U) /**< \brief (HSMCI) Transfer Status Register */ + #define REG_HSMCI_FIFO (0x40000200U) /**< \brief (HSMCI) FIFO Memory Aperture0 */ +#else + #define REG_HSMCI_CR (*(__O uint32_t*)0x40000000U) /**< \brief (HSMCI) Control Register */ + #define REG_HSMCI_MR (*(__IO uint32_t*)0x40000004U) /**< \brief (HSMCI) Mode Register */ + #define REG_HSMCI_DTOR (*(__IO uint32_t*)0x40000008U) /**< \brief (HSMCI) Data Timeout Register */ + #define REG_HSMCI_SDCR (*(__IO uint32_t*)0x4000000CU) /**< \brief (HSMCI) SD/SDIO Card Register */ + #define REG_HSMCI_ARGR (*(__IO uint32_t*)0x40000010U) /**< \brief (HSMCI) Argument Register */ + #define REG_HSMCI_CMDR (*(__O uint32_t*)0x40000014U) /**< \brief (HSMCI) Command Register */ + #define REG_HSMCI_BLKR (*(__IO uint32_t*)0x40000018U) /**< \brief (HSMCI) Block Register */ + #define REG_HSMCI_CSTOR (*(__IO uint32_t*)0x4000001CU) /**< \brief (HSMCI) Completion Signal Timeout Register */ + #define REG_HSMCI_RSPR (*(__I uint32_t*)0x40000020U) /**< \brief (HSMCI) Response Register */ + #define REG_HSMCI_RDR (*(__I uint32_t*)0x40000030U) /**< \brief (HSMCI) Receive Data Register */ + #define REG_HSMCI_TDR (*(__O uint32_t*)0x40000034U) /**< \brief (HSMCI) Transmit Data Register */ + #define REG_HSMCI_SR (*(__I uint32_t*)0x40000040U) /**< \brief (HSMCI) Status Register */ + #define REG_HSMCI_IER (*(__O uint32_t*)0x40000044U) /**< \brief (HSMCI) Interrupt Enable Register */ + #define REG_HSMCI_IDR (*(__O uint32_t*)0x40000048U) /**< \brief (HSMCI) Interrupt Disable Register */ + #define REG_HSMCI_IMR (*(__I uint32_t*)0x4000004CU) /**< \brief (HSMCI) Interrupt Mask Register */ + #define REG_HSMCI_CFG (*(__IO uint32_t*)0x40000054U) /**< \brief (HSMCI) Configuration Register */ + #define REG_HSMCI_WPMR (*(__IO uint32_t*)0x400000E4U) /**< \brief (HSMCI) Write Protection Mode Register */ + #define REG_HSMCI_WPSR (*(__I uint32_t*)0x400000E8U) /**< \brief (HSMCI) Write Protection Status Register */ + #define REG_HSMCI_RPR (*(__IO uint32_t*)0x40000100U) /**< \brief (HSMCI) Receive Pointer Register */ + #define REG_HSMCI_RCR (*(__IO uint32_t*)0x40000104U) /**< \brief (HSMCI) Receive Counter Register */ + #define REG_HSMCI_TPR (*(__IO uint32_t*)0x40000108U) /**< \brief (HSMCI) Transmit Pointer Register */ + #define REG_HSMCI_TCR (*(__IO uint32_t*)0x4000010CU) /**< \brief (HSMCI) Transmit Counter Register */ + #define REG_HSMCI_RNPR (*(__IO uint32_t*)0x40000110U) /**< \brief (HSMCI) Receive Next Pointer Register */ + #define REG_HSMCI_RNCR (*(__IO uint32_t*)0x40000114U) /**< \brief (HSMCI) Receive Next Counter Register */ + #define REG_HSMCI_TNPR (*(__IO uint32_t*)0x40000118U) /**< \brief (HSMCI) Transmit Next Pointer Register */ + #define REG_HSMCI_TNCR (*(__IO uint32_t*)0x4000011CU) /**< \brief (HSMCI) Transmit Next Counter Register */ + #define REG_HSMCI_PTCR (*(__O uint32_t*)0x40000120U) /**< \brief (HSMCI) Transfer Control Register */ + #define REG_HSMCI_PTSR (*(__I uint32_t*)0x40000124U) /**< \brief (HSMCI) Transfer Status Register */ + #define REG_HSMCI_FIFO (*(__IO uint32_t*)0x40000200U) /**< \brief (HSMCI) FIFO Memory Aperture0 */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_HSMCI_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_matrix.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_matrix.h new file mode 100644 index 0000000..613bedd --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_matrix.h @@ -0,0 +1,65 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_MATRIX_INSTANCE_ +#define _SAM4S_MATRIX_INSTANCE_ + +/* ========== Register definition for MATRIX peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_MATRIX_MCFG (0x400E0200U) /**< \brief (MATRIX) Master Configuration Register */ + #define REG_MATRIX_SCFG (0x400E0240U) /**< \brief (MATRIX) Slave Configuration Register */ + #define REG_MATRIX_PRAS0 (0x400E0280U) /**< \brief (MATRIX) Priority Register A for Slave 0 */ + #define REG_MATRIX_PRAS1 (0x400E0288U) /**< \brief (MATRIX) Priority Register A for Slave 1 */ + #define REG_MATRIX_PRAS2 (0x400E0290U) /**< \brief (MATRIX) Priority Register A for Slave 2 */ + #define REG_MATRIX_PRAS3 (0x400E0298U) /**< \brief (MATRIX) Priority Register A for Slave 3 */ + #define REG_MATRIX_PRAS4 (0x400E02A0U) /**< \brief (MATRIX) Priority Register A for Slave 4 */ + #define REG_CCFG_SYSIO (0x400E0314U) /**< \brief (MATRIX) System I/O Configuration register */ + #define REG_CCFG_SMCNFCS (0x400E031CU) /**< \brief (MATRIX) SMC Chip Select NAND Flash Assignment Register */ + #define REG_MATRIX_WPMR (0x400E03E4U) /**< \brief (MATRIX) Write Protect Mode Register */ + #define REG_MATRIX_WPSR (0x400E03E8U) /**< \brief (MATRIX) Write Protect Status Register */ +#else + #define REG_MATRIX_MCFG (*(__IO uint32_t*)0x400E0200U) /**< \brief (MATRIX) Master Configuration Register */ + #define REG_MATRIX_SCFG (*(__IO uint32_t*)0x400E0240U) /**< \brief (MATRIX) Slave Configuration Register */ + #define REG_MATRIX_PRAS0 (*(__IO uint32_t*)0x400E0280U) /**< \brief (MATRIX) Priority Register A for Slave 0 */ + #define REG_MATRIX_PRAS1 (*(__IO uint32_t*)0x400E0288U) /**< \brief (MATRIX) Priority Register A for Slave 1 */ + #define REG_MATRIX_PRAS2 (*(__IO uint32_t*)0x400E0290U) /**< \brief (MATRIX) Priority Register A for Slave 2 */ + #define REG_MATRIX_PRAS3 (*(__IO uint32_t*)0x400E0298U) /**< \brief (MATRIX) Priority Register A for Slave 3 */ + #define REG_MATRIX_PRAS4 (*(__IO uint32_t*)0x400E02A0U) /**< \brief (MATRIX) Priority Register A for Slave 4 */ + #define REG_CCFG_SYSIO (*(__IO uint32_t*)0x400E0314U) /**< \brief (MATRIX) System I/O Configuration register */ + #define REG_CCFG_SMCNFCS (*(__IO uint32_t*)0x400E031CU) /**< \brief (MATRIX) SMC Chip Select NAND Flash Assignment Register */ + #define REG_MATRIX_WPMR (*(__IO uint32_t*)0x400E03E4U) /**< \brief (MATRIX) Write Protect Mode Register */ + #define REG_MATRIX_WPSR (*(__I uint32_t*)0x400E03E8U) /**< \brief (MATRIX) Write Protect Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_MATRIX_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pioa.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pioa.h new file mode 100644 index 0000000..ed75002 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pioa.h @@ -0,0 +1,161 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_PIOA_INSTANCE_ +#define _SAM4S_PIOA_INSTANCE_ + +/* ========== Register definition for PIOA peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_PIOA_PER (0x400E0E00U) /**< \brief (PIOA) PIO Enable Register */ + #define REG_PIOA_PDR (0x400E0E04U) /**< \brief (PIOA) PIO Disable Register */ + #define REG_PIOA_PSR (0x400E0E08U) /**< \brief (PIOA) PIO Status Register */ + #define REG_PIOA_OER (0x400E0E10U) /**< \brief (PIOA) Output Enable Register */ + #define REG_PIOA_ODR (0x400E0E14U) /**< \brief (PIOA) Output Disable Register */ + #define REG_PIOA_OSR (0x400E0E18U) /**< \brief (PIOA) Output Status Register */ + #define REG_PIOA_IFER (0x400E0E20U) /**< \brief (PIOA) Glitch Input Filter Enable Register */ + #define REG_PIOA_IFDR (0x400E0E24U) /**< \brief (PIOA) Glitch Input Filter Disable Register */ + #define REG_PIOA_IFSR (0x400E0E28U) /**< \brief (PIOA) Glitch Input Filter Status Register */ + #define REG_PIOA_SODR (0x400E0E30U) /**< \brief (PIOA) Set Output Data Register */ + #define REG_PIOA_CODR (0x400E0E34U) /**< \brief (PIOA) Clear Output Data Register */ + #define REG_PIOA_ODSR (0x400E0E38U) /**< \brief (PIOA) Output Data Status Register */ + #define REG_PIOA_PDSR (0x400E0E3CU) /**< \brief (PIOA) Pin Data Status Register */ + #define REG_PIOA_IER (0x400E0E40U) /**< \brief (PIOA) Interrupt Enable Register */ + #define REG_PIOA_IDR (0x400E0E44U) /**< \brief (PIOA) Interrupt Disable Register */ + #define REG_PIOA_IMR (0x400E0E48U) /**< \brief (PIOA) Interrupt Mask Register */ + #define REG_PIOA_ISR (0x400E0E4CU) /**< \brief (PIOA) Interrupt Status Register */ + #define REG_PIOA_MDER (0x400E0E50U) /**< \brief (PIOA) Multi-driver Enable Register */ + #define REG_PIOA_MDDR (0x400E0E54U) /**< \brief (PIOA) Multi-driver Disable Register */ + #define REG_PIOA_MDSR (0x400E0E58U) /**< \brief (PIOA) Multi-driver Status Register */ + #define REG_PIOA_PUDR (0x400E0E60U) /**< \brief (PIOA) Pull-up Disable Register */ + #define REG_PIOA_PUER (0x400E0E64U) /**< \brief (PIOA) Pull-up Enable Register */ + #define REG_PIOA_PUSR (0x400E0E68U) /**< \brief (PIOA) Pad Pull-up Status Register */ + #define REG_PIOA_ABCDSR (0x400E0E70U) /**< \brief (PIOA) Peripheral Select Register */ + #define REG_PIOA_IFSCDR (0x400E0E80U) /**< \brief (PIOA) Input Filter Slow Clock Disable Register */ + #define REG_PIOA_IFSCER (0x400E0E84U) /**< \brief (PIOA) Input Filter Slow Clock Enable Register */ + #define REG_PIOA_IFSCSR (0x400E0E88U) /**< \brief (PIOA) Input Filter Slow Clock Status Register */ + #define REG_PIOA_SCDR (0x400E0E8CU) /**< \brief (PIOA) Slow Clock Divider Debouncing Register */ + #define REG_PIOA_PPDDR (0x400E0E90U) /**< \brief (PIOA) Pad Pull-down Disable Register */ + #define REG_PIOA_PPDER (0x400E0E94U) /**< \brief (PIOA) Pad Pull-down Enable Register */ + #define REG_PIOA_PPDSR (0x400E0E98U) /**< \brief (PIOA) Pad Pull-down Status Register */ + #define REG_PIOA_OWER (0x400E0EA0U) /**< \brief (PIOA) Output Write Enable */ + #define REG_PIOA_OWDR (0x400E0EA4U) /**< \brief (PIOA) Output Write Disable */ + #define REG_PIOA_OWSR (0x400E0EA8U) /**< \brief (PIOA) Output Write Status Register */ + #define REG_PIOA_AIMER (0x400E0EB0U) /**< \brief (PIOA) Additional Interrupt Modes Enable Register */ + #define REG_PIOA_AIMDR (0x400E0EB4U) /**< \brief (PIOA) Additional Interrupt Modes Disables Register */ + #define REG_PIOA_AIMMR (0x400E0EB8U) /**< \brief (PIOA) Additional Interrupt Modes Mask Register */ + #define REG_PIOA_ESR (0x400E0EC0U) /**< \brief (PIOA) Edge Select Register */ + #define REG_PIOA_LSR (0x400E0EC4U) /**< \brief (PIOA) Level Select Register */ + #define REG_PIOA_ELSR (0x400E0EC8U) /**< \brief (PIOA) Edge/Level Status Register */ + #define REG_PIOA_FELLSR (0x400E0ED0U) /**< \brief (PIOA) Falling Edge/Low Level Select Register */ + #define REG_PIOA_REHLSR (0x400E0ED4U) /**< \brief (PIOA) Rising Edge/ High Level Select Register */ + #define REG_PIOA_FRLHSR (0x400E0ED8U) /**< \brief (PIOA) Fall/Rise - Low/High Status Register */ + #define REG_PIOA_LOCKSR (0x400E0EE0U) /**< \brief (PIOA) Lock Status */ + #define REG_PIOA_WPMR (0x400E0EE4U) /**< \brief (PIOA) Write Protect Mode Register */ + #define REG_PIOA_WPSR (0x400E0EE8U) /**< \brief (PIOA) Write Protect Status Register */ + #define REG_PIOA_SCHMITT (0x400E0F00U) /**< \brief (PIOA) Schmitt Trigger Register */ + #define REG_PIOA_PCMR (0x400E0F50U) /**< \brief (PIOA) Parallel Capture Mode Register */ + #define REG_PIOA_PCIER (0x400E0F54U) /**< \brief (PIOA) Parallel Capture Interrupt Enable Register */ + #define REG_PIOA_PCIDR (0x400E0F58U) /**< \brief (PIOA) Parallel Capture Interrupt Disable Register */ + #define REG_PIOA_PCIMR (0x400E0F5CU) /**< \brief (PIOA) Parallel Capture Interrupt Mask Register */ + #define REG_PIOA_PCISR (0x400E0F60U) /**< \brief (PIOA) Parallel Capture Interrupt Status Register */ + #define REG_PIOA_PCRHR (0x400E0F64U) /**< \brief (PIOA) Parallel Capture Reception Holding Register */ + #define REG_PIOA_RPR (0x400E0F68U) /**< \brief (PIOA) Receive Pointer Register */ + #define REG_PIOA_RCR (0x400E0F6CU) /**< \brief (PIOA) Receive Counter Register */ + #define REG_PIOA_RNPR (0x400E0F78U) /**< \brief (PIOA) Receive Next Pointer Register */ + #define REG_PIOA_RNCR (0x400E0F7CU) /**< \brief (PIOA) Receive Next Counter Register */ + #define REG_PIOA_PTCR (0x400E0F88U) /**< \brief (PIOA) Transfer Control Register */ + #define REG_PIOA_PTSR (0x400E0F8CU) /**< \brief (PIOA) Transfer Status Register */ +#else + #define REG_PIOA_PER (*(__O uint32_t*)0x400E0E00U) /**< \brief (PIOA) PIO Enable Register */ + #define REG_PIOA_PDR (*(__O uint32_t*)0x400E0E04U) /**< \brief (PIOA) PIO Disable Register */ + #define REG_PIOA_PSR (*(__I uint32_t*)0x400E0E08U) /**< \brief (PIOA) PIO Status Register */ + #define REG_PIOA_OER (*(__O uint32_t*)0x400E0E10U) /**< \brief (PIOA) Output Enable Register */ + #define REG_PIOA_ODR (*(__O uint32_t*)0x400E0E14U) /**< \brief (PIOA) Output Disable Register */ + #define REG_PIOA_OSR (*(__I uint32_t*)0x400E0E18U) /**< \brief (PIOA) Output Status Register */ + #define REG_PIOA_IFER (*(__O uint32_t*)0x400E0E20U) /**< \brief (PIOA) Glitch Input Filter Enable Register */ + #define REG_PIOA_IFDR (*(__O uint32_t*)0x400E0E24U) /**< \brief (PIOA) Glitch Input Filter Disable Register */ + #define REG_PIOA_IFSR (*(__I uint32_t*)0x400E0E28U) /**< \brief (PIOA) Glitch Input Filter Status Register */ + #define REG_PIOA_SODR (*(__O uint32_t*)0x400E0E30U) /**< \brief (PIOA) Set Output Data Register */ + #define REG_PIOA_CODR (*(__O uint32_t*)0x400E0E34U) /**< \brief (PIOA) Clear Output Data Register */ + #define REG_PIOA_ODSR (*(__IO uint32_t*)0x400E0E38U) /**< \brief (PIOA) Output Data Status Register */ + #define REG_PIOA_PDSR (*(__I uint32_t*)0x400E0E3CU) /**< \brief (PIOA) Pin Data Status Register */ + #define REG_PIOA_IER (*(__O uint32_t*)0x400E0E40U) /**< \brief (PIOA) Interrupt Enable Register */ + #define REG_PIOA_IDR (*(__O uint32_t*)0x400E0E44U) /**< \brief (PIOA) Interrupt Disable Register */ + #define REG_PIOA_IMR (*(__I uint32_t*)0x400E0E48U) /**< \brief (PIOA) Interrupt Mask Register */ + #define REG_PIOA_ISR (*(__I uint32_t*)0x400E0E4CU) /**< \brief (PIOA) Interrupt Status Register */ + #define REG_PIOA_MDER (*(__O uint32_t*)0x400E0E50U) /**< \brief (PIOA) Multi-driver Enable Register */ + #define REG_PIOA_MDDR (*(__O uint32_t*)0x400E0E54U) /**< \brief (PIOA) Multi-driver Disable Register */ + #define REG_PIOA_MDSR (*(__I uint32_t*)0x400E0E58U) /**< \brief (PIOA) Multi-driver Status Register */ + #define REG_PIOA_PUDR (*(__O uint32_t*)0x400E0E60U) /**< \brief (PIOA) Pull-up Disable Register */ + #define REG_PIOA_PUER (*(__O uint32_t*)0x400E0E64U) /**< \brief (PIOA) Pull-up Enable Register */ + #define REG_PIOA_PUSR (*(__I uint32_t*)0x400E0E68U) /**< \brief (PIOA) Pad Pull-up Status Register */ + #define REG_PIOA_ABCDSR (*(__IO uint32_t*)0x400E0E70U) /**< \brief (PIOA) Peripheral Select Register */ + #define REG_PIOA_IFSCDR (*(__O uint32_t*)0x400E0E80U) /**< \brief (PIOA) Input Filter Slow Clock Disable Register */ + #define REG_PIOA_IFSCER (*(__O uint32_t*)0x400E0E84U) /**< \brief (PIOA) Input Filter Slow Clock Enable Register */ + #define REG_PIOA_IFSCSR (*(__I uint32_t*)0x400E0E88U) /**< \brief (PIOA) Input Filter Slow Clock Status Register */ + #define REG_PIOA_SCDR (*(__IO uint32_t*)0x400E0E8CU) /**< \brief (PIOA) Slow Clock Divider Debouncing Register */ + #define REG_PIOA_PPDDR (*(__O uint32_t*)0x400E0E90U) /**< \brief (PIOA) Pad Pull-down Disable Register */ + #define REG_PIOA_PPDER (*(__O uint32_t*)0x400E0E94U) /**< \brief (PIOA) Pad Pull-down Enable Register */ + #define REG_PIOA_PPDSR (*(__I uint32_t*)0x400E0E98U) /**< \brief (PIOA) Pad Pull-down Status Register */ + #define REG_PIOA_OWER (*(__O uint32_t*)0x400E0EA0U) /**< \brief (PIOA) Output Write Enable */ + #define REG_PIOA_OWDR (*(__O uint32_t*)0x400E0EA4U) /**< \brief (PIOA) Output Write Disable */ + #define REG_PIOA_OWSR (*(__I uint32_t*)0x400E0EA8U) /**< \brief (PIOA) Output Write Status Register */ + #define REG_PIOA_AIMER (*(__O uint32_t*)0x400E0EB0U) /**< \brief (PIOA) Additional Interrupt Modes Enable Register */ + #define REG_PIOA_AIMDR (*(__O uint32_t*)0x400E0EB4U) /**< \brief (PIOA) Additional Interrupt Modes Disables Register */ + #define REG_PIOA_AIMMR (*(__I uint32_t*)0x400E0EB8U) /**< \brief (PIOA) Additional Interrupt Modes Mask Register */ + #define REG_PIOA_ESR (*(__O uint32_t*)0x400E0EC0U) /**< \brief (PIOA) Edge Select Register */ + #define REG_PIOA_LSR (*(__O uint32_t*)0x400E0EC4U) /**< \brief (PIOA) Level Select Register */ + #define REG_PIOA_ELSR (*(__I uint32_t*)0x400E0EC8U) /**< \brief (PIOA) Edge/Level Status Register */ + #define REG_PIOA_FELLSR (*(__O uint32_t*)0x400E0ED0U) /**< \brief (PIOA) Falling Edge/Low Level Select Register */ + #define REG_PIOA_REHLSR (*(__O uint32_t*)0x400E0ED4U) /**< \brief (PIOA) Rising Edge/ High Level Select Register */ + #define REG_PIOA_FRLHSR (*(__I uint32_t*)0x400E0ED8U) /**< \brief (PIOA) Fall/Rise - Low/High Status Register */ + #define REG_PIOA_LOCKSR (*(__I uint32_t*)0x400E0EE0U) /**< \brief (PIOA) Lock Status */ + #define REG_PIOA_WPMR (*(__IO uint32_t*)0x400E0EE4U) /**< \brief (PIOA) Write Protect Mode Register */ + #define REG_PIOA_WPSR (*(__I uint32_t*)0x400E0EE8U) /**< \brief (PIOA) Write Protect Status Register */ + #define REG_PIOA_SCHMITT (*(__IO uint32_t*)0x400E0F00U) /**< \brief (PIOA) Schmitt Trigger Register */ + #define REG_PIOA_PCMR (*(__IO uint32_t*)0x400E0F50U) /**< \brief (PIOA) Parallel Capture Mode Register */ + #define REG_PIOA_PCIER (*(__O uint32_t*)0x400E0F54U) /**< \brief (PIOA) Parallel Capture Interrupt Enable Register */ + #define REG_PIOA_PCIDR (*(__O uint32_t*)0x400E0F58U) /**< \brief (PIOA) Parallel Capture Interrupt Disable Register */ + #define REG_PIOA_PCIMR (*(__I uint32_t*)0x400E0F5CU) /**< \brief (PIOA) Parallel Capture Interrupt Mask Register */ + #define REG_PIOA_PCISR (*(__I uint32_t*)0x400E0F60U) /**< \brief (PIOA) Parallel Capture Interrupt Status Register */ + #define REG_PIOA_PCRHR (*(__I uint32_t*)0x400E0F64U) /**< \brief (PIOA) Parallel Capture Reception Holding Register */ + #define REG_PIOA_RPR (*(__IO uint32_t*)0x400E0F68U) /**< \brief (PIOA) Receive Pointer Register */ + #define REG_PIOA_RCR (*(__IO uint32_t*)0x400E0F6CU) /**< \brief (PIOA) Receive Counter Register */ + #define REG_PIOA_RNPR (*(__IO uint32_t*)0x400E0F78U) /**< \brief (PIOA) Receive Next Pointer Register */ + #define REG_PIOA_RNCR (*(__IO uint32_t*)0x400E0F7CU) /**< \brief (PIOA) Receive Next Counter Register */ + #define REG_PIOA_PTCR (*(__O uint32_t*)0x400E0F88U) /**< \brief (PIOA) Transfer Control Register */ + #define REG_PIOA_PTSR (*(__I uint32_t*)0x400E0F8CU) /**< \brief (PIOA) Transfer Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_PIOA_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_piob.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_piob.h new file mode 100644 index 0000000..7e849a7 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_piob.h @@ -0,0 +1,149 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_PIOB_INSTANCE_ +#define _SAM4S_PIOB_INSTANCE_ + +/* ========== Register definition for PIOB peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_PIOB_PER (0x400E1000U) /**< \brief (PIOB) PIO Enable Register */ + #define REG_PIOB_PDR (0x400E1004U) /**< \brief (PIOB) PIO Disable Register */ + #define REG_PIOB_PSR (0x400E1008U) /**< \brief (PIOB) PIO Status Register */ + #define REG_PIOB_OER (0x400E1010U) /**< \brief (PIOB) Output Enable Register */ + #define REG_PIOB_ODR (0x400E1014U) /**< \brief (PIOB) Output Disable Register */ + #define REG_PIOB_OSR (0x400E1018U) /**< \brief (PIOB) Output Status Register */ + #define REG_PIOB_IFER (0x400E1020U) /**< \brief (PIOB) Glitch Input Filter Enable Register */ + #define REG_PIOB_IFDR (0x400E1024U) /**< \brief (PIOB) Glitch Input Filter Disable Register */ + #define REG_PIOB_IFSR (0x400E1028U) /**< \brief (PIOB) Glitch Input Filter Status Register */ + #define REG_PIOB_SODR (0x400E1030U) /**< \brief (PIOB) Set Output Data Register */ + #define REG_PIOB_CODR (0x400E1034U) /**< \brief (PIOB) Clear Output Data Register */ + #define REG_PIOB_ODSR (0x400E1038U) /**< \brief (PIOB) Output Data Status Register */ + #define REG_PIOB_PDSR (0x400E103CU) /**< \brief (PIOB) Pin Data Status Register */ + #define REG_PIOB_IER (0x400E1040U) /**< \brief (PIOB) Interrupt Enable Register */ + #define REG_PIOB_IDR (0x400E1044U) /**< \brief (PIOB) Interrupt Disable Register */ + #define REG_PIOB_IMR (0x400E1048U) /**< \brief (PIOB) Interrupt Mask Register */ + #define REG_PIOB_ISR (0x400E104CU) /**< \brief (PIOB) Interrupt Status Register */ + #define REG_PIOB_MDER (0x400E1050U) /**< \brief (PIOB) Multi-driver Enable Register */ + #define REG_PIOB_MDDR (0x400E1054U) /**< \brief (PIOB) Multi-driver Disable Register */ + #define REG_PIOB_MDSR (0x400E1058U) /**< \brief (PIOB) Multi-driver Status Register */ + #define REG_PIOB_PUDR (0x400E1060U) /**< \brief (PIOB) Pull-up Disable Register */ + #define REG_PIOB_PUER (0x400E1064U) /**< \brief (PIOB) Pull-up Enable Register */ + #define REG_PIOB_PUSR (0x400E1068U) /**< \brief (PIOB) Pad Pull-up Status Register */ + #define REG_PIOB_ABCDSR (0x400E1070U) /**< \brief (PIOB) Peripheral Select Register */ + #define REG_PIOB_IFSCDR (0x400E1080U) /**< \brief (PIOB) Input Filter Slow Clock Disable Register */ + #define REG_PIOB_IFSCER (0x400E1084U) /**< \brief (PIOB) Input Filter Slow Clock Enable Register */ + #define REG_PIOB_IFSCSR (0x400E1088U) /**< \brief (PIOB) Input Filter Slow Clock Status Register */ + #define REG_PIOB_SCDR (0x400E108CU) /**< \brief (PIOB) Slow Clock Divider Debouncing Register */ + #define REG_PIOB_PPDDR (0x400E1090U) /**< \brief (PIOB) Pad Pull-down Disable Register */ + #define REG_PIOB_PPDER (0x400E1094U) /**< \brief (PIOB) Pad Pull-down Enable Register */ + #define REG_PIOB_PPDSR (0x400E1098U) /**< \brief (PIOB) Pad Pull-down Status Register */ + #define REG_PIOB_OWER (0x400E10A0U) /**< \brief (PIOB) Output Write Enable */ + #define REG_PIOB_OWDR (0x400E10A4U) /**< \brief (PIOB) Output Write Disable */ + #define REG_PIOB_OWSR (0x400E10A8U) /**< \brief (PIOB) Output Write Status Register */ + #define REG_PIOB_AIMER (0x400E10B0U) /**< \brief (PIOB) Additional Interrupt Modes Enable Register */ + #define REG_PIOB_AIMDR (0x400E10B4U) /**< \brief (PIOB) Additional Interrupt Modes Disables Register */ + #define REG_PIOB_AIMMR (0x400E10B8U) /**< \brief (PIOB) Additional Interrupt Modes Mask Register */ + #define REG_PIOB_ESR (0x400E10C0U) /**< \brief (PIOB) Edge Select Register */ + #define REG_PIOB_LSR (0x400E10C4U) /**< \brief (PIOB) Level Select Register */ + #define REG_PIOB_ELSR (0x400E10C8U) /**< \brief (PIOB) Edge/Level Status Register */ + #define REG_PIOB_FELLSR (0x400E10D0U) /**< \brief (PIOB) Falling Edge/Low Level Select Register */ + #define REG_PIOB_REHLSR (0x400E10D4U) /**< \brief (PIOB) Rising Edge/ High Level Select Register */ + #define REG_PIOB_FRLHSR (0x400E10D8U) /**< \brief (PIOB) Fall/Rise - Low/High Status Register */ + #define REG_PIOB_LOCKSR (0x400E10E0U) /**< \brief (PIOB) Lock Status */ + #define REG_PIOB_WPMR (0x400E10E4U) /**< \brief (PIOB) Write Protect Mode Register */ + #define REG_PIOB_WPSR (0x400E10E8U) /**< \brief (PIOB) Write Protect Status Register */ + #define REG_PIOB_SCHMITT (0x400E1100U) /**< \brief (PIOB) Schmitt Trigger Register */ + #define REG_PIOB_PCMR (0x400E1150U) /**< \brief (PIOB) Parallel Capture Mode Register */ + #define REG_PIOB_PCIER (0x400E1154U) /**< \brief (PIOB) Parallel Capture Interrupt Enable Register */ + #define REG_PIOB_PCIDR (0x400E1158U) /**< \brief (PIOB) Parallel Capture Interrupt Disable Register */ + #define REG_PIOB_PCIMR (0x400E115CU) /**< \brief (PIOB) Parallel Capture Interrupt Mask Register */ + #define REG_PIOB_PCISR (0x400E1160U) /**< \brief (PIOB) Parallel Capture Interrupt Status Register */ + #define REG_PIOB_PCRHR (0x400E1164U) /**< \brief (PIOB) Parallel Capture Reception Holding Register */ +#else + #define REG_PIOB_PER (*(__O uint32_t*)0x400E1000U) /**< \brief (PIOB) PIO Enable Register */ + #define REG_PIOB_PDR (*(__O uint32_t*)0x400E1004U) /**< \brief (PIOB) PIO Disable Register */ + #define REG_PIOB_PSR (*(__I uint32_t*)0x400E1008U) /**< \brief (PIOB) PIO Status Register */ + #define REG_PIOB_OER (*(__O uint32_t*)0x400E1010U) /**< \brief (PIOB) Output Enable Register */ + #define REG_PIOB_ODR (*(__O uint32_t*)0x400E1014U) /**< \brief (PIOB) Output Disable Register */ + #define REG_PIOB_OSR (*(__I uint32_t*)0x400E1018U) /**< \brief (PIOB) Output Status Register */ + #define REG_PIOB_IFER (*(__O uint32_t*)0x400E1020U) /**< \brief (PIOB) Glitch Input Filter Enable Register */ + #define REG_PIOB_IFDR (*(__O uint32_t*)0x400E1024U) /**< \brief (PIOB) Glitch Input Filter Disable Register */ + #define REG_PIOB_IFSR (*(__I uint32_t*)0x400E1028U) /**< \brief (PIOB) Glitch Input Filter Status Register */ + #define REG_PIOB_SODR (*(__O uint32_t*)0x400E1030U) /**< \brief (PIOB) Set Output Data Register */ + #define REG_PIOB_CODR (*(__O uint32_t*)0x400E1034U) /**< \brief (PIOB) Clear Output Data Register */ + #define REG_PIOB_ODSR (*(__IO uint32_t*)0x400E1038U) /**< \brief (PIOB) Output Data Status Register */ + #define REG_PIOB_PDSR (*(__I uint32_t*)0x400E103CU) /**< \brief (PIOB) Pin Data Status Register */ + #define REG_PIOB_IER (*(__O uint32_t*)0x400E1040U) /**< \brief (PIOB) Interrupt Enable Register */ + #define REG_PIOB_IDR (*(__O uint32_t*)0x400E1044U) /**< \brief (PIOB) Interrupt Disable Register */ + #define REG_PIOB_IMR (*(__I uint32_t*)0x400E1048U) /**< \brief (PIOB) Interrupt Mask Register */ + #define REG_PIOB_ISR (*(__I uint32_t*)0x400E104CU) /**< \brief (PIOB) Interrupt Status Register */ + #define REG_PIOB_MDER (*(__O uint32_t*)0x400E1050U) /**< \brief (PIOB) Multi-driver Enable Register */ + #define REG_PIOB_MDDR (*(__O uint32_t*)0x400E1054U) /**< \brief (PIOB) Multi-driver Disable Register */ + #define REG_PIOB_MDSR (*(__I uint32_t*)0x400E1058U) /**< \brief (PIOB) Multi-driver Status Register */ + #define REG_PIOB_PUDR (*(__O uint32_t*)0x400E1060U) /**< \brief (PIOB) Pull-up Disable Register */ + #define REG_PIOB_PUER (*(__O uint32_t*)0x400E1064U) /**< \brief (PIOB) Pull-up Enable Register */ + #define REG_PIOB_PUSR (*(__I uint32_t*)0x400E1068U) /**< \brief (PIOB) Pad Pull-up Status Register */ + #define REG_PIOB_ABCDSR (*(__IO uint32_t*)0x400E1070U) /**< \brief (PIOB) Peripheral Select Register */ + #define REG_PIOB_IFSCDR (*(__O uint32_t*)0x400E1080U) /**< \brief (PIOB) Input Filter Slow Clock Disable Register */ + #define REG_PIOB_IFSCER (*(__O uint32_t*)0x400E1084U) /**< \brief (PIOB) Input Filter Slow Clock Enable Register */ + #define REG_PIOB_IFSCSR (*(__I uint32_t*)0x400E1088U) /**< \brief (PIOB) Input Filter Slow Clock Status Register */ + #define REG_PIOB_SCDR (*(__IO uint32_t*)0x400E108CU) /**< \brief (PIOB) Slow Clock Divider Debouncing Register */ + #define REG_PIOB_PPDDR (*(__O uint32_t*)0x400E1090U) /**< \brief (PIOB) Pad Pull-down Disable Register */ + #define REG_PIOB_PPDER (*(__O uint32_t*)0x400E1094U) /**< \brief (PIOB) Pad Pull-down Enable Register */ + #define REG_PIOB_PPDSR (*(__I uint32_t*)0x400E1098U) /**< \brief (PIOB) Pad Pull-down Status Register */ + #define REG_PIOB_OWER (*(__O uint32_t*)0x400E10A0U) /**< \brief (PIOB) Output Write Enable */ + #define REG_PIOB_OWDR (*(__O uint32_t*)0x400E10A4U) /**< \brief (PIOB) Output Write Disable */ + #define REG_PIOB_OWSR (*(__I uint32_t*)0x400E10A8U) /**< \brief (PIOB) Output Write Status Register */ + #define REG_PIOB_AIMER (*(__O uint32_t*)0x400E10B0U) /**< \brief (PIOB) Additional Interrupt Modes Enable Register */ + #define REG_PIOB_AIMDR (*(__O uint32_t*)0x400E10B4U) /**< \brief (PIOB) Additional Interrupt Modes Disables Register */ + #define REG_PIOB_AIMMR (*(__I uint32_t*)0x400E10B8U) /**< \brief (PIOB) Additional Interrupt Modes Mask Register */ + #define REG_PIOB_ESR (*(__O uint32_t*)0x400E10C0U) /**< \brief (PIOB) Edge Select Register */ + #define REG_PIOB_LSR (*(__O uint32_t*)0x400E10C4U) /**< \brief (PIOB) Level Select Register */ + #define REG_PIOB_ELSR (*(__I uint32_t*)0x400E10C8U) /**< \brief (PIOB) Edge/Level Status Register */ + #define REG_PIOB_FELLSR (*(__O uint32_t*)0x400E10D0U) /**< \brief (PIOB) Falling Edge/Low Level Select Register */ + #define REG_PIOB_REHLSR (*(__O uint32_t*)0x400E10D4U) /**< \brief (PIOB) Rising Edge/ High Level Select Register */ + #define REG_PIOB_FRLHSR (*(__I uint32_t*)0x400E10D8U) /**< \brief (PIOB) Fall/Rise - Low/High Status Register */ + #define REG_PIOB_LOCKSR (*(__I uint32_t*)0x400E10E0U) /**< \brief (PIOB) Lock Status */ + #define REG_PIOB_WPMR (*(__IO uint32_t*)0x400E10E4U) /**< \brief (PIOB) Write Protect Mode Register */ + #define REG_PIOB_WPSR (*(__I uint32_t*)0x400E10E8U) /**< \brief (PIOB) Write Protect Status Register */ + #define REG_PIOB_SCHMITT (*(__IO uint32_t*)0x400E1100U) /**< \brief (PIOB) Schmitt Trigger Register */ + #define REG_PIOB_PCMR (*(__IO uint32_t*)0x400E1150U) /**< \brief (PIOB) Parallel Capture Mode Register */ + #define REG_PIOB_PCIER (*(__O uint32_t*)0x400E1154U) /**< \brief (PIOB) Parallel Capture Interrupt Enable Register */ + #define REG_PIOB_PCIDR (*(__O uint32_t*)0x400E1158U) /**< \brief (PIOB) Parallel Capture Interrupt Disable Register */ + #define REG_PIOB_PCIMR (*(__I uint32_t*)0x400E115CU) /**< \brief (PIOB) Parallel Capture Interrupt Mask Register */ + #define REG_PIOB_PCISR (*(__I uint32_t*)0x400E1160U) /**< \brief (PIOB) Parallel Capture Interrupt Status Register */ + #define REG_PIOB_PCRHR (*(__I uint32_t*)0x400E1164U) /**< \brief (PIOB) Parallel Capture Reception Holding Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_PIOB_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pioc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pioc.h new file mode 100644 index 0000000..1ffba32 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pioc.h @@ -0,0 +1,149 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_PIOC_INSTANCE_ +#define _SAM4S_PIOC_INSTANCE_ + +/* ========== Register definition for PIOC peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_PIOC_PER (0x400E1200U) /**< \brief (PIOC) PIO Enable Register */ + #define REG_PIOC_PDR (0x400E1204U) /**< \brief (PIOC) PIO Disable Register */ + #define REG_PIOC_PSR (0x400E1208U) /**< \brief (PIOC) PIO Status Register */ + #define REG_PIOC_OER (0x400E1210U) /**< \brief (PIOC) Output Enable Register */ + #define REG_PIOC_ODR (0x400E1214U) /**< \brief (PIOC) Output Disable Register */ + #define REG_PIOC_OSR (0x400E1218U) /**< \brief (PIOC) Output Status Register */ + #define REG_PIOC_IFER (0x400E1220U) /**< \brief (PIOC) Glitch Input Filter Enable Register */ + #define REG_PIOC_IFDR (0x400E1224U) /**< \brief (PIOC) Glitch Input Filter Disable Register */ + #define REG_PIOC_IFSR (0x400E1228U) /**< \brief (PIOC) Glitch Input Filter Status Register */ + #define REG_PIOC_SODR (0x400E1230U) /**< \brief (PIOC) Set Output Data Register */ + #define REG_PIOC_CODR (0x400E1234U) /**< \brief (PIOC) Clear Output Data Register */ + #define REG_PIOC_ODSR (0x400E1238U) /**< \brief (PIOC) Output Data Status Register */ + #define REG_PIOC_PDSR (0x400E123CU) /**< \brief (PIOC) Pin Data Status Register */ + #define REG_PIOC_IER (0x400E1240U) /**< \brief (PIOC) Interrupt Enable Register */ + #define REG_PIOC_IDR (0x400E1244U) /**< \brief (PIOC) Interrupt Disable Register */ + #define REG_PIOC_IMR (0x400E1248U) /**< \brief (PIOC) Interrupt Mask Register */ + #define REG_PIOC_ISR (0x400E124CU) /**< \brief (PIOC) Interrupt Status Register */ + #define REG_PIOC_MDER (0x400E1250U) /**< \brief (PIOC) Multi-driver Enable Register */ + #define REG_PIOC_MDDR (0x400E1254U) /**< \brief (PIOC) Multi-driver Disable Register */ + #define REG_PIOC_MDSR (0x400E1258U) /**< \brief (PIOC) Multi-driver Status Register */ + #define REG_PIOC_PUDR (0x400E1260U) /**< \brief (PIOC) Pull-up Disable Register */ + #define REG_PIOC_PUER (0x400E1264U) /**< \brief (PIOC) Pull-up Enable Register */ + #define REG_PIOC_PUSR (0x400E1268U) /**< \brief (PIOC) Pad Pull-up Status Register */ + #define REG_PIOC_ABCDSR (0x400E1270U) /**< \brief (PIOC) Peripheral Select Register */ + #define REG_PIOC_IFSCDR (0x400E1280U) /**< \brief (PIOC) Input Filter Slow Clock Disable Register */ + #define REG_PIOC_IFSCER (0x400E1284U) /**< \brief (PIOC) Input Filter Slow Clock Enable Register */ + #define REG_PIOC_IFSCSR (0x400E1288U) /**< \brief (PIOC) Input Filter Slow Clock Status Register */ + #define REG_PIOC_SCDR (0x400E128CU) /**< \brief (PIOC) Slow Clock Divider Debouncing Register */ + #define REG_PIOC_PPDDR (0x400E1290U) /**< \brief (PIOC) Pad Pull-down Disable Register */ + #define REG_PIOC_PPDER (0x400E1294U) /**< \brief (PIOC) Pad Pull-down Enable Register */ + #define REG_PIOC_PPDSR (0x400E1298U) /**< \brief (PIOC) Pad Pull-down Status Register */ + #define REG_PIOC_OWER (0x400E12A0U) /**< \brief (PIOC) Output Write Enable */ + #define REG_PIOC_OWDR (0x400E12A4U) /**< \brief (PIOC) Output Write Disable */ + #define REG_PIOC_OWSR (0x400E12A8U) /**< \brief (PIOC) Output Write Status Register */ + #define REG_PIOC_AIMER (0x400E12B0U) /**< \brief (PIOC) Additional Interrupt Modes Enable Register */ + #define REG_PIOC_AIMDR (0x400E12B4U) /**< \brief (PIOC) Additional Interrupt Modes Disables Register */ + #define REG_PIOC_AIMMR (0x400E12B8U) /**< \brief (PIOC) Additional Interrupt Modes Mask Register */ + #define REG_PIOC_ESR (0x400E12C0U) /**< \brief (PIOC) Edge Select Register */ + #define REG_PIOC_LSR (0x400E12C4U) /**< \brief (PIOC) Level Select Register */ + #define REG_PIOC_ELSR (0x400E12C8U) /**< \brief (PIOC) Edge/Level Status Register */ + #define REG_PIOC_FELLSR (0x400E12D0U) /**< \brief (PIOC) Falling Edge/Low Level Select Register */ + #define REG_PIOC_REHLSR (0x400E12D4U) /**< \brief (PIOC) Rising Edge/ High Level Select Register */ + #define REG_PIOC_FRLHSR (0x400E12D8U) /**< \brief (PIOC) Fall/Rise - Low/High Status Register */ + #define REG_PIOC_LOCKSR (0x400E12E0U) /**< \brief (PIOC) Lock Status */ + #define REG_PIOC_WPMR (0x400E12E4U) /**< \brief (PIOC) Write Protect Mode Register */ + #define REG_PIOC_WPSR (0x400E12E8U) /**< \brief (PIOC) Write Protect Status Register */ + #define REG_PIOC_SCHMITT (0x400E1300U) /**< \brief (PIOC) Schmitt Trigger Register */ + #define REG_PIOC_PCMR (0x400E1350U) /**< \brief (PIOC) Parallel Capture Mode Register */ + #define REG_PIOC_PCIER (0x400E1354U) /**< \brief (PIOC) Parallel Capture Interrupt Enable Register */ + #define REG_PIOC_PCIDR (0x400E1358U) /**< \brief (PIOC) Parallel Capture Interrupt Disable Register */ + #define REG_PIOC_PCIMR (0x400E135CU) /**< \brief (PIOC) Parallel Capture Interrupt Mask Register */ + #define REG_PIOC_PCISR (0x400E1360U) /**< \brief (PIOC) Parallel Capture Interrupt Status Register */ + #define REG_PIOC_PCRHR (0x400E1364U) /**< \brief (PIOC) Parallel Capture Reception Holding Register */ +#else + #define REG_PIOC_PER (*(__O uint32_t*)0x400E1200U) /**< \brief (PIOC) PIO Enable Register */ + #define REG_PIOC_PDR (*(__O uint32_t*)0x400E1204U) /**< \brief (PIOC) PIO Disable Register */ + #define REG_PIOC_PSR (*(__I uint32_t*)0x400E1208U) /**< \brief (PIOC) PIO Status Register */ + #define REG_PIOC_OER (*(__O uint32_t*)0x400E1210U) /**< \brief (PIOC) Output Enable Register */ + #define REG_PIOC_ODR (*(__O uint32_t*)0x400E1214U) /**< \brief (PIOC) Output Disable Register */ + #define REG_PIOC_OSR (*(__I uint32_t*)0x400E1218U) /**< \brief (PIOC) Output Status Register */ + #define REG_PIOC_IFER (*(__O uint32_t*)0x400E1220U) /**< \brief (PIOC) Glitch Input Filter Enable Register */ + #define REG_PIOC_IFDR (*(__O uint32_t*)0x400E1224U) /**< \brief (PIOC) Glitch Input Filter Disable Register */ + #define REG_PIOC_IFSR (*(__I uint32_t*)0x400E1228U) /**< \brief (PIOC) Glitch Input Filter Status Register */ + #define REG_PIOC_SODR (*(__O uint32_t*)0x400E1230U) /**< \brief (PIOC) Set Output Data Register */ + #define REG_PIOC_CODR (*(__O uint32_t*)0x400E1234U) /**< \brief (PIOC) Clear Output Data Register */ + #define REG_PIOC_ODSR (*(__IO uint32_t*)0x400E1238U) /**< \brief (PIOC) Output Data Status Register */ + #define REG_PIOC_PDSR (*(__I uint32_t*)0x400E123CU) /**< \brief (PIOC) Pin Data Status Register */ + #define REG_PIOC_IER (*(__O uint32_t*)0x400E1240U) /**< \brief (PIOC) Interrupt Enable Register */ + #define REG_PIOC_IDR (*(__O uint32_t*)0x400E1244U) /**< \brief (PIOC) Interrupt Disable Register */ + #define REG_PIOC_IMR (*(__I uint32_t*)0x400E1248U) /**< \brief (PIOC) Interrupt Mask Register */ + #define REG_PIOC_ISR (*(__I uint32_t*)0x400E124CU) /**< \brief (PIOC) Interrupt Status Register */ + #define REG_PIOC_MDER (*(__O uint32_t*)0x400E1250U) /**< \brief (PIOC) Multi-driver Enable Register */ + #define REG_PIOC_MDDR (*(__O uint32_t*)0x400E1254U) /**< \brief (PIOC) Multi-driver Disable Register */ + #define REG_PIOC_MDSR (*(__I uint32_t*)0x400E1258U) /**< \brief (PIOC) Multi-driver Status Register */ + #define REG_PIOC_PUDR (*(__O uint32_t*)0x400E1260U) /**< \brief (PIOC) Pull-up Disable Register */ + #define REG_PIOC_PUER (*(__O uint32_t*)0x400E1264U) /**< \brief (PIOC) Pull-up Enable Register */ + #define REG_PIOC_PUSR (*(__I uint32_t*)0x400E1268U) /**< \brief (PIOC) Pad Pull-up Status Register */ + #define REG_PIOC_ABCDSR (*(__IO uint32_t*)0x400E1270U) /**< \brief (PIOC) Peripheral Select Register */ + #define REG_PIOC_IFSCDR (*(__O uint32_t*)0x400E1280U) /**< \brief (PIOC) Input Filter Slow Clock Disable Register */ + #define REG_PIOC_IFSCER (*(__O uint32_t*)0x400E1284U) /**< \brief (PIOC) Input Filter Slow Clock Enable Register */ + #define REG_PIOC_IFSCSR (*(__I uint32_t*)0x400E1288U) /**< \brief (PIOC) Input Filter Slow Clock Status Register */ + #define REG_PIOC_SCDR (*(__IO uint32_t*)0x400E128CU) /**< \brief (PIOC) Slow Clock Divider Debouncing Register */ + #define REG_PIOC_PPDDR (*(__O uint32_t*)0x400E1290U) /**< \brief (PIOC) Pad Pull-down Disable Register */ + #define REG_PIOC_PPDER (*(__O uint32_t*)0x400E1294U) /**< \brief (PIOC) Pad Pull-down Enable Register */ + #define REG_PIOC_PPDSR (*(__I uint32_t*)0x400E1298U) /**< \brief (PIOC) Pad Pull-down Status Register */ + #define REG_PIOC_OWER (*(__O uint32_t*)0x400E12A0U) /**< \brief (PIOC) Output Write Enable */ + #define REG_PIOC_OWDR (*(__O uint32_t*)0x400E12A4U) /**< \brief (PIOC) Output Write Disable */ + #define REG_PIOC_OWSR (*(__I uint32_t*)0x400E12A8U) /**< \brief (PIOC) Output Write Status Register */ + #define REG_PIOC_AIMER (*(__O uint32_t*)0x400E12B0U) /**< \brief (PIOC) Additional Interrupt Modes Enable Register */ + #define REG_PIOC_AIMDR (*(__O uint32_t*)0x400E12B4U) /**< \brief (PIOC) Additional Interrupt Modes Disables Register */ + #define REG_PIOC_AIMMR (*(__I uint32_t*)0x400E12B8U) /**< \brief (PIOC) Additional Interrupt Modes Mask Register */ + #define REG_PIOC_ESR (*(__O uint32_t*)0x400E12C0U) /**< \brief (PIOC) Edge Select Register */ + #define REG_PIOC_LSR (*(__O uint32_t*)0x400E12C4U) /**< \brief (PIOC) Level Select Register */ + #define REG_PIOC_ELSR (*(__I uint32_t*)0x400E12C8U) /**< \brief (PIOC) Edge/Level Status Register */ + #define REG_PIOC_FELLSR (*(__O uint32_t*)0x400E12D0U) /**< \brief (PIOC) Falling Edge/Low Level Select Register */ + #define REG_PIOC_REHLSR (*(__O uint32_t*)0x400E12D4U) /**< \brief (PIOC) Rising Edge/ High Level Select Register */ + #define REG_PIOC_FRLHSR (*(__I uint32_t*)0x400E12D8U) /**< \brief (PIOC) Fall/Rise - Low/High Status Register */ + #define REG_PIOC_LOCKSR (*(__I uint32_t*)0x400E12E0U) /**< \brief (PIOC) Lock Status */ + #define REG_PIOC_WPMR (*(__IO uint32_t*)0x400E12E4U) /**< \brief (PIOC) Write Protect Mode Register */ + #define REG_PIOC_WPSR (*(__I uint32_t*)0x400E12E8U) /**< \brief (PIOC) Write Protect Status Register */ + #define REG_PIOC_SCHMITT (*(__IO uint32_t*)0x400E1300U) /**< \brief (PIOC) Schmitt Trigger Register */ + #define REG_PIOC_PCMR (*(__IO uint32_t*)0x400E1350U) /**< \brief (PIOC) Parallel Capture Mode Register */ + #define REG_PIOC_PCIER (*(__O uint32_t*)0x400E1354U) /**< \brief (PIOC) Parallel Capture Interrupt Enable Register */ + #define REG_PIOC_PCIDR (*(__O uint32_t*)0x400E1358U) /**< \brief (PIOC) Parallel Capture Interrupt Disable Register */ + #define REG_PIOC_PCIMR (*(__I uint32_t*)0x400E135CU) /**< \brief (PIOC) Parallel Capture Interrupt Mask Register */ + #define REG_PIOC_PCISR (*(__I uint32_t*)0x400E1360U) /**< \brief (PIOC) Parallel Capture Interrupt Status Register */ + #define REG_PIOC_PCRHR (*(__I uint32_t*)0x400E1364U) /**< \brief (PIOC) Parallel Capture Reception Holding Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_PIOC_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pmc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pmc.h new file mode 100644 index 0000000..0aec79e --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pmc.h @@ -0,0 +1,95 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_PMC_INSTANCE_ +#define _SAM4S_PMC_INSTANCE_ + +/* ========== Register definition for PMC peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_PMC_SCER (0x400E0400U) /**< \brief (PMC) System Clock Enable Register */ + #define REG_PMC_SCDR (0x400E0404U) /**< \brief (PMC) System Clock Disable Register */ + #define REG_PMC_SCSR (0x400E0408U) /**< \brief (PMC) System Clock Status Register */ + #define REG_PMC_PCER0 (0x400E0410U) /**< \brief (PMC) Peripheral Clock Enable Register 0 */ + #define REG_PMC_PCDR0 (0x400E0414U) /**< \brief (PMC) Peripheral Clock Disable Register 0 */ + #define REG_PMC_PCSR0 (0x400E0418U) /**< \brief (PMC) Peripheral Clock Status Register 0 */ + #define REG_CKGR_MOR (0x400E0420U) /**< \brief (PMC) Main Oscillator Register */ + #define REG_CKGR_MCFR (0x400E0424U) /**< \brief (PMC) Main Clock Frequency Register */ + #define REG_CKGR_PLLAR (0x400E0428U) /**< \brief (PMC) PLLA Register */ + #define REG_CKGR_PLLBR (0x400E042CU) /**< \brief (PMC) PLLB Register */ + #define REG_PMC_MCKR (0x400E0430U) /**< \brief (PMC) Master Clock Register */ + #define REG_PMC_USB (0x400E0438U) /**< \brief (PMC) USB Clock Register */ + #define REG_PMC_PCK (0x400E0440U) /**< \brief (PMC) Programmable Clock 0 Register */ + #define REG_PMC_IER (0x400E0460U) /**< \brief (PMC) Interrupt Enable Register */ + #define REG_PMC_IDR (0x400E0464U) /**< \brief (PMC) Interrupt Disable Register */ + #define REG_PMC_SR (0x400E0468U) /**< \brief (PMC) Status Register */ + #define REG_PMC_IMR (0x400E046CU) /**< \brief (PMC) Interrupt Mask Register */ + #define REG_PMC_FSMR (0x400E0470U) /**< \brief (PMC) Fast Start-up Mode Register */ + #define REG_PMC_FSPR (0x400E0474U) /**< \brief (PMC) Fast Start-up Polarity Register */ + #define REG_PMC_FOCR (0x400E0478U) /**< \brief (PMC) Fault Output Clear Register */ + #define REG_PMC_WPMR (0x400E04E4U) /**< \brief (PMC) Write Protect Mode Register */ + #define REG_PMC_WPSR (0x400E04E8U) /**< \brief (PMC) Write Protect Status Register */ + #define REG_PMC_PCER1 (0x400E0500U) /**< \brief (PMC) Peripheral Clock Enable Register 1 */ + #define REG_PMC_PCDR1 (0x400E0504U) /**< \brief (PMC) Peripheral Clock Disable Register 1 */ + #define REG_PMC_PCSR1 (0x400E0508U) /**< \brief (PMC) Peripheral Clock Status Register 1 */ + #define REG_PMC_OCR (0x400E0510U) /**< \brief (PMC) Oscillator Calibration Register */ + #else + #define REG_PMC_SCER (*(__O uint32_t*)0x400E0400U) /**< \brief (PMC) System Clock Enable Register */ + #define REG_PMC_SCDR (*(__O uint32_t*)0x400E0404U) /**< \brief (PMC) System Clock Disable Register */ + #define REG_PMC_SCSR (*(__I uint32_t*)0x400E0408U) /**< \brief (PMC) System Clock Status Register */ + #define REG_PMC_PCER0 (*(__O uint32_t*)0x400E0410U) /**< \brief (PMC) Peripheral Clock Enable Register 0 */ + #define REG_PMC_PCDR0 (*(__O uint32_t*)0x400E0414U) /**< \brief (PMC) Peripheral Clock Disable Register 0 */ + #define REG_PMC_PCSR0 (*(__I uint32_t*)0x400E0418U) /**< \brief (PMC) Peripheral Clock Status Register 0 */ + #define REG_CKGR_MOR (*(__IO uint32_t*)0x400E0420U) /**< \brief (PMC) Main Oscillator Register */ + #define REG_CKGR_MCFR (*(__IO uint32_t*)0x400E0424U) /**< \brief (PMC) Main Clock Frequency Register */ + #define REG_CKGR_PLLAR (*(__IO uint32_t*)0x400E0428U) /**< \brief (PMC) PLLA Register */ + #define REG_CKGR_PLLBR (*(__IO uint32_t*)0x400E042CU) /**< \brief (PMC) PLLB Register */ + #define REG_PMC_MCKR (*(__IO uint32_t*)0x400E0430U) /**< \brief (PMC) Master Clock Register */ + #define REG_PMC_USB (*(__IO uint32_t*)0x400E0438U) /**< \brief (PMC) USB Clock Register */ + #define REG_PMC_PCK (*(__IO uint32_t*)0x400E0440U) /**< \brief (PMC) Programmable Clock 0 Register */ + #define REG_PMC_IER (*(__O uint32_t*)0x400E0460U) /**< \brief (PMC) Interrupt Enable Register */ + #define REG_PMC_IDR (*(__O uint32_t*)0x400E0464U) /**< \brief (PMC) Interrupt Disable Register */ + #define REG_PMC_SR (*(__I uint32_t*)0x400E0468U) /**< \brief (PMC) Status Register */ + #define REG_PMC_IMR (*(__I uint32_t*)0x400E046CU) /**< \brief (PMC) Interrupt Mask Register */ + #define REG_PMC_FSMR (*(__IO uint32_t*)0x400E0470U) /**< \brief (PMC) Fast Start-up Mode Register */ + #define REG_PMC_FSPR (*(__IO uint32_t*)0x400E0474U) /**< \brief (PMC) Fast Start-up Polarity Register */ + #define REG_PMC_FOCR (*(__O uint32_t*)0x400E0478U) /**< \brief (PMC) Fault Output Clear Register */ + #define REG_PMC_WPMR (*(__IO uint32_t*)0x400E04E4U) /**< \brief (PMC) Write Protect Mode Register */ + #define REG_PMC_WPSR (*(__I uint32_t*)0x400E04E8U) /**< \brief (PMC) Write Protect Status Register */ + #define REG_PMC_PCER1 (*(__O uint32_t*)0x400E0500U) /**< \brief (PMC) Peripheral Clock Enable Register 1 */ + #define REG_PMC_PCDR1 (*(__O uint32_t*)0x400E0504U) /**< \brief (PMC) Peripheral Clock Disable Register 1 */ + #define REG_PMC_PCSR1 (*(__I uint32_t*)0x400E0508U) /**< \brief (PMC) Peripheral Clock Status Register 1 */ + #define REG_PMC_OCR (*(__IO uint32_t*)0x400E0510U) /**< \brief (PMC) Oscillator Calibration Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_PMC_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pwm.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pwm.h new file mode 100644 index 0000000..22c7df5 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_pwm.h @@ -0,0 +1,245 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_PWM_INSTANCE_ +#define _SAM4S_PWM_INSTANCE_ + +/* ========== Register definition for PWM peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_PWM_CLK (0x40020000U) /**< \brief (PWM) PWM Clock Register */ + #define REG_PWM_ENA (0x40020004U) /**< \brief (PWM) PWM Enable Register */ + #define REG_PWM_DIS (0x40020008U) /**< \brief (PWM) PWM Disable Register */ + #define REG_PWM_SR (0x4002000CU) /**< \brief (PWM) PWM Status Register */ + #define REG_PWM_IER1 (0x40020010U) /**< \brief (PWM) PWM Interrupt Enable Register 1 */ + #define REG_PWM_IDR1 (0x40020014U) /**< \brief (PWM) PWM Interrupt Disable Register 1 */ + #define REG_PWM_IMR1 (0x40020018U) /**< \brief (PWM) PWM Interrupt Mask Register 1 */ + #define REG_PWM_ISR1 (0x4002001CU) /**< \brief (PWM) PWM Interrupt Status Register 1 */ + #define REG_PWM_SCM (0x40020020U) /**< \brief (PWM) PWM Sync Channels Mode Register */ + #define REG_PWM_SCUC (0x40020028U) /**< \brief (PWM) PWM Sync Channels Update Control Register */ + #define REG_PWM_SCUP (0x4002002CU) /**< \brief (PWM) PWM Sync Channels Update Period Register */ + #define REG_PWM_SCUPUPD (0x40020030U) /**< \brief (PWM) PWM Sync Channels Update Period Update Register */ + #define REG_PWM_IER2 (0x40020034U) /**< \brief (PWM) PWM Interrupt Enable Register 2 */ + #define REG_PWM_IDR2 (0x40020038U) /**< \brief (PWM) PWM Interrupt Disable Register 2 */ + #define REG_PWM_IMR2 (0x4002003CU) /**< \brief (PWM) PWM Interrupt Mask Register 2 */ + #define REG_PWM_ISR2 (0x40020040U) /**< \brief (PWM) PWM Interrupt Status Register 2 */ + #define REG_PWM_OOV (0x40020044U) /**< \brief (PWM) PWM Output Override Value Register */ + #define REG_PWM_OS (0x40020048U) /**< \brief (PWM) PWM Output Selection Register */ + #define REG_PWM_OSS (0x4002004CU) /**< \brief (PWM) PWM Output Selection Set Register */ + #define REG_PWM_OSC (0x40020050U) /**< \brief (PWM) PWM Output Selection Clear Register */ + #define REG_PWM_OSSUPD (0x40020054U) /**< \brief (PWM) PWM Output Selection Set Update Register */ + #define REG_PWM_OSCUPD (0x40020058U) /**< \brief (PWM) PWM Output Selection Clear Update Register */ + #define REG_PWM_FMR (0x4002005CU) /**< \brief (PWM) PWM Fault Mode Register */ + #define REG_PWM_FSR (0x40020060U) /**< \brief (PWM) PWM Fault Status Register */ + #define REG_PWM_FCR (0x40020064U) /**< \brief (PWM) PWM Fault Clear Register */ + #define REG_PWM_FPV (0x40020068U) /**< \brief (PWM) PWM Fault Protection Value Register */ + #define REG_PWM_FPE (0x4002006CU) /**< \brief (PWM) PWM Fault Protection Enable Register */ + #define REG_PWM_ELMR (0x4002007CU) /**< \brief (PWM) PWM Event Line 0 Mode Register */ + #define REG_PWM_SMMR (0x400200B0U) /**< \brief (PWM) PWM Stepper Motor Mode Register */ + #define REG_PWM_WPCR (0x400200E4U) /**< \brief (PWM) PWM Write Protection Control Register */ + #define REG_PWM_WPSR (0x400200E8U) /**< \brief (PWM) PWM Write Protection Status Register */ + #define REG_PWM_TPR (0x40020108U) /**< \brief (PWM) Transmit Pointer Register */ + #define REG_PWM_TCR (0x4002010CU) /**< \brief (PWM) Transmit Counter Register */ + #define REG_PWM_TNPR (0x40020118U) /**< \brief (PWM) Transmit Next Pointer Register */ + #define REG_PWM_TNCR (0x4002011CU) /**< \brief (PWM) Transmit Next Counter Register */ + #define REG_PWM_PTCR (0x40020120U) /**< \brief (PWM) Transfer Control Register */ + #define REG_PWM_PTSR (0x40020124U) /**< \brief (PWM) Transfer Status Register */ + #define REG_PWM_CMPV0 (0x40020130U) /**< \brief (PWM) PWM Comparison 0 Value Register */ + #define REG_PWM_CMPVUPD0 (0x40020134U) /**< \brief (PWM) PWM Comparison 0 Value Update Register */ + #define REG_PWM_CMPM0 (0x40020138U) /**< \brief (PWM) PWM Comparison 0 Mode Register */ + #define REG_PWM_CMPMUPD0 (0x4002013CU) /**< \brief (PWM) PWM Comparison 0 Mode Update Register */ + #define REG_PWM_CMPV1 (0x40020140U) /**< \brief (PWM) PWM Comparison 1 Value Register */ + #define REG_PWM_CMPVUPD1 (0x40020144U) /**< \brief (PWM) PWM Comparison 1 Value Update Register */ + #define REG_PWM_CMPM1 (0x40020148U) /**< \brief (PWM) PWM Comparison 1 Mode Register */ + #define REG_PWM_CMPMUPD1 (0x4002014CU) /**< \brief (PWM) PWM Comparison 1 Mode Update Register */ + #define REG_PWM_CMPV2 (0x40020150U) /**< \brief (PWM) PWM Comparison 2 Value Register */ + #define REG_PWM_CMPVUPD2 (0x40020154U) /**< \brief (PWM) PWM Comparison 2 Value Update Register */ + #define REG_PWM_CMPM2 (0x40020158U) /**< \brief (PWM) PWM Comparison 2 Mode Register */ + #define REG_PWM_CMPMUPD2 (0x4002015CU) /**< \brief (PWM) PWM Comparison 2 Mode Update Register */ + #define REG_PWM_CMPV3 (0x40020160U) /**< \brief (PWM) PWM Comparison 3 Value Register */ + #define REG_PWM_CMPVUPD3 (0x40020164U) /**< \brief (PWM) PWM Comparison 3 Value Update Register */ + #define REG_PWM_CMPM3 (0x40020168U) /**< \brief (PWM) PWM Comparison 3 Mode Register */ + #define REG_PWM_CMPMUPD3 (0x4002016CU) /**< \brief (PWM) PWM Comparison 3 Mode Update Register */ + #define REG_PWM_CMPV4 (0x40020170U) /**< \brief (PWM) PWM Comparison 4 Value Register */ + #define REG_PWM_CMPVUPD4 (0x40020174U) /**< \brief (PWM) PWM Comparison 4 Value Update Register */ + #define REG_PWM_CMPM4 (0x40020178U) /**< \brief (PWM) PWM Comparison 4 Mode Register */ + #define REG_PWM_CMPMUPD4 (0x4002017CU) /**< \brief (PWM) PWM Comparison 4 Mode Update Register */ + #define REG_PWM_CMPV5 (0x40020180U) /**< \brief (PWM) PWM Comparison 5 Value Register */ + #define REG_PWM_CMPVUPD5 (0x40020184U) /**< \brief (PWM) PWM Comparison 5 Value Update Register */ + #define REG_PWM_CMPM5 (0x40020188U) /**< \brief (PWM) PWM Comparison 5 Mode Register */ + #define REG_PWM_CMPMUPD5 (0x4002018CU) /**< \brief (PWM) PWM Comparison 5 Mode Update Register */ + #define REG_PWM_CMPV6 (0x40020190U) /**< \brief (PWM) PWM Comparison 6 Value Register */ + #define REG_PWM_CMPVUPD6 (0x40020194U) /**< \brief (PWM) PWM Comparison 6 Value Update Register */ + #define REG_PWM_CMPM6 (0x40020198U) /**< \brief (PWM) PWM Comparison 6 Mode Register */ + #define REG_PWM_CMPMUPD6 (0x4002019CU) /**< \brief (PWM) PWM Comparison 6 Mode Update Register */ + #define REG_PWM_CMPV7 (0x400201A0U) /**< \brief (PWM) PWM Comparison 7 Value Register */ + #define REG_PWM_CMPVUPD7 (0x400201A4U) /**< \brief (PWM) PWM Comparison 7 Value Update Register */ + #define REG_PWM_CMPM7 (0x400201A8U) /**< \brief (PWM) PWM Comparison 7 Mode Register */ + #define REG_PWM_CMPMUPD7 (0x400201ACU) /**< \brief (PWM) PWM Comparison 7 Mode Update Register */ + #define REG_PWM_CMR0 (0x40020200U) /**< \brief (PWM) PWM Channel Mode Register (ch_num = 0) */ + #define REG_PWM_CDTY0 (0x40020204U) /**< \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 0) */ + #define REG_PWM_CDTYUPD0 (0x40020208U) /**< \brief (PWM) PWM Channel Duty Cycle Update Register (ch_num = 0) */ + #define REG_PWM_CPRD0 (0x4002020CU) /**< \brief (PWM) PWM Channel Period Register (ch_num = 0) */ + #define REG_PWM_CPRDUPD0 (0x40020210U) /**< \brief (PWM) PWM Channel Period Update Register (ch_num = 0) */ + #define REG_PWM_CCNT0 (0x40020214U) /**< \brief (PWM) PWM Channel Counter Register (ch_num = 0) */ + #define REG_PWM_DT0 (0x40020218U) /**< \brief (PWM) PWM Channel Dead Time Register (ch_num = 0) */ + #define REG_PWM_DTUPD0 (0x4002021CU) /**< \brief (PWM) PWM Channel Dead Time Update Register (ch_num = 0) */ + #define REG_PWM_CMR1 (0x40020220U) /**< \brief (PWM) PWM Channel Mode Register (ch_num = 1) */ + #define REG_PWM_CDTY1 (0x40020224U) /**< \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 1) */ + #define REG_PWM_CDTYUPD1 (0x40020228U) /**< \brief (PWM) PWM Channel Duty Cycle Update Register (ch_num = 1) */ + #define REG_PWM_CPRD1 (0x4002022CU) /**< \brief (PWM) PWM Channel Period Register (ch_num = 1) */ + #define REG_PWM_CPRDUPD1 (0x40020230U) /**< \brief (PWM) PWM Channel Period Update Register (ch_num = 1) */ + #define REG_PWM_CCNT1 (0x40020234U) /**< \brief (PWM) PWM Channel Counter Register (ch_num = 1) */ + #define REG_PWM_DT1 (0x40020238U) /**< \brief (PWM) PWM Channel Dead Time Register (ch_num = 1) */ + #define REG_PWM_DTUPD1 (0x4002023CU) /**< \brief (PWM) PWM Channel Dead Time Update Register (ch_num = 1) */ + #define REG_PWM_CMR2 (0x40020240U) /**< \brief (PWM) PWM Channel Mode Register (ch_num = 2) */ + #define REG_PWM_CDTY2 (0x40020244U) /**< \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 2) */ + #define REG_PWM_CDTYUPD2 (0x40020248U) /**< \brief (PWM) PWM Channel Duty Cycle Update Register (ch_num = 2) */ + #define REG_PWM_CPRD2 (0x4002024CU) /**< \brief (PWM) PWM Channel Period Register (ch_num = 2) */ + #define REG_PWM_CPRDUPD2 (0x40020250U) /**< \brief (PWM) PWM Channel Period Update Register (ch_num = 2) */ + #define REG_PWM_CCNT2 (0x40020254U) /**< \brief (PWM) PWM Channel Counter Register (ch_num = 2) */ + #define REG_PWM_DT2 (0x40020258U) /**< \brief (PWM) PWM Channel Dead Time Register (ch_num = 2) */ + #define REG_PWM_DTUPD2 (0x4002025CU) /**< \brief (PWM) PWM Channel Dead Time Update Register (ch_num = 2) */ + #define REG_PWM_CMR3 (0x40020260U) /**< \brief (PWM) PWM Channel Mode Register (ch_num = 3) */ + #define REG_PWM_CDTY3 (0x40020264U) /**< \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 3) */ + #define REG_PWM_CDTYUPD3 (0x40020268U) /**< \brief (PWM) PWM Channel Duty Cycle Update Register (ch_num = 3) */ + #define REG_PWM_CPRD3 (0x4002026CU) /**< \brief (PWM) PWM Channel Period Register (ch_num = 3) */ + #define REG_PWM_CPRDUPD3 (0x40020270U) /**< \brief (PWM) PWM Channel Period Update Register (ch_num = 3) */ + #define REG_PWM_CCNT3 (0x40020274U) /**< \brief (PWM) PWM Channel Counter Register (ch_num = 3) */ + #define REG_PWM_DT3 (0x40020278U) /**< \brief (PWM) PWM Channel Dead Time Register (ch_num = 3) */ + #define REG_PWM_DTUPD3 (0x4002027CU) /**< \brief (PWM) PWM Channel Dead Time Update Register (ch_num = 3) */ +#else + #define REG_PWM_CLK (*(__IO uint32_t*)0x40020000U) /**< \brief (PWM) PWM Clock Register */ + #define REG_PWM_ENA (*(__O uint32_t*)0x40020004U) /**< \brief (PWM) PWM Enable Register */ + #define REG_PWM_DIS (*(__O uint32_t*)0x40020008U) /**< \brief (PWM) PWM Disable Register */ + #define REG_PWM_SR (*(__I uint32_t*)0x4002000CU) /**< \brief (PWM) PWM Status Register */ + #define REG_PWM_IER1 (*(__O uint32_t*)0x40020010U) /**< \brief (PWM) PWM Interrupt Enable Register 1 */ + #define REG_PWM_IDR1 (*(__O uint32_t*)0x40020014U) /**< \brief (PWM) PWM Interrupt Disable Register 1 */ + #define REG_PWM_IMR1 (*(__I uint32_t*)0x40020018U) /**< \brief (PWM) PWM Interrupt Mask Register 1 */ + #define REG_PWM_ISR1 (*(__I uint32_t*)0x4002001CU) /**< \brief (PWM) PWM Interrupt Status Register 1 */ + #define REG_PWM_SCM (*(__IO uint32_t*)0x40020020U) /**< \brief (PWM) PWM Sync Channels Mode Register */ + #define REG_PWM_SCUC (*(__IO uint32_t*)0x40020028U) /**< \brief (PWM) PWM Sync Channels Update Control Register */ + #define REG_PWM_SCUP (*(__IO uint32_t*)0x4002002CU) /**< \brief (PWM) PWM Sync Channels Update Period Register */ + #define REG_PWM_SCUPUPD (*(__O uint32_t*)0x40020030U) /**< \brief (PWM) PWM Sync Channels Update Period Update Register */ + #define REG_PWM_IER2 (*(__O uint32_t*)0x40020034U) /**< \brief (PWM) PWM Interrupt Enable Register 2 */ + #define REG_PWM_IDR2 (*(__O uint32_t*)0x40020038U) /**< \brief (PWM) PWM Interrupt Disable Register 2 */ + #define REG_PWM_IMR2 (*(__I uint32_t*)0x4002003CU) /**< \brief (PWM) PWM Interrupt Mask Register 2 */ + #define REG_PWM_ISR2 (*(__I uint32_t*)0x40020040U) /**< \brief (PWM) PWM Interrupt Status Register 2 */ + #define REG_PWM_OOV (*(__IO uint32_t*)0x40020044U) /**< \brief (PWM) PWM Output Override Value Register */ + #define REG_PWM_OS (*(__IO uint32_t*)0x40020048U) /**< \brief (PWM) PWM Output Selection Register */ + #define REG_PWM_OSS (*(__O uint32_t*)0x4002004CU) /**< \brief (PWM) PWM Output Selection Set Register */ + #define REG_PWM_OSC (*(__O uint32_t*)0x40020050U) /**< \brief (PWM) PWM Output Selection Clear Register */ + #define REG_PWM_OSSUPD (*(__O uint32_t*)0x40020054U) /**< \brief (PWM) PWM Output Selection Set Update Register */ + #define REG_PWM_OSCUPD (*(__O uint32_t*)0x40020058U) /**< \brief (PWM) PWM Output Selection Clear Update Register */ + #define REG_PWM_FMR (*(__IO uint32_t*)0x4002005CU) /**< \brief (PWM) PWM Fault Mode Register */ + #define REG_PWM_FSR (*(__I uint32_t*)0x40020060U) /**< \brief (PWM) PWM Fault Status Register */ + #define REG_PWM_FCR (*(__O uint32_t*)0x40020064U) /**< \brief (PWM) PWM Fault Clear Register */ + #define REG_PWM_FPV (*(__IO uint32_t*)0x40020068U) /**< \brief (PWM) PWM Fault Protection Value Register */ + #define REG_PWM_FPE (*(__IO uint32_t*)0x4002006CU) /**< \brief (PWM) PWM Fault Protection Enable Register */ + #define REG_PWM_ELMR (*(__IO uint32_t*)0x4002007CU) /**< \brief (PWM) PWM Event Line 0 Mode Register */ + #define REG_PWM_SMMR (*(__IO uint32_t*)0x400200B0U) /**< \brief (PWM) PWM Stepper Motor Mode Register */ + #define REG_PWM_WPCR (*(__O uint32_t*)0x400200E4U) /**< \brief (PWM) PWM Write Protection Control Register */ + #define REG_PWM_WPSR (*(__I uint32_t*)0x400200E8U) /**< \brief (PWM) PWM Write Protection Status Register */ + #define REG_PWM_TPR (*(__IO uint32_t*)0x40020108U) /**< \brief (PWM) Transmit Pointer Register */ + #define REG_PWM_TCR (*(__IO uint32_t*)0x4002010CU) /**< \brief (PWM) Transmit Counter Register */ + #define REG_PWM_TNPR (*(__IO uint32_t*)0x40020118U) /**< \brief (PWM) Transmit Next Pointer Register */ + #define REG_PWM_TNCR (*(__IO uint32_t*)0x4002011CU) /**< \brief (PWM) Transmit Next Counter Register */ + #define REG_PWM_PTCR (*(__O uint32_t*)0x40020120U) /**< \brief (PWM) Transfer Control Register */ + #define REG_PWM_PTSR (*(__I uint32_t*)0x40020124U) /**< \brief (PWM) Transfer Status Register */ + #define REG_PWM_CMPV0 (*(__IO uint32_t*)0x40020130U) /**< \brief (PWM) PWM Comparison 0 Value Register */ + #define REG_PWM_CMPVUPD0 (*(__O uint32_t*)0x40020134U) /**< \brief (PWM) PWM Comparison 0 Value Update Register */ + #define REG_PWM_CMPM0 (*(__IO uint32_t*)0x40020138U) /**< \brief (PWM) PWM Comparison 0 Mode Register */ + #define REG_PWM_CMPMUPD0 (*(__O uint32_t*)0x4002013CU) /**< \brief (PWM) PWM Comparison 0 Mode Update Register */ + #define REG_PWM_CMPV1 (*(__IO uint32_t*)0x40020140U) /**< \brief (PWM) PWM Comparison 1 Value Register */ + #define REG_PWM_CMPVUPD1 (*(__O uint32_t*)0x40020144U) /**< \brief (PWM) PWM Comparison 1 Value Update Register */ + #define REG_PWM_CMPM1 (*(__IO uint32_t*)0x40020148U) /**< \brief (PWM) PWM Comparison 1 Mode Register */ + #define REG_PWM_CMPMUPD1 (*(__O uint32_t*)0x4002014CU) /**< \brief (PWM) PWM Comparison 1 Mode Update Register */ + #define REG_PWM_CMPV2 (*(__IO uint32_t*)0x40020150U) /**< \brief (PWM) PWM Comparison 2 Value Register */ + #define REG_PWM_CMPVUPD2 (*(__O uint32_t*)0x40020154U) /**< \brief (PWM) PWM Comparison 2 Value Update Register */ + #define REG_PWM_CMPM2 (*(__IO uint32_t*)0x40020158U) /**< \brief (PWM) PWM Comparison 2 Mode Register */ + #define REG_PWM_CMPMUPD2 (*(__O uint32_t*)0x4002015CU) /**< \brief (PWM) PWM Comparison 2 Mode Update Register */ + #define REG_PWM_CMPV3 (*(__IO uint32_t*)0x40020160U) /**< \brief (PWM) PWM Comparison 3 Value Register */ + #define REG_PWM_CMPVUPD3 (*(__O uint32_t*)0x40020164U) /**< \brief (PWM) PWM Comparison 3 Value Update Register */ + #define REG_PWM_CMPM3 (*(__IO uint32_t*)0x40020168U) /**< \brief (PWM) PWM Comparison 3 Mode Register */ + #define REG_PWM_CMPMUPD3 (*(__O uint32_t*)0x4002016CU) /**< \brief (PWM) PWM Comparison 3 Mode Update Register */ + #define REG_PWM_CMPV4 (*(__IO uint32_t*)0x40020170U) /**< \brief (PWM) PWM Comparison 4 Value Register */ + #define REG_PWM_CMPVUPD4 (*(__O uint32_t*)0x40020174U) /**< \brief (PWM) PWM Comparison 4 Value Update Register */ + #define REG_PWM_CMPM4 (*(__IO uint32_t*)0x40020178U) /**< \brief (PWM) PWM Comparison 4 Mode Register */ + #define REG_PWM_CMPMUPD4 (*(__O uint32_t*)0x4002017CU) /**< \brief (PWM) PWM Comparison 4 Mode Update Register */ + #define REG_PWM_CMPV5 (*(__IO uint32_t*)0x40020180U) /**< \brief (PWM) PWM Comparison 5 Value Register */ + #define REG_PWM_CMPVUPD5 (*(__O uint32_t*)0x40020184U) /**< \brief (PWM) PWM Comparison 5 Value Update Register */ + #define REG_PWM_CMPM5 (*(__IO uint32_t*)0x40020188U) /**< \brief (PWM) PWM Comparison 5 Mode Register */ + #define REG_PWM_CMPMUPD5 (*(__O uint32_t*)0x4002018CU) /**< \brief (PWM) PWM Comparison 5 Mode Update Register */ + #define REG_PWM_CMPV6 (*(__IO uint32_t*)0x40020190U) /**< \brief (PWM) PWM Comparison 6 Value Register */ + #define REG_PWM_CMPVUPD6 (*(__O uint32_t*)0x40020194U) /**< \brief (PWM) PWM Comparison 6 Value Update Register */ + #define REG_PWM_CMPM6 (*(__IO uint32_t*)0x40020198U) /**< \brief (PWM) PWM Comparison 6 Mode Register */ + #define REG_PWM_CMPMUPD6 (*(__O uint32_t*)0x4002019CU) /**< \brief (PWM) PWM Comparison 6 Mode Update Register */ + #define REG_PWM_CMPV7 (*(__IO uint32_t*)0x400201A0U) /**< \brief (PWM) PWM Comparison 7 Value Register */ + #define REG_PWM_CMPVUPD7 (*(__O uint32_t*)0x400201A4U) /**< \brief (PWM) PWM Comparison 7 Value Update Register */ + #define REG_PWM_CMPM7 (*(__IO uint32_t*)0x400201A8U) /**< \brief (PWM) PWM Comparison 7 Mode Register */ + #define REG_PWM_CMPMUPD7 (*(__O uint32_t*)0x400201ACU) /**< \brief (PWM) PWM Comparison 7 Mode Update Register */ + #define REG_PWM_CMR0 (*(__IO uint32_t*)0x40020200U) /**< \brief (PWM) PWM Channel Mode Register (ch_num = 0) */ + #define REG_PWM_CDTY0 (*(__IO uint32_t*)0x40020204U) /**< \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 0) */ + #define REG_PWM_CDTYUPD0 (*(__O uint32_t*)0x40020208U) /**< \brief (PWM) PWM Channel Duty Cycle Update Register (ch_num = 0) */ + #define REG_PWM_CPRD0 (*(__IO uint32_t*)0x4002020CU) /**< \brief (PWM) PWM Channel Period Register (ch_num = 0) */ + #define REG_PWM_CPRDUPD0 (*(__O uint32_t*)0x40020210U) /**< \brief (PWM) PWM Channel Period Update Register (ch_num = 0) */ + #define REG_PWM_CCNT0 (*(__I uint32_t*)0x40020214U) /**< \brief (PWM) PWM Channel Counter Register (ch_num = 0) */ + #define REG_PWM_DT0 (*(__IO uint32_t*)0x40020218U) /**< \brief (PWM) PWM Channel Dead Time Register (ch_num = 0) */ + #define REG_PWM_DTUPD0 (*(__O uint32_t*)0x4002021CU) /**< \brief (PWM) PWM Channel Dead Time Update Register (ch_num = 0) */ + #define REG_PWM_CMR1 (*(__IO uint32_t*)0x40020220U) /**< \brief (PWM) PWM Channel Mode Register (ch_num = 1) */ + #define REG_PWM_CDTY1 (*(__IO uint32_t*)0x40020224U) /**< \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 1) */ + #define REG_PWM_CDTYUPD1 (*(__O uint32_t*)0x40020228U) /**< \brief (PWM) PWM Channel Duty Cycle Update Register (ch_num = 1) */ + #define REG_PWM_CPRD1 (*(__IO uint32_t*)0x4002022CU) /**< \brief (PWM) PWM Channel Period Register (ch_num = 1) */ + #define REG_PWM_CPRDUPD1 (*(__O uint32_t*)0x40020230U) /**< \brief (PWM) PWM Channel Period Update Register (ch_num = 1) */ + #define REG_PWM_CCNT1 (*(__I uint32_t*)0x40020234U) /**< \brief (PWM) PWM Channel Counter Register (ch_num = 1) */ + #define REG_PWM_DT1 (*(__IO uint32_t*)0x40020238U) /**< \brief (PWM) PWM Channel Dead Time Register (ch_num = 1) */ + #define REG_PWM_DTUPD1 (*(__O uint32_t*)0x4002023CU) /**< \brief (PWM) PWM Channel Dead Time Update Register (ch_num = 1) */ + #define REG_PWM_CMR2 (*(__IO uint32_t*)0x40020240U) /**< \brief (PWM) PWM Channel Mode Register (ch_num = 2) */ + #define REG_PWM_CDTY2 (*(__IO uint32_t*)0x40020244U) /**< \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 2) */ + #define REG_PWM_CDTYUPD2 (*(__O uint32_t*)0x40020248U) /**< \brief (PWM) PWM Channel Duty Cycle Update Register (ch_num = 2) */ + #define REG_PWM_CPRD2 (*(__IO uint32_t*)0x4002024CU) /**< \brief (PWM) PWM Channel Period Register (ch_num = 2) */ + #define REG_PWM_CPRDUPD2 (*(__O uint32_t*)0x40020250U) /**< \brief (PWM) PWM Channel Period Update Register (ch_num = 2) */ + #define REG_PWM_CCNT2 (*(__I uint32_t*)0x40020254U) /**< \brief (PWM) PWM Channel Counter Register (ch_num = 2) */ + #define REG_PWM_DT2 (*(__IO uint32_t*)0x40020258U) /**< \brief (PWM) PWM Channel Dead Time Register (ch_num = 2) */ + #define REG_PWM_DTUPD2 (*(__O uint32_t*)0x4002025CU) /**< \brief (PWM) PWM Channel Dead Time Update Register (ch_num = 2) */ + #define REG_PWM_CMR3 (*(__IO uint32_t*)0x40020260U) /**< \brief (PWM) PWM Channel Mode Register (ch_num = 3) */ + #define REG_PWM_CDTY3 (*(__IO uint32_t*)0x40020264U) /**< \brief (PWM) PWM Channel Duty Cycle Register (ch_num = 3) */ + #define REG_PWM_CDTYUPD3 (*(__O uint32_t*)0x40020268U) /**< \brief (PWM) PWM Channel Duty Cycle Update Register (ch_num = 3) */ + #define REG_PWM_CPRD3 (*(__IO uint32_t*)0x4002026CU) /**< \brief (PWM) PWM Channel Period Register (ch_num = 3) */ + #define REG_PWM_CPRDUPD3 (*(__O uint32_t*)0x40020270U) /**< \brief (PWM) PWM Channel Period Update Register (ch_num = 3) */ + #define REG_PWM_CCNT3 (*(__I uint32_t*)0x40020274U) /**< \brief (PWM) PWM Channel Counter Register (ch_num = 3) */ + #define REG_PWM_DT3 (*(__IO uint32_t*)0x40020278U) /**< \brief (PWM) PWM Channel Dead Time Register (ch_num = 3) */ + #define REG_PWM_DTUPD3 (*(__O uint32_t*)0x4002027CU) /**< \brief (PWM) PWM Channel Dead Time Update Register (ch_num = 3) */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_PWM_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rstc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rstc.h new file mode 100644 index 0000000..b7926eb --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rstc.h @@ -0,0 +1,49 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_RSTC_INSTANCE_ +#define _SAM4S_RSTC_INSTANCE_ + +/* ========== Register definition for RSTC peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_RSTC_CR (0x400E1400U) /**< \brief (RSTC) Control Register */ + #define REG_RSTC_SR (0x400E1404U) /**< \brief (RSTC) Status Register */ + #define REG_RSTC_MR (0x400E1408U) /**< \brief (RSTC) Mode Register */ +#else + #define REG_RSTC_CR (*(__O uint32_t*)0x400E1400U) /**< \brief (RSTC) Control Register */ + #define REG_RSTC_SR (*(__I uint32_t*)0x400E1404U) /**< \brief (RSTC) Status Register */ + #define REG_RSTC_MR (*(__IO uint32_t*)0x400E1408U) /**< \brief (RSTC) Mode Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_RSTC_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rtc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rtc.h new file mode 100644 index 0000000..ae41370 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rtc.h @@ -0,0 +1,67 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_RTC_INSTANCE_ +#define _SAM4S_RTC_INSTANCE_ + +/* ========== Register definition for RTC peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_RTC_CR (0x400E1460U) /**< \brief (RTC) Control Register */ + #define REG_RTC_MR (0x400E1464U) /**< \brief (RTC) Mode Register */ + #define REG_RTC_TIMR (0x400E1468U) /**< \brief (RTC) Time Register */ + #define REG_RTC_CALR (0x400E146CU) /**< \brief (RTC) Calendar Register */ + #define REG_RTC_TIMALR (0x400E1470U) /**< \brief (RTC) Time Alarm Register */ + #define REG_RTC_CALALR (0x400E1474U) /**< \brief (RTC) Calendar Alarm Register */ + #define REG_RTC_SR (0x400E1478U) /**< \brief (RTC) Status Register */ + #define REG_RTC_SCCR (0x400E147CU) /**< \brief (RTC) Status Clear Command Register */ + #define REG_RTC_IER (0x400E1480U) /**< \brief (RTC) Interrupt Enable Register */ + #define REG_RTC_IDR (0x400E1484U) /**< \brief (RTC) Interrupt Disable Register */ + #define REG_RTC_IMR (0x400E1488U) /**< \brief (RTC) Interrupt Mask Register */ + #define REG_RTC_VER (0x400E148CU) /**< \brief (RTC) Valid Entry Register */ +#else + #define REG_RTC_CR (*(__IO uint32_t*)0x400E1460U) /**< \brief (RTC) Control Register */ + #define REG_RTC_MR (*(__IO uint32_t*)0x400E1464U) /**< \brief (RTC) Mode Register */ + #define REG_RTC_TIMR (*(__IO uint32_t*)0x400E1468U) /**< \brief (RTC) Time Register */ + #define REG_RTC_CALR (*(__IO uint32_t*)0x400E146CU) /**< \brief (RTC) Calendar Register */ + #define REG_RTC_TIMALR (*(__IO uint32_t*)0x400E1470U) /**< \brief (RTC) Time Alarm Register */ + #define REG_RTC_CALALR (*(__IO uint32_t*)0x400E1474U) /**< \brief (RTC) Calendar Alarm Register */ + #define REG_RTC_SR (*(__I uint32_t*)0x400E1478U) /**< \brief (RTC) Status Register */ + #define REG_RTC_SCCR (*(__O uint32_t*)0x400E147CU) /**< \brief (RTC) Status Clear Command Register */ + #define REG_RTC_IER (*(__O uint32_t*)0x400E1480U) /**< \brief (RTC) Interrupt Enable Register */ + #define REG_RTC_IDR (*(__O uint32_t*)0x400E1484U) /**< \brief (RTC) Interrupt Disable Register */ + #define REG_RTC_IMR (*(__I uint32_t*)0x400E1488U) /**< \brief (RTC) Interrupt Mask Register */ + #define REG_RTC_VER (*(__I uint32_t*)0x400E148CU) /**< \brief (RTC) Valid Entry Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_RTC_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rtt.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rtt.h new file mode 100644 index 0000000..f48218e --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_rtt.h @@ -0,0 +1,51 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_RTT_INSTANCE_ +#define _SAM4S_RTT_INSTANCE_ + +/* ========== Register definition for RTT peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_RTT_MR (0x400E1430U) /**< \brief (RTT) Mode Register */ + #define REG_RTT_AR (0x400E1434U) /**< \brief (RTT) Alarm Register */ + #define REG_RTT_VR (0x400E1438U) /**< \brief (RTT) Value Register */ + #define REG_RTT_SR (0x400E143CU) /**< \brief (RTT) Status Register */ +#else + #define REG_RTT_MR (*(__IO uint32_t*)0x400E1430U) /**< \brief (RTT) Mode Register */ + #define REG_RTT_AR (*(__IO uint32_t*)0x400E1434U) /**< \brief (RTT) Alarm Register */ + #define REG_RTT_VR (*(__I uint32_t*)0x400E1438U) /**< \brief (RTT) Value Register */ + #define REG_RTT_SR (*(__I uint32_t*)0x400E143CU) /**< \brief (RTT) Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_RTT_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_smc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_smc.h new file mode 100644 index 0000000..741a0ab --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_smc.h @@ -0,0 +1,85 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_SMC_INSTANCE_ +#define _SAM4S_SMC_INSTANCE_ + +/* ========== Register definition for SMC peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_SMC_SETUP0 (0x400E0000U) /**< \brief (SMC) SMC Setup Register (CS_number = 0) */ + #define REG_SMC_PULSE0 (0x400E0004U) /**< \brief (SMC) SMC Pulse Register (CS_number = 0) */ + #define REG_SMC_CYCLE0 (0x400E0008U) /**< \brief (SMC) SMC Cycle Register (CS_number = 0) */ + #define REG_SMC_MODE0 (0x400E000CU) /**< \brief (SMC) SMC Mode Register (CS_number = 0) */ + #define REG_SMC_SETUP1 (0x400E0010U) /**< \brief (SMC) SMC Setup Register (CS_number = 1) */ + #define REG_SMC_PULSE1 (0x400E0014U) /**< \brief (SMC) SMC Pulse Register (CS_number = 1) */ + #define REG_SMC_CYCLE1 (0x400E0018U) /**< \brief (SMC) SMC Cycle Register (CS_number = 1) */ + #define REG_SMC_MODE1 (0x400E001CU) /**< \brief (SMC) SMC Mode Register (CS_number = 1) */ + #define REG_SMC_SETUP2 (0x400E0020U) /**< \brief (SMC) SMC Setup Register (CS_number = 2) */ + #define REG_SMC_PULSE2 (0x400E0024U) /**< \brief (SMC) SMC Pulse Register (CS_number = 2) */ + #define REG_SMC_CYCLE2 (0x400E0028U) /**< \brief (SMC) SMC Cycle Register (CS_number = 2) */ + #define REG_SMC_MODE2 (0x400E002CU) /**< \brief (SMC) SMC Mode Register (CS_number = 2) */ + #define REG_SMC_SETUP3 (0x400E0030U) /**< \brief (SMC) SMC Setup Register (CS_number = 3) */ + #define REG_SMC_PULSE3 (0x400E0034U) /**< \brief (SMC) SMC Pulse Register (CS_number = 3) */ + #define REG_SMC_CYCLE3 (0x400E0038U) /**< \brief (SMC) SMC Cycle Register (CS_number = 3) */ + #define REG_SMC_MODE3 (0x400E003CU) /**< \brief (SMC) SMC Mode Register (CS_number = 3) */ + #define REG_SMC_OCMS (0x400E0080U) /**< \brief (SMC) SMC OCMS MODE Register */ + #define REG_SMC_KEY1 (0x400E0084U) /**< \brief (SMC) SMC OCMS KEY1 Register */ + #define REG_SMC_KEY2 (0x400E0088U) /**< \brief (SMC) SMC OCMS KEY2 Register */ + #define REG_SMC_WPMR (0x400E00E4U) /**< \brief (SMC) SMC Write Protect Mode Register */ + #define REG_SMC_WPSR (0x400E00E8U) /**< \brief (SMC) SMC Write Protect Status Register */ +#else + #define REG_SMC_SETUP0 (*(__IO uint32_t*)0x400E0000U) /**< \brief (SMC) SMC Setup Register (CS_number = 0) */ + #define REG_SMC_PULSE0 (*(__IO uint32_t*)0x400E0004U) /**< \brief (SMC) SMC Pulse Register (CS_number = 0) */ + #define REG_SMC_CYCLE0 (*(__IO uint32_t*)0x400E0008U) /**< \brief (SMC) SMC Cycle Register (CS_number = 0) */ + #define REG_SMC_MODE0 (*(__IO uint32_t*)0x400E000CU) /**< \brief (SMC) SMC Mode Register (CS_number = 0) */ + #define REG_SMC_SETUP1 (*(__IO uint32_t*)0x400E0010U) /**< \brief (SMC) SMC Setup Register (CS_number = 1) */ + #define REG_SMC_PULSE1 (*(__IO uint32_t*)0x400E0014U) /**< \brief (SMC) SMC Pulse Register (CS_number = 1) */ + #define REG_SMC_CYCLE1 (*(__IO uint32_t*)0x400E0018U) /**< \brief (SMC) SMC Cycle Register (CS_number = 1) */ + #define REG_SMC_MODE1 (*(__IO uint32_t*)0x400E001CU) /**< \brief (SMC) SMC Mode Register (CS_number = 1) */ + #define REG_SMC_SETUP2 (*(__IO uint32_t*)0x400E0020U) /**< \brief (SMC) SMC Setup Register (CS_number = 2) */ + #define REG_SMC_PULSE2 (*(__IO uint32_t*)0x400E0024U) /**< \brief (SMC) SMC Pulse Register (CS_number = 2) */ + #define REG_SMC_CYCLE2 (*(__IO uint32_t*)0x400E0028U) /**< \brief (SMC) SMC Cycle Register (CS_number = 2) */ + #define REG_SMC_MODE2 (*(__IO uint32_t*)0x400E002CU) /**< \brief (SMC) SMC Mode Register (CS_number = 2) */ + #define REG_SMC_SETUP3 (*(__IO uint32_t*)0x400E0030U) /**< \brief (SMC) SMC Setup Register (CS_number = 3) */ + #define REG_SMC_PULSE3 (*(__IO uint32_t*)0x400E0034U) /**< \brief (SMC) SMC Pulse Register (CS_number = 3) */ + #define REG_SMC_CYCLE3 (*(__IO uint32_t*)0x400E0038U) /**< \brief (SMC) SMC Cycle Register (CS_number = 3) */ + #define REG_SMC_MODE3 (*(__IO uint32_t*)0x400E003CU) /**< \brief (SMC) SMC Mode Register (CS_number = 3) */ + #define REG_SMC_OCMS (*(__IO uint32_t*)0x400E0080U) /**< \brief (SMC) SMC OCMS MODE Register */ + #define REG_SMC_KEY1 (*(__O uint32_t*)0x400E0084U) /**< \brief (SMC) SMC OCMS KEY1 Register */ + #define REG_SMC_KEY2 (*(__O uint32_t*)0x400E0088U) /**< \brief (SMC) SMC OCMS KEY2 Register */ + #define REG_SMC_WPMR (*(__IO uint32_t*)0x400E00E4U) /**< \brief (SMC) SMC Write Protect Mode Register */ + #define REG_SMC_WPSR (*(__I uint32_t*)0x400E00E8U) /**< \brief (SMC) SMC Write Protect Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_SMC_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_spi.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_spi.h new file mode 100644 index 0000000..67fa6b3 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_spi.h @@ -0,0 +1,85 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_SPI_INSTANCE_ +#define _SAM4S_SPI_INSTANCE_ + +/* ========== Register definition for SPI peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_SPI_CR (0x40008000U) /**< \brief (SPI) Control Register */ + #define REG_SPI_MR (0x40008004U) /**< \brief (SPI) Mode Register */ + #define REG_SPI_RDR (0x40008008U) /**< \brief (SPI) Receive Data Register */ + #define REG_SPI_TDR (0x4000800CU) /**< \brief (SPI) Transmit Data Register */ + #define REG_SPI_SR (0x40008010U) /**< \brief (SPI) Status Register */ + #define REG_SPI_IER (0x40008014U) /**< \brief (SPI) Interrupt Enable Register */ + #define REG_SPI_IDR (0x40008018U) /**< \brief (SPI) Interrupt Disable Register */ + #define REG_SPI_IMR (0x4000801CU) /**< \brief (SPI) Interrupt Mask Register */ + #define REG_SPI_CSR (0x40008030U) /**< \brief (SPI) Chip Select Register */ + #define REG_SPI_WPMR (0x400080E4U) /**< \brief (SPI) Write Protection Control Register */ + #define REG_SPI_WPSR (0x400080E8U) /**< \brief (SPI) Write Protection Status Register */ + #define REG_SPI_RPR (0x40008100U) /**< \brief (SPI) Receive Pointer Register */ + #define REG_SPI_RCR (0x40008104U) /**< \brief (SPI) Receive Counter Register */ + #define REG_SPI_TPR (0x40008108U) /**< \brief (SPI) Transmit Pointer Register */ + #define REG_SPI_TCR (0x4000810CU) /**< \brief (SPI) Transmit Counter Register */ + #define REG_SPI_RNPR (0x40008110U) /**< \brief (SPI) Receive Next Pointer Register */ + #define REG_SPI_RNCR (0x40008114U) /**< \brief (SPI) Receive Next Counter Register */ + #define REG_SPI_TNPR (0x40008118U) /**< \brief (SPI) Transmit Next Pointer Register */ + #define REG_SPI_TNCR (0x4000811CU) /**< \brief (SPI) Transmit Next Counter Register */ + #define REG_SPI_PTCR (0x40008120U) /**< \brief (SPI) Transfer Control Register */ + #define REG_SPI_PTSR (0x40008124U) /**< \brief (SPI) Transfer Status Register */ +#else + #define REG_SPI_CR (*(__O uint32_t*)0x40008000U) /**< \brief (SPI) Control Register */ + #define REG_SPI_MR (*(__IO uint32_t*)0x40008004U) /**< \brief (SPI) Mode Register */ + #define REG_SPI_RDR (*(__I uint32_t*)0x40008008U) /**< \brief (SPI) Receive Data Register */ + #define REG_SPI_TDR (*(__O uint32_t*)0x4000800CU) /**< \brief (SPI) Transmit Data Register */ + #define REG_SPI_SR (*(__I uint32_t*)0x40008010U) /**< \brief (SPI) Status Register */ + #define REG_SPI_IER (*(__O uint32_t*)0x40008014U) /**< \brief (SPI) Interrupt Enable Register */ + #define REG_SPI_IDR (*(__O uint32_t*)0x40008018U) /**< \brief (SPI) Interrupt Disable Register */ + #define REG_SPI_IMR (*(__I uint32_t*)0x4000801CU) /**< \brief (SPI) Interrupt Mask Register */ + #define REG_SPI_CSR (*(__IO uint32_t*)0x40008030U) /**< \brief (SPI) Chip Select Register */ + #define REG_SPI_WPMR (*(__IO uint32_t*)0x400080E4U) /**< \brief (SPI) Write Protection Control Register */ + #define REG_SPI_WPSR (*(__I uint32_t*)0x400080E8U) /**< \brief (SPI) Write Protection Status Register */ + #define REG_SPI_RPR (*(__IO uint32_t*)0x40008100U) /**< \brief (SPI) Receive Pointer Register */ + #define REG_SPI_RCR (*(__IO uint32_t*)0x40008104U) /**< \brief (SPI) Receive Counter Register */ + #define REG_SPI_TPR (*(__IO uint32_t*)0x40008108U) /**< \brief (SPI) Transmit Pointer Register */ + #define REG_SPI_TCR (*(__IO uint32_t*)0x4000810CU) /**< \brief (SPI) Transmit Counter Register */ + #define REG_SPI_RNPR (*(__IO uint32_t*)0x40008110U) /**< \brief (SPI) Receive Next Pointer Register */ + #define REG_SPI_RNCR (*(__IO uint32_t*)0x40008114U) /**< \brief (SPI) Receive Next Counter Register */ + #define REG_SPI_TNPR (*(__IO uint32_t*)0x40008118U) /**< \brief (SPI) Transmit Next Pointer Register */ + #define REG_SPI_TNCR (*(__IO uint32_t*)0x4000811CU) /**< \brief (SPI) Transmit Next Counter Register */ + #define REG_SPI_PTCR (*(__O uint32_t*)0x40008120U) /**< \brief (SPI) Transfer Control Register */ + #define REG_SPI_PTSR (*(__I uint32_t*)0x40008124U) /**< \brief (SPI) Transfer Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_SPI_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_ssc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_ssc.h new file mode 100644 index 0000000..b82edfe --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_ssc.h @@ -0,0 +1,99 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_SSC_INSTANCE_ +#define _SAM4S_SSC_INSTANCE_ + +/* ========== Register definition for SSC peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_SSC_CR (0x40004000U) /**< \brief (SSC) Control Register */ + #define REG_SSC_CMR (0x40004004U) /**< \brief (SSC) Clock Mode Register */ + #define REG_SSC_RCMR (0x40004010U) /**< \brief (SSC) Receive Clock Mode Register */ + #define REG_SSC_RFMR (0x40004014U) /**< \brief (SSC) Receive Frame Mode Register */ + #define REG_SSC_TCMR (0x40004018U) /**< \brief (SSC) Transmit Clock Mode Register */ + #define REG_SSC_TFMR (0x4000401CU) /**< \brief (SSC) Transmit Frame Mode Register */ + #define REG_SSC_RHR (0x40004020U) /**< \brief (SSC) Receive Holding Register */ + #define REG_SSC_THR (0x40004024U) /**< \brief (SSC) Transmit Holding Register */ + #define REG_SSC_RSHR (0x40004030U) /**< \brief (SSC) Receive Sync. Holding Register */ + #define REG_SSC_TSHR (0x40004034U) /**< \brief (SSC) Transmit Sync. Holding Register */ + #define REG_SSC_RC0R (0x40004038U) /**< \brief (SSC) Receive Compare 0 Register */ + #define REG_SSC_RC1R (0x4000403CU) /**< \brief (SSC) Receive Compare 1 Register */ + #define REG_SSC_SR (0x40004040U) /**< \brief (SSC) Status Register */ + #define REG_SSC_IER (0x40004044U) /**< \brief (SSC) Interrupt Enable Register */ + #define REG_SSC_IDR (0x40004048U) /**< \brief (SSC) Interrupt Disable Register */ + #define REG_SSC_IMR (0x4000404CU) /**< \brief (SSC) Interrupt Mask Register */ + #define REG_SSC_WPMR (0x400040E4U) /**< \brief (SSC) Write Protect Mode Register */ + #define REG_SSC_WPSR (0x400040E8U) /**< \brief (SSC) Write Protect Status Register */ + #define REG_SSC_RPR (0x40004100U) /**< \brief (SSC) Receive Pointer Register */ + #define REG_SSC_RCR (0x40004104U) /**< \brief (SSC) Receive Counter Register */ + #define REG_SSC_TPR (0x40004108U) /**< \brief (SSC) Transmit Pointer Register */ + #define REG_SSC_TCR (0x4000410CU) /**< \brief (SSC) Transmit Counter Register */ + #define REG_SSC_RNPR (0x40004110U) /**< \brief (SSC) Receive Next Pointer Register */ + #define REG_SSC_RNCR (0x40004114U) /**< \brief (SSC) Receive Next Counter Register */ + #define REG_SSC_TNPR (0x40004118U) /**< \brief (SSC) Transmit Next Pointer Register */ + #define REG_SSC_TNCR (0x4000411CU) /**< \brief (SSC) Transmit Next Counter Register */ + #define REG_SSC_PTCR (0x40004120U) /**< \brief (SSC) Transfer Control Register */ + #define REG_SSC_PTSR (0x40004124U) /**< \brief (SSC) Transfer Status Register */ +#else + #define REG_SSC_CR (*(__O uint32_t*)0x40004000U) /**< \brief (SSC) Control Register */ + #define REG_SSC_CMR (*(__IO uint32_t*)0x40004004U) /**< \brief (SSC) Clock Mode Register */ + #define REG_SSC_RCMR (*(__IO uint32_t*)0x40004010U) /**< \brief (SSC) Receive Clock Mode Register */ + #define REG_SSC_RFMR (*(__IO uint32_t*)0x40004014U) /**< \brief (SSC) Receive Frame Mode Register */ + #define REG_SSC_TCMR (*(__IO uint32_t*)0x40004018U) /**< \brief (SSC) Transmit Clock Mode Register */ + #define REG_SSC_TFMR (*(__IO uint32_t*)0x4000401CU) /**< \brief (SSC) Transmit Frame Mode Register */ + #define REG_SSC_RHR (*(__I uint32_t*)0x40004020U) /**< \brief (SSC) Receive Holding Register */ + #define REG_SSC_THR (*(__O uint32_t*)0x40004024U) /**< \brief (SSC) Transmit Holding Register */ + #define REG_SSC_RSHR (*(__I uint32_t*)0x40004030U) /**< \brief (SSC) Receive Sync. Holding Register */ + #define REG_SSC_TSHR (*(__IO uint32_t*)0x40004034U) /**< \brief (SSC) Transmit Sync. Holding Register */ + #define REG_SSC_RC0R (*(__IO uint32_t*)0x40004038U) /**< \brief (SSC) Receive Compare 0 Register */ + #define REG_SSC_RC1R (*(__IO uint32_t*)0x4000403CU) /**< \brief (SSC) Receive Compare 1 Register */ + #define REG_SSC_SR (*(__I uint32_t*)0x40004040U) /**< \brief (SSC) Status Register */ + #define REG_SSC_IER (*(__O uint32_t*)0x40004044U) /**< \brief (SSC) Interrupt Enable Register */ + #define REG_SSC_IDR (*(__O uint32_t*)0x40004048U) /**< \brief (SSC) Interrupt Disable Register */ + #define REG_SSC_IMR (*(__I uint32_t*)0x4000404CU) /**< \brief (SSC) Interrupt Mask Register */ + #define REG_SSC_WPMR (*(__IO uint32_t*)0x400040E4U) /**< \brief (SSC) Write Protect Mode Register */ + #define REG_SSC_WPSR (*(__I uint32_t*)0x400040E8U) /**< \brief (SSC) Write Protect Status Register */ + #define REG_SSC_RPR (*(__IO uint32_t*)0x40004100U) /**< \brief (SSC) Receive Pointer Register */ + #define REG_SSC_RCR (*(__IO uint32_t*)0x40004104U) /**< \brief (SSC) Receive Counter Register */ + #define REG_SSC_TPR (*(__IO uint32_t*)0x40004108U) /**< \brief (SSC) Transmit Pointer Register */ + #define REG_SSC_TCR (*(__IO uint32_t*)0x4000410CU) /**< \brief (SSC) Transmit Counter Register */ + #define REG_SSC_RNPR (*(__IO uint32_t*)0x40004110U) /**< \brief (SSC) Receive Next Pointer Register */ + #define REG_SSC_RNCR (*(__IO uint32_t*)0x40004114U) /**< \brief (SSC) Receive Next Counter Register */ + #define REG_SSC_TNPR (*(__IO uint32_t*)0x40004118U) /**< \brief (SSC) Transmit Next Pointer Register */ + #define REG_SSC_TNCR (*(__IO uint32_t*)0x4000411CU) /**< \brief (SSC) Transmit Next Counter Register */ + #define REG_SSC_PTCR (*(__O uint32_t*)0x40004120U) /**< \brief (SSC) Transfer Control Register */ + #define REG_SSC_PTSR (*(__I uint32_t*)0x40004124U) /**< \brief (SSC) Transfer Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_SSC_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_supc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_supc.h new file mode 100644 index 0000000..c5ffd8e --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_supc.h @@ -0,0 +1,55 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_SUPC_INSTANCE_ +#define _SAM4S_SUPC_INSTANCE_ + +/* ========== Register definition for SUPC peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_SUPC_CR (0x400E1410U) /**< \brief (SUPC) Supply Controller Control Register */ + #define REG_SUPC_SMMR (0x400E1414U) /**< \brief (SUPC) Supply Controller Supply Monitor Mode Register */ + #define REG_SUPC_MR (0x400E1418U) /**< \brief (SUPC) Supply Controller Mode Register */ + #define REG_SUPC_WUMR (0x400E141CU) /**< \brief (SUPC) Supply Controller Wake-up Mode Register */ + #define REG_SUPC_WUIR (0x400E1420U) /**< \brief (SUPC) Supply Controller Wake-up Inputs Register */ + #define REG_SUPC_SR (0x400E1424U) /**< \brief (SUPC) Supply Controller Status Register */ +#else + #define REG_SUPC_CR (*(__O uint32_t*)0x400E1410U) /**< \brief (SUPC) Supply Controller Control Register */ + #define REG_SUPC_SMMR (*(__IO uint32_t*)0x400E1414U) /**< \brief (SUPC) Supply Controller Supply Monitor Mode Register */ + #define REG_SUPC_MR (*(__IO uint32_t*)0x400E1418U) /**< \brief (SUPC) Supply Controller Mode Register */ + #define REG_SUPC_WUMR (*(__IO uint32_t*)0x400E141CU) /**< \brief (SUPC) Supply Controller Wake-up Mode Register */ + #define REG_SUPC_WUIR (*(__IO uint32_t*)0x400E1420U) /**< \brief (SUPC) Supply Controller Wake-up Inputs Register */ + #define REG_SUPC_SR (*(__I uint32_t*)0x400E1424U) /**< \brief (SUPC) Supply Controller Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_SUPC_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_tc0.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_tc0.h new file mode 100644 index 0000000..2362f3e --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_tc0.h @@ -0,0 +1,125 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_TC0_INSTANCE_ +#define _SAM4S_TC0_INSTANCE_ + +/* ========== Register definition for TC0 peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_TC0_CCR0 (0x40010000U) /**< \brief (TC0) Channel Control Register (channel = 0) */ + #define REG_TC0_CMR0 (0x40010004U) /**< \brief (TC0) Channel Mode Register (channel = 0) */ + #define REG_TC0_SMMR0 (0x40010008U) /**< \brief (TC0) Stepper Motor Mode Register (channel = 0) */ + #define REG_TC0_CV0 (0x40010010U) /**< \brief (TC0) Counter Value (channel = 0) */ + #define REG_TC0_RA0 (0x40010014U) /**< \brief (TC0) Register A (channel = 0) */ + #define REG_TC0_RB0 (0x40010018U) /**< \brief (TC0) Register B (channel = 0) */ + #define REG_TC0_RC0 (0x4001001CU) /**< \brief (TC0) Register C (channel = 0) */ + #define REG_TC0_SR0 (0x40010020U) /**< \brief (TC0) Status Register (channel = 0) */ + #define REG_TC0_IER0 (0x40010024U) /**< \brief (TC0) Interrupt Enable Register (channel = 0) */ + #define REG_TC0_IDR0 (0x40010028U) /**< \brief (TC0) Interrupt Disable Register (channel = 0) */ + #define REG_TC0_IMR0 (0x4001002CU) /**< \brief (TC0) Interrupt Mask Register (channel = 0) */ + #define REG_TC0_CCR1 (0x40010040U) /**< \brief (TC0) Channel Control Register (channel = 1) */ + #define REG_TC0_CMR1 (0x40010044U) /**< \brief (TC0) Channel Mode Register (channel = 1) */ + #define REG_TC0_SMMR1 (0x40010048U) /**< \brief (TC0) Stepper Motor Mode Register (channel = 1) */ + #define REG_TC0_CV1 (0x40010050U) /**< \brief (TC0) Counter Value (channel = 1) */ + #define REG_TC0_RA1 (0x40010054U) /**< \brief (TC0) Register A (channel = 1) */ + #define REG_TC0_RB1 (0x40010058U) /**< \brief (TC0) Register B (channel = 1) */ + #define REG_TC0_RC1 (0x4001005CU) /**< \brief (TC0) Register C (channel = 1) */ + #define REG_TC0_SR1 (0x40010060U) /**< \brief (TC0) Status Register (channel = 1) */ + #define REG_TC0_IER1 (0x40010064U) /**< \brief (TC0) Interrupt Enable Register (channel = 1) */ + #define REG_TC0_IDR1 (0x40010068U) /**< \brief (TC0) Interrupt Disable Register (channel = 1) */ + #define REG_TC0_IMR1 (0x4001006CU) /**< \brief (TC0) Interrupt Mask Register (channel = 1) */ + #define REG_TC0_CCR2 (0x40010080U) /**< \brief (TC0) Channel Control Register (channel = 2) */ + #define REG_TC0_CMR2 (0x40010084U) /**< \brief (TC0) Channel Mode Register (channel = 2) */ + #define REG_TC0_SMMR2 (0x40010088U) /**< \brief (TC0) Stepper Motor Mode Register (channel = 2) */ + #define REG_TC0_CV2 (0x40010090U) /**< \brief (TC0) Counter Value (channel = 2) */ + #define REG_TC0_RA2 (0x40010094U) /**< \brief (TC0) Register A (channel = 2) */ + #define REG_TC0_RB2 (0x40010098U) /**< \brief (TC0) Register B (channel = 2) */ + #define REG_TC0_RC2 (0x4001009CU) /**< \brief (TC0) Register C (channel = 2) */ + #define REG_TC0_SR2 (0x400100A0U) /**< \brief (TC0) Status Register (channel = 2) */ + #define REG_TC0_IER2 (0x400100A4U) /**< \brief (TC0) Interrupt Enable Register (channel = 2) */ + #define REG_TC0_IDR2 (0x400100A8U) /**< \brief (TC0) Interrupt Disable Register (channel = 2) */ + #define REG_TC0_IMR2 (0x400100ACU) /**< \brief (TC0) Interrupt Mask Register (channel = 2) */ + #define REG_TC0_BCR (0x400100C0U) /**< \brief (TC0) Block Control Register */ + #define REG_TC0_BMR (0x400100C4U) /**< \brief (TC0) Block Mode Register */ + #define REG_TC0_QIER (0x400100C8U) /**< \brief (TC0) QDEC Interrupt Enable Register */ + #define REG_TC0_QIDR (0x400100CCU) /**< \brief (TC0) QDEC Interrupt Disable Register */ + #define REG_TC0_QIMR (0x400100D0U) /**< \brief (TC0) QDEC Interrupt Mask Register */ + #define REG_TC0_QISR (0x400100D4U) /**< \brief (TC0) QDEC Interrupt Status Register */ + #define REG_TC0_FMR (0x400100D8U) /**< \brief (TC0) Fault Mode Register */ + #define REG_TC0_WPMR (0x400100E4U) /**< \brief (TC0) Write Protect Mode Register */ +#else + #define REG_TC0_CCR0 (*(__O uint32_t*)0x40010000U) /**< \brief (TC0) Channel Control Register (channel = 0) */ + #define REG_TC0_CMR0 (*(__IO uint32_t*)0x40010004U) /**< \brief (TC0) Channel Mode Register (channel = 0) */ + #define REG_TC0_SMMR0 (*(__IO uint32_t*)0x40010008U) /**< \brief (TC0) Stepper Motor Mode Register (channel = 0) */ + #define REG_TC0_CV0 (*(__I uint32_t*)0x40010010U) /**< \brief (TC0) Counter Value (channel = 0) */ + #define REG_TC0_RA0 (*(__IO uint32_t*)0x40010014U) /**< \brief (TC0) Register A (channel = 0) */ + #define REG_TC0_RB0 (*(__IO uint32_t*)0x40010018U) /**< \brief (TC0) Register B (channel = 0) */ + #define REG_TC0_RC0 (*(__IO uint32_t*)0x4001001CU) /**< \brief (TC0) Register C (channel = 0) */ + #define REG_TC0_SR0 (*(__I uint32_t*)0x40010020U) /**< \brief (TC0) Status Register (channel = 0) */ + #define REG_TC0_IER0 (*(__O uint32_t*)0x40010024U) /**< \brief (TC0) Interrupt Enable Register (channel = 0) */ + #define REG_TC0_IDR0 (*(__O uint32_t*)0x40010028U) /**< \brief (TC0) Interrupt Disable Register (channel = 0) */ + #define REG_TC0_IMR0 (*(__I uint32_t*)0x4001002CU) /**< \brief (TC0) Interrupt Mask Register (channel = 0) */ + #define REG_TC0_CCR1 (*(__O uint32_t*)0x40010040U) /**< \brief (TC0) Channel Control Register (channel = 1) */ + #define REG_TC0_CMR1 (*(__IO uint32_t*)0x40010044U) /**< \brief (TC0) Channel Mode Register (channel = 1) */ + #define REG_TC0_SMMR1 (*(__IO uint32_t*)0x40010048U) /**< \brief (TC0) Stepper Motor Mode Register (channel = 1) */ + #define REG_TC0_CV1 (*(__I uint32_t*)0x40010050U) /**< \brief (TC0) Counter Value (channel = 1) */ + #define REG_TC0_RA1 (*(__IO uint32_t*)0x40010054U) /**< \brief (TC0) Register A (channel = 1) */ + #define REG_TC0_RB1 (*(__IO uint32_t*)0x40010058U) /**< \brief (TC0) Register B (channel = 1) */ + #define REG_TC0_RC1 (*(__IO uint32_t*)0x4001005CU) /**< \brief (TC0) Register C (channel = 1) */ + #define REG_TC0_SR1 (*(__I uint32_t*)0x40010060U) /**< \brief (TC0) Status Register (channel = 1) */ + #define REG_TC0_IER1 (*(__O uint32_t*)0x40010064U) /**< \brief (TC0) Interrupt Enable Register (channel = 1) */ + #define REG_TC0_IDR1 (*(__O uint32_t*)0x40010068U) /**< \brief (TC0) Interrupt Disable Register (channel = 1) */ + #define REG_TC0_IMR1 (*(__I uint32_t*)0x4001006CU) /**< \brief (TC0) Interrupt Mask Register (channel = 1) */ + #define REG_TC0_CCR2 (*(__O uint32_t*)0x40010080U) /**< \brief (TC0) Channel Control Register (channel = 2) */ + #define REG_TC0_CMR2 (*(__IO uint32_t*)0x40010084U) /**< \brief (TC0) Channel Mode Register (channel = 2) */ + #define REG_TC0_SMMR2 (*(__IO uint32_t*)0x40010088U) /**< \brief (TC0) Stepper Motor Mode Register (channel = 2) */ + #define REG_TC0_CV2 (*(__I uint32_t*)0x40010090U) /**< \brief (TC0) Counter Value (channel = 2) */ + #define REG_TC0_RA2 (*(__IO uint32_t*)0x40010094U) /**< \brief (TC0) Register A (channel = 2) */ + #define REG_TC0_RB2 (*(__IO uint32_t*)0x40010098U) /**< \brief (TC0) Register B (channel = 2) */ + #define REG_TC0_RC2 (*(__IO uint32_t*)0x4001009CU) /**< \brief (TC0) Register C (channel = 2) */ + #define REG_TC0_SR2 (*(__I uint32_t*)0x400100A0U) /**< \brief (TC0) Status Register (channel = 2) */ + #define REG_TC0_IER2 (*(__O uint32_t*)0x400100A4U) /**< \brief (TC0) Interrupt Enable Register (channel = 2) */ + #define REG_TC0_IDR2 (*(__O uint32_t*)0x400100A8U) /**< \brief (TC0) Interrupt Disable Register (channel = 2) */ + #define REG_TC0_IMR2 (*(__I uint32_t*)0x400100ACU) /**< \brief (TC0) Interrupt Mask Register (channel = 2) */ + #define REG_TC0_BCR (*(__O uint32_t*)0x400100C0U) /**< \brief (TC0) Block Control Register */ + #define REG_TC0_BMR (*(__IO uint32_t*)0x400100C4U) /**< \brief (TC0) Block Mode Register */ + #define REG_TC0_QIER (*(__O uint32_t*)0x400100C8U) /**< \brief (TC0) QDEC Interrupt Enable Register */ + #define REG_TC0_QIDR (*(__O uint32_t*)0x400100CCU) /**< \brief (TC0) QDEC Interrupt Disable Register */ + #define REG_TC0_QIMR (*(__I uint32_t*)0x400100D0U) /**< \brief (TC0) QDEC Interrupt Mask Register */ + #define REG_TC0_QISR (*(__I uint32_t*)0x400100D4U) /**< \brief (TC0) QDEC Interrupt Status Register */ + #define REG_TC0_FMR (*(__IO uint32_t*)0x400100D8U) /**< \brief (TC0) Fault Mode Register */ + #define REG_TC0_WPMR (*(__IO uint32_t*)0x400100E4U) /**< \brief (TC0) Write Protect Mode Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_TC0_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_tc1.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_tc1.h new file mode 100644 index 0000000..8ba702c --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_tc1.h @@ -0,0 +1,125 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_TC1_INSTANCE_ +#define _SAM4S_TC1_INSTANCE_ + +/* ========== Register definition for TC1 peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_TC1_CCR0 (0x40014000U) /**< \brief (TC1) Channel Control Register (channel = 0) */ + #define REG_TC1_CMR0 (0x40014004U) /**< \brief (TC1) Channel Mode Register (channel = 0) */ + #define REG_TC1_SMMR0 (0x40014008U) /**< \brief (TC1) Stepper Motor Mode Register (channel = 0) */ + #define REG_TC1_CV0 (0x40014010U) /**< \brief (TC1) Counter Value (channel = 0) */ + #define REG_TC1_RA0 (0x40014014U) /**< \brief (TC1) Register A (channel = 0) */ + #define REG_TC1_RB0 (0x40014018U) /**< \brief (TC1) Register B (channel = 0) */ + #define REG_TC1_RC0 (0x4001401CU) /**< \brief (TC1) Register C (channel = 0) */ + #define REG_TC1_SR0 (0x40014020U) /**< \brief (TC1) Status Register (channel = 0) */ + #define REG_TC1_IER0 (0x40014024U) /**< \brief (TC1) Interrupt Enable Register (channel = 0) */ + #define REG_TC1_IDR0 (0x40014028U) /**< \brief (TC1) Interrupt Disable Register (channel = 0) */ + #define REG_TC1_IMR0 (0x4001402CU) /**< \brief (TC1) Interrupt Mask Register (channel = 0) */ + #define REG_TC1_CCR1 (0x40014040U) /**< \brief (TC1) Channel Control Register (channel = 1) */ + #define REG_TC1_CMR1 (0x40014044U) /**< \brief (TC1) Channel Mode Register (channel = 1) */ + #define REG_TC1_SMMR1 (0x40014048U) /**< \brief (TC1) Stepper Motor Mode Register (channel = 1) */ + #define REG_TC1_CV1 (0x40014050U) /**< \brief (TC1) Counter Value (channel = 1) */ + #define REG_TC1_RA1 (0x40014054U) /**< \brief (TC1) Register A (channel = 1) */ + #define REG_TC1_RB1 (0x40014058U) /**< \brief (TC1) Register B (channel = 1) */ + #define REG_TC1_RC1 (0x4001405CU) /**< \brief (TC1) Register C (channel = 1) */ + #define REG_TC1_SR1 (0x40014060U) /**< \brief (TC1) Status Register (channel = 1) */ + #define REG_TC1_IER1 (0x40014064U) /**< \brief (TC1) Interrupt Enable Register (channel = 1) */ + #define REG_TC1_IDR1 (0x40014068U) /**< \brief (TC1) Interrupt Disable Register (channel = 1) */ + #define REG_TC1_IMR1 (0x4001406CU) /**< \brief (TC1) Interrupt Mask Register (channel = 1) */ + #define REG_TC1_CCR2 (0x40014080U) /**< \brief (TC1) Channel Control Register (channel = 2) */ + #define REG_TC1_CMR2 (0x40014084U) /**< \brief (TC1) Channel Mode Register (channel = 2) */ + #define REG_TC1_SMMR2 (0x40014088U) /**< \brief (TC1) Stepper Motor Mode Register (channel = 2) */ + #define REG_TC1_CV2 (0x40014090U) /**< \brief (TC1) Counter Value (channel = 2) */ + #define REG_TC1_RA2 (0x40014094U) /**< \brief (TC1) Register A (channel = 2) */ + #define REG_TC1_RB2 (0x40014098U) /**< \brief (TC1) Register B (channel = 2) */ + #define REG_TC1_RC2 (0x4001409CU) /**< \brief (TC1) Register C (channel = 2) */ + #define REG_TC1_SR2 (0x400140A0U) /**< \brief (TC1) Status Register (channel = 2) */ + #define REG_TC1_IER2 (0x400140A4U) /**< \brief (TC1) Interrupt Enable Register (channel = 2) */ + #define REG_TC1_IDR2 (0x400140A8U) /**< \brief (TC1) Interrupt Disable Register (channel = 2) */ + #define REG_TC1_IMR2 (0x400140ACU) /**< \brief (TC1) Interrupt Mask Register (channel = 2) */ + #define REG_TC1_BCR (0x400140C0U) /**< \brief (TC1) Block Control Register */ + #define REG_TC1_BMR (0x400140C4U) /**< \brief (TC1) Block Mode Register */ + #define REG_TC1_QIER (0x400140C8U) /**< \brief (TC1) QDEC Interrupt Enable Register */ + #define REG_TC1_QIDR (0x400140CCU) /**< \brief (TC1) QDEC Interrupt Disable Register */ + #define REG_TC1_QIMR (0x400140D0U) /**< \brief (TC1) QDEC Interrupt Mask Register */ + #define REG_TC1_QISR (0x400140D4U) /**< \brief (TC1) QDEC Interrupt Status Register */ + #define REG_TC1_FMR (0x400140D8U) /**< \brief (TC1) Fault Mode Register */ + #define REG_TC1_WPMR (0x400140E4U) /**< \brief (TC1) Write Protect Mode Register */ +#else + #define REG_TC1_CCR0 (*(__O uint32_t*)0x40014000U) /**< \brief (TC1) Channel Control Register (channel = 0) */ + #define REG_TC1_CMR0 (*(__IO uint32_t*)0x40014004U) /**< \brief (TC1) Channel Mode Register (channel = 0) */ + #define REG_TC1_SMMR0 (*(__IO uint32_t*)0x40014008U) /**< \brief (TC1) Stepper Motor Mode Register (channel = 0) */ + #define REG_TC1_CV0 (*(__I uint32_t*)0x40014010U) /**< \brief (TC1) Counter Value (channel = 0) */ + #define REG_TC1_RA0 (*(__IO uint32_t*)0x40014014U) /**< \brief (TC1) Register A (channel = 0) */ + #define REG_TC1_RB0 (*(__IO uint32_t*)0x40014018U) /**< \brief (TC1) Register B (channel = 0) */ + #define REG_TC1_RC0 (*(__IO uint32_t*)0x4001401CU) /**< \brief (TC1) Register C (channel = 0) */ + #define REG_TC1_SR0 (*(__I uint32_t*)0x40014020U) /**< \brief (TC1) Status Register (channel = 0) */ + #define REG_TC1_IER0 (*(__O uint32_t*)0x40014024U) /**< \brief (TC1) Interrupt Enable Register (channel = 0) */ + #define REG_TC1_IDR0 (*(__O uint32_t*)0x40014028U) /**< \brief (TC1) Interrupt Disable Register (channel = 0) */ + #define REG_TC1_IMR0 (*(__I uint32_t*)0x4001402CU) /**< \brief (TC1) Interrupt Mask Register (channel = 0) */ + #define REG_TC1_CCR1 (*(__O uint32_t*)0x40014040U) /**< \brief (TC1) Channel Control Register (channel = 1) */ + #define REG_TC1_CMR1 (*(__IO uint32_t*)0x40014044U) /**< \brief (TC1) Channel Mode Register (channel = 1) */ + #define REG_TC1_SMMR1 (*(__IO uint32_t*)0x40014048U) /**< \brief (TC1) Stepper Motor Mode Register (channel = 1) */ + #define REG_TC1_CV1 (*(__I uint32_t*)0x40014050U) /**< \brief (TC1) Counter Value (channel = 1) */ + #define REG_TC1_RA1 (*(__IO uint32_t*)0x40014054U) /**< \brief (TC1) Register A (channel = 1) */ + #define REG_TC1_RB1 (*(__IO uint32_t*)0x40014058U) /**< \brief (TC1) Register B (channel = 1) */ + #define REG_TC1_RC1 (*(__IO uint32_t*)0x4001405CU) /**< \brief (TC1) Register C (channel = 1) */ + #define REG_TC1_SR1 (*(__I uint32_t*)0x40014060U) /**< \brief (TC1) Status Register (channel = 1) */ + #define REG_TC1_IER1 (*(__O uint32_t*)0x40014064U) /**< \brief (TC1) Interrupt Enable Register (channel = 1) */ + #define REG_TC1_IDR1 (*(__O uint32_t*)0x40014068U) /**< \brief (TC1) Interrupt Disable Register (channel = 1) */ + #define REG_TC1_IMR1 (*(__I uint32_t*)0x4001406CU) /**< \brief (TC1) Interrupt Mask Register (channel = 1) */ + #define REG_TC1_CCR2 (*(__O uint32_t*)0x40014080U) /**< \brief (TC1) Channel Control Register (channel = 2) */ + #define REG_TC1_CMR2 (*(__IO uint32_t*)0x40014084U) /**< \brief (TC1) Channel Mode Register (channel = 2) */ + #define REG_TC1_SMMR2 (*(__IO uint32_t*)0x40014088U) /**< \brief (TC1) Stepper Motor Mode Register (channel = 2) */ + #define REG_TC1_CV2 (*(__I uint32_t*)0x40014090U) /**< \brief (TC1) Counter Value (channel = 2) */ + #define REG_TC1_RA2 (*(__IO uint32_t*)0x40014094U) /**< \brief (TC1) Register A (channel = 2) */ + #define REG_TC1_RB2 (*(__IO uint32_t*)0x40014098U) /**< \brief (TC1) Register B (channel = 2) */ + #define REG_TC1_RC2 (*(__IO uint32_t*)0x4001409CU) /**< \brief (TC1) Register C (channel = 2) */ + #define REG_TC1_SR2 (*(__I uint32_t*)0x400140A0U) /**< \brief (TC1) Status Register (channel = 2) */ + #define REG_TC1_IER2 (*(__O uint32_t*)0x400140A4U) /**< \brief (TC1) Interrupt Enable Register (channel = 2) */ + #define REG_TC1_IDR2 (*(__O uint32_t*)0x400140A8U) /**< \brief (TC1) Interrupt Disable Register (channel = 2) */ + #define REG_TC1_IMR2 (*(__I uint32_t*)0x400140ACU) /**< \brief (TC1) Interrupt Mask Register (channel = 2) */ + #define REG_TC1_BCR (*(__O uint32_t*)0x400140C0U) /**< \brief (TC1) Block Control Register */ + #define REG_TC1_BMR (*(__IO uint32_t*)0x400140C4U) /**< \brief (TC1) Block Mode Register */ + #define REG_TC1_QIER (*(__O uint32_t*)0x400140C8U) /**< \brief (TC1) QDEC Interrupt Enable Register */ + #define REG_TC1_QIDR (*(__O uint32_t*)0x400140CCU) /**< \brief (TC1) QDEC Interrupt Disable Register */ + #define REG_TC1_QIMR (*(__I uint32_t*)0x400140D0U) /**< \brief (TC1) QDEC Interrupt Mask Register */ + #define REG_TC1_QISR (*(__I uint32_t*)0x400140D4U) /**< \brief (TC1) QDEC Interrupt Status Register */ + #define REG_TC1_FMR (*(__IO uint32_t*)0x400140D8U) /**< \brief (TC1) Fault Mode Register */ + #define REG_TC1_WPMR (*(__IO uint32_t*)0x400140E4U) /**< \brief (TC1) Write Protect Mode Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_TC1_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_twi0.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_twi0.h new file mode 100644 index 0000000..d471ecc --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_twi0.h @@ -0,0 +1,85 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_TWI0_INSTANCE_ +#define _SAM4S_TWI0_INSTANCE_ + +/* ========== Register definition for TWI0 peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_TWI0_CR (0x40018000U) /**< \brief (TWI0) Control Register */ + #define REG_TWI0_MMR (0x40018004U) /**< \brief (TWI0) Master Mode Register */ + #define REG_TWI0_SMR (0x40018008U) /**< \brief (TWI0) Slave Mode Register */ + #define REG_TWI0_IADR (0x4001800CU) /**< \brief (TWI0) Internal Address Register */ + #define REG_TWI0_CWGR (0x40018010U) /**< \brief (TWI0) Clock Waveform Generator Register */ + #define REG_TWI0_SR (0x40018020U) /**< \brief (TWI0) Status Register */ + #define REG_TWI0_IER (0x40018024U) /**< \brief (TWI0) Interrupt Enable Register */ + #define REG_TWI0_IDR (0x40018028U) /**< \brief (TWI0) Interrupt Disable Register */ + #define REG_TWI0_IMR (0x4001802CU) /**< \brief (TWI0) Interrupt Mask Register */ + #define REG_TWI0_RHR (0x40018030U) /**< \brief (TWI0) Receive Holding Register */ + #define REG_TWI0_THR (0x40018034U) /**< \brief (TWI0) Transmit Holding Register */ + #define REG_TWI0_RPR (0x40018100U) /**< \brief (TWI0) Receive Pointer Register */ + #define REG_TWI0_RCR (0x40018104U) /**< \brief (TWI0) Receive Counter Register */ + #define REG_TWI0_TPR (0x40018108U) /**< \brief (TWI0) Transmit Pointer Register */ + #define REG_TWI0_TCR (0x4001810CU) /**< \brief (TWI0) Transmit Counter Register */ + #define REG_TWI0_RNPR (0x40018110U) /**< \brief (TWI0) Receive Next Pointer Register */ + #define REG_TWI0_RNCR (0x40018114U) /**< \brief (TWI0) Receive Next Counter Register */ + #define REG_TWI0_TNPR (0x40018118U) /**< \brief (TWI0) Transmit Next Pointer Register */ + #define REG_TWI0_TNCR (0x4001811CU) /**< \brief (TWI0) Transmit Next Counter Register */ + #define REG_TWI0_PTCR (0x40018120U) /**< \brief (TWI0) Transfer Control Register */ + #define REG_TWI0_PTSR (0x40018124U) /**< \brief (TWI0) Transfer Status Register */ +#else + #define REG_TWI0_CR (*(__O uint32_t*)0x40018000U) /**< \brief (TWI0) Control Register */ + #define REG_TWI0_MMR (*(__IO uint32_t*)0x40018004U) /**< \brief (TWI0) Master Mode Register */ + #define REG_TWI0_SMR (*(__IO uint32_t*)0x40018008U) /**< \brief (TWI0) Slave Mode Register */ + #define REG_TWI0_IADR (*(__IO uint32_t*)0x4001800CU) /**< \brief (TWI0) Internal Address Register */ + #define REG_TWI0_CWGR (*(__IO uint32_t*)0x40018010U) /**< \brief (TWI0) Clock Waveform Generator Register */ + #define REG_TWI0_SR (*(__I uint32_t*)0x40018020U) /**< \brief (TWI0) Status Register */ + #define REG_TWI0_IER (*(__O uint32_t*)0x40018024U) /**< \brief (TWI0) Interrupt Enable Register */ + #define REG_TWI0_IDR (*(__O uint32_t*)0x40018028U) /**< \brief (TWI0) Interrupt Disable Register */ + #define REG_TWI0_IMR (*(__I uint32_t*)0x4001802CU) /**< \brief (TWI0) Interrupt Mask Register */ + #define REG_TWI0_RHR (*(__I uint32_t*)0x40018030U) /**< \brief (TWI0) Receive Holding Register */ + #define REG_TWI0_THR (*(__O uint32_t*)0x40018034U) /**< \brief (TWI0) Transmit Holding Register */ + #define REG_TWI0_RPR (*(__IO uint32_t*)0x40018100U) /**< \brief (TWI0) Receive Pointer Register */ + #define REG_TWI0_RCR (*(__IO uint32_t*)0x40018104U) /**< \brief (TWI0) Receive Counter Register */ + #define REG_TWI0_TPR (*(__IO uint32_t*)0x40018108U) /**< \brief (TWI0) Transmit Pointer Register */ + #define REG_TWI0_TCR (*(__IO uint32_t*)0x4001810CU) /**< \brief (TWI0) Transmit Counter Register */ + #define REG_TWI0_RNPR (*(__IO uint32_t*)0x40018110U) /**< \brief (TWI0) Receive Next Pointer Register */ + #define REG_TWI0_RNCR (*(__IO uint32_t*)0x40018114U) /**< \brief (TWI0) Receive Next Counter Register */ + #define REG_TWI0_TNPR (*(__IO uint32_t*)0x40018118U) /**< \brief (TWI0) Transmit Next Pointer Register */ + #define REG_TWI0_TNCR (*(__IO uint32_t*)0x4001811CU) /**< \brief (TWI0) Transmit Next Counter Register */ + #define REG_TWI0_PTCR (*(__O uint32_t*)0x40018120U) /**< \brief (TWI0) Transfer Control Register */ + #define REG_TWI0_PTSR (*(__I uint32_t*)0x40018124U) /**< \brief (TWI0) Transfer Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_TWI0_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_twi1.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_twi1.h new file mode 100644 index 0000000..6664e7a --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_twi1.h @@ -0,0 +1,85 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_TWI1_INSTANCE_ +#define _SAM4S_TWI1_INSTANCE_ + +/* ========== Register definition for TWI1 peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_TWI1_CR (0x4001C000U) /**< \brief (TWI1) Control Register */ + #define REG_TWI1_MMR (0x4001C004U) /**< \brief (TWI1) Master Mode Register */ + #define REG_TWI1_SMR (0x4001C008U) /**< \brief (TWI1) Slave Mode Register */ + #define REG_TWI1_IADR (0x4001C00CU) /**< \brief (TWI1) Internal Address Register */ + #define REG_TWI1_CWGR (0x4001C010U) /**< \brief (TWI1) Clock Waveform Generator Register */ + #define REG_TWI1_SR (0x4001C020U) /**< \brief (TWI1) Status Register */ + #define REG_TWI1_IER (0x4001C024U) /**< \brief (TWI1) Interrupt Enable Register */ + #define REG_TWI1_IDR (0x4001C028U) /**< \brief (TWI1) Interrupt Disable Register */ + #define REG_TWI1_IMR (0x4001C02CU) /**< \brief (TWI1) Interrupt Mask Register */ + #define REG_TWI1_RHR (0x4001C030U) /**< \brief (TWI1) Receive Holding Register */ + #define REG_TWI1_THR (0x4001C034U) /**< \brief (TWI1) Transmit Holding Register */ + #define REG_TWI1_RPR (0x4001C100U) /**< \brief (TWI1) Receive Pointer Register */ + #define REG_TWI1_RCR (0x4001C104U) /**< \brief (TWI1) Receive Counter Register */ + #define REG_TWI1_TPR (0x4001C108U) /**< \brief (TWI1) Transmit Pointer Register */ + #define REG_TWI1_TCR (0x4001C10CU) /**< \brief (TWI1) Transmit Counter Register */ + #define REG_TWI1_RNPR (0x4001C110U) /**< \brief (TWI1) Receive Next Pointer Register */ + #define REG_TWI1_RNCR (0x4001C114U) /**< \brief (TWI1) Receive Next Counter Register */ + #define REG_TWI1_TNPR (0x4001C118U) /**< \brief (TWI1) Transmit Next Pointer Register */ + #define REG_TWI1_TNCR (0x4001C11CU) /**< \brief (TWI1) Transmit Next Counter Register */ + #define REG_TWI1_PTCR (0x4001C120U) /**< \brief (TWI1) Transfer Control Register */ + #define REG_TWI1_PTSR (0x4001C124U) /**< \brief (TWI1) Transfer Status Register */ +#else + #define REG_TWI1_CR (*(__O uint32_t*)0x4001C000U) /**< \brief (TWI1) Control Register */ + #define REG_TWI1_MMR (*(__IO uint32_t*)0x4001C004U) /**< \brief (TWI1) Master Mode Register */ + #define REG_TWI1_SMR (*(__IO uint32_t*)0x4001C008U) /**< \brief (TWI1) Slave Mode Register */ + #define REG_TWI1_IADR (*(__IO uint32_t*)0x4001C00CU) /**< \brief (TWI1) Internal Address Register */ + #define REG_TWI1_CWGR (*(__IO uint32_t*)0x4001C010U) /**< \brief (TWI1) Clock Waveform Generator Register */ + #define REG_TWI1_SR (*(__I uint32_t*)0x4001C020U) /**< \brief (TWI1) Status Register */ + #define REG_TWI1_IER (*(__O uint32_t*)0x4001C024U) /**< \brief (TWI1) Interrupt Enable Register */ + #define REG_TWI1_IDR (*(__O uint32_t*)0x4001C028U) /**< \brief (TWI1) Interrupt Disable Register */ + #define REG_TWI1_IMR (*(__I uint32_t*)0x4001C02CU) /**< \brief (TWI1) Interrupt Mask Register */ + #define REG_TWI1_RHR (*(__I uint32_t*)0x4001C030U) /**< \brief (TWI1) Receive Holding Register */ + #define REG_TWI1_THR (*(__O uint32_t*)0x4001C034U) /**< \brief (TWI1) Transmit Holding Register */ + #define REG_TWI1_RPR (*(__IO uint32_t*)0x4001C100U) /**< \brief (TWI1) Receive Pointer Register */ + #define REG_TWI1_RCR (*(__IO uint32_t*)0x4001C104U) /**< \brief (TWI1) Receive Counter Register */ + #define REG_TWI1_TPR (*(__IO uint32_t*)0x4001C108U) /**< \brief (TWI1) Transmit Pointer Register */ + #define REG_TWI1_TCR (*(__IO uint32_t*)0x4001C10CU) /**< \brief (TWI1) Transmit Counter Register */ + #define REG_TWI1_RNPR (*(__IO uint32_t*)0x4001C110U) /**< \brief (TWI1) Receive Next Pointer Register */ + #define REG_TWI1_RNCR (*(__IO uint32_t*)0x4001C114U) /**< \brief (TWI1) Receive Next Counter Register */ + #define REG_TWI1_TNPR (*(__IO uint32_t*)0x4001C118U) /**< \brief (TWI1) Transmit Next Pointer Register */ + #define REG_TWI1_TNCR (*(__IO uint32_t*)0x4001C11CU) /**< \brief (TWI1) Transmit Next Counter Register */ + #define REG_TWI1_PTCR (*(__O uint32_t*)0x4001C120U) /**< \brief (TWI1) Transfer Control Register */ + #define REG_TWI1_PTSR (*(__I uint32_t*)0x4001C124U) /**< \brief (TWI1) Transfer Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_TWI1_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_uart0.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_uart0.h new file mode 100644 index 0000000..0dde9d4 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_uart0.h @@ -0,0 +1,81 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_UART0_INSTANCE_ +#define _SAM4S_UART0_INSTANCE_ + +/* ========== Register definition for UART0 peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_UART0_CR (0x400E0600U) /**< \brief (UART0) Control Register */ + #define REG_UART0_MR (0x400E0604U) /**< \brief (UART0) Mode Register */ + #define REG_UART0_IER (0x400E0608U) /**< \brief (UART0) Interrupt Enable Register */ + #define REG_UART0_IDR (0x400E060CU) /**< \brief (UART0) Interrupt Disable Register */ + #define REG_UART0_IMR (0x400E0610U) /**< \brief (UART0) Interrupt Mask Register */ + #define REG_UART0_SR (0x400E0614U) /**< \brief (UART0) Status Register */ + #define REG_UART0_RHR (0x400E0618U) /**< \brief (UART0) Receive Holding Register */ + #define REG_UART0_THR (0x400E061CU) /**< \brief (UART0) Transmit Holding Register */ + #define REG_UART0_BRGR (0x400E0620U) /**< \brief (UART0) Baud Rate Generator Register */ + #define REG_UART0_RPR (0x400E0700U) /**< \brief (UART0) Receive Pointer Register */ + #define REG_UART0_RCR (0x400E0704U) /**< \brief (UART0) Receive Counter Register */ + #define REG_UART0_TPR (0x400E0708U) /**< \brief (UART0) Transmit Pointer Register */ + #define REG_UART0_TCR (0x400E070CU) /**< \brief (UART0) Transmit Counter Register */ + #define REG_UART0_RNPR (0x400E0710U) /**< \brief (UART0) Receive Next Pointer Register */ + #define REG_UART0_RNCR (0x400E0714U) /**< \brief (UART0) Receive Next Counter Register */ + #define REG_UART0_TNPR (0x400E0718U) /**< \brief (UART0) Transmit Next Pointer Register */ + #define REG_UART0_TNCR (0x400E071CU) /**< \brief (UART0) Transmit Next Counter Register */ + #define REG_UART0_PTCR (0x400E0720U) /**< \brief (UART0) Transfer Control Register */ + #define REG_UART0_PTSR (0x400E0724U) /**< \brief (UART0) Transfer Status Register */ +#else + #define REG_UART0_CR (*(__O uint32_t*)0x400E0600U) /**< \brief (UART0) Control Register */ + #define REG_UART0_MR (*(__IO uint32_t*)0x400E0604U) /**< \brief (UART0) Mode Register */ + #define REG_UART0_IER (*(__O uint32_t*)0x400E0608U) /**< \brief (UART0) Interrupt Enable Register */ + #define REG_UART0_IDR (*(__O uint32_t*)0x400E060CU) /**< \brief (UART0) Interrupt Disable Register */ + #define REG_UART0_IMR (*(__I uint32_t*)0x400E0610U) /**< \brief (UART0) Interrupt Mask Register */ + #define REG_UART0_SR (*(__I uint32_t*)0x400E0614U) /**< \brief (UART0) Status Register */ + #define REG_UART0_RHR (*(__I uint32_t*)0x400E0618U) /**< \brief (UART0) Receive Holding Register */ + #define REG_UART0_THR (*(__O uint32_t*)0x400E061CU) /**< \brief (UART0) Transmit Holding Register */ + #define REG_UART0_BRGR (*(__IO uint32_t*)0x400E0620U) /**< \brief (UART0) Baud Rate Generator Register */ + #define REG_UART0_RPR (*(__IO uint32_t*)0x400E0700U) /**< \brief (UART0) Receive Pointer Register */ + #define REG_UART0_RCR (*(__IO uint32_t*)0x400E0704U) /**< \brief (UART0) Receive Counter Register */ + #define REG_UART0_TPR (*(__IO uint32_t*)0x400E0708U) /**< \brief (UART0) Transmit Pointer Register */ + #define REG_UART0_TCR (*(__IO uint32_t*)0x400E070CU) /**< \brief (UART0) Transmit Counter Register */ + #define REG_UART0_RNPR (*(__IO uint32_t*)0x400E0710U) /**< \brief (UART0) Receive Next Pointer Register */ + #define REG_UART0_RNCR (*(__IO uint32_t*)0x400E0714U) /**< \brief (UART0) Receive Next Counter Register */ + #define REG_UART0_TNPR (*(__IO uint32_t*)0x400E0718U) /**< \brief (UART0) Transmit Next Pointer Register */ + #define REG_UART0_TNCR (*(__IO uint32_t*)0x400E071CU) /**< \brief (UART0) Transmit Next Counter Register */ + #define REG_UART0_PTCR (*(__O uint32_t*)0x400E0720U) /**< \brief (UART0) Transfer Control Register */ + #define REG_UART0_PTSR (*(__I uint32_t*)0x400E0724U) /**< \brief (UART0) Transfer Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_UART0_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_uart1.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_uart1.h new file mode 100644 index 0000000..6200509 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_uart1.h @@ -0,0 +1,81 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_UART1_INSTANCE_ +#define _SAM4S_UART1_INSTANCE_ + +/* ========== Register definition for UART1 peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_UART1_CR (0x400E0800U) /**< \brief (UART1) Control Register */ + #define REG_UART1_MR (0x400E0804U) /**< \brief (UART1) Mode Register */ + #define REG_UART1_IER (0x400E0808U) /**< \brief (UART1) Interrupt Enable Register */ + #define REG_UART1_IDR (0x400E080CU) /**< \brief (UART1) Interrupt Disable Register */ + #define REG_UART1_IMR (0x400E0810U) /**< \brief (UART1) Interrupt Mask Register */ + #define REG_UART1_SR (0x400E0814U) /**< \brief (UART1) Status Register */ + #define REG_UART1_RHR (0x400E0818U) /**< \brief (UART1) Receive Holding Register */ + #define REG_UART1_THR (0x400E081CU) /**< \brief (UART1) Transmit Holding Register */ + #define REG_UART1_BRGR (0x400E0820U) /**< \brief (UART1) Baud Rate Generator Register */ + #define REG_UART1_RPR (0x400E0900U) /**< \brief (UART1) Receive Pointer Register */ + #define REG_UART1_RCR (0x400E0904U) /**< \brief (UART1) Receive Counter Register */ + #define REG_UART1_TPR (0x400E0908U) /**< \brief (UART1) Transmit Pointer Register */ + #define REG_UART1_TCR (0x400E090CU) /**< \brief (UART1) Transmit Counter Register */ + #define REG_UART1_RNPR (0x400E0910U) /**< \brief (UART1) Receive Next Pointer Register */ + #define REG_UART1_RNCR (0x400E0914U) /**< \brief (UART1) Receive Next Counter Register */ + #define REG_UART1_TNPR (0x400E0918U) /**< \brief (UART1) Transmit Next Pointer Register */ + #define REG_UART1_TNCR (0x400E091CU) /**< \brief (UART1) Transmit Next Counter Register */ + #define REG_UART1_PTCR (0x400E0920U) /**< \brief (UART1) Transfer Control Register */ + #define REG_UART1_PTSR (0x400E0924U) /**< \brief (UART1) Transfer Status Register */ +#else + #define REG_UART1_CR (*(__O uint32_t*)0x400E0800U) /**< \brief (UART1) Control Register */ + #define REG_UART1_MR (*(__IO uint32_t*)0x400E0804U) /**< \brief (UART1) Mode Register */ + #define REG_UART1_IER (*(__O uint32_t*)0x400E0808U) /**< \brief (UART1) Interrupt Enable Register */ + #define REG_UART1_IDR (*(__O uint32_t*)0x400E080CU) /**< \brief (UART1) Interrupt Disable Register */ + #define REG_UART1_IMR (*(__I uint32_t*)0x400E0810U) /**< \brief (UART1) Interrupt Mask Register */ + #define REG_UART1_SR (*(__I uint32_t*)0x400E0814U) /**< \brief (UART1) Status Register */ + #define REG_UART1_RHR (*(__I uint32_t*)0x400E0818U) /**< \brief (UART1) Receive Holding Register */ + #define REG_UART1_THR (*(__O uint32_t*)0x400E081CU) /**< \brief (UART1) Transmit Holding Register */ + #define REG_UART1_BRGR (*(__IO uint32_t*)0x400E0820U) /**< \brief (UART1) Baud Rate Generator Register */ + #define REG_UART1_RPR (*(__IO uint32_t*)0x400E0900U) /**< \brief (UART1) Receive Pointer Register */ + #define REG_UART1_RCR (*(__IO uint32_t*)0x400E0904U) /**< \brief (UART1) Receive Counter Register */ + #define REG_UART1_TPR (*(__IO uint32_t*)0x400E0908U) /**< \brief (UART1) Transmit Pointer Register */ + #define REG_UART1_TCR (*(__IO uint32_t*)0x400E090CU) /**< \brief (UART1) Transmit Counter Register */ + #define REG_UART1_RNPR (*(__IO uint32_t*)0x400E0910U) /**< \brief (UART1) Receive Next Pointer Register */ + #define REG_UART1_RNCR (*(__IO uint32_t*)0x400E0914U) /**< \brief (UART1) Receive Next Counter Register */ + #define REG_UART1_TNPR (*(__IO uint32_t*)0x400E0918U) /**< \brief (UART1) Transmit Next Pointer Register */ + #define REG_UART1_TNCR (*(__IO uint32_t*)0x400E091CU) /**< \brief (UART1) Transmit Next Counter Register */ + #define REG_UART1_PTCR (*(__O uint32_t*)0x400E0920U) /**< \brief (UART1) Transfer Control Register */ + #define REG_UART1_PTSR (*(__I uint32_t*)0x400E0924U) /**< \brief (UART1) Transfer Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_UART1_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_udp.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_udp.h new file mode 100644 index 0000000..c150993 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_udp.h @@ -0,0 +1,67 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_UDP_INSTANCE_ +#define _SAM4S_UDP_INSTANCE_ + +/* ========== Register definition for UDP peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_UDP_FRM_NUM (0x40034000U) /**< \brief (UDP) Frame Number Register */ + #define REG_UDP_GLB_STAT (0x40034004U) /**< \brief (UDP) Global State Register */ + #define REG_UDP_FADDR (0x40034008U) /**< \brief (UDP) Function Address Register */ + #define REG_UDP_IER (0x40034010U) /**< \brief (UDP) Interrupt Enable Register */ + #define REG_UDP_IDR (0x40034014U) /**< \brief (UDP) Interrupt Disable Register */ + #define REG_UDP_IMR (0x40034018U) /**< \brief (UDP) Interrupt Mask Register */ + #define REG_UDP_ISR (0x4003401CU) /**< \brief (UDP) Interrupt Status Register */ + #define REG_UDP_ICR (0x40034020U) /**< \brief (UDP) Interrupt Clear Register */ + #define REG_UDP_RST_EP (0x40034028U) /**< \brief (UDP) Reset Endpoint Register */ + #define REG_UDP_CSR (0x40034030U) /**< \brief (UDP) Endpoint Control and Status Register */ + #define REG_UDP_FDR (0x40034050U) /**< \brief (UDP) Endpoint FIFO Data Register */ + #define REG_UDP_TXVC (0x40034074U) /**< \brief (UDP) Transceiver Control Register */ +#else + #define REG_UDP_FRM_NUM (*(__I uint32_t*)0x40034000U) /**< \brief (UDP) Frame Number Register */ + #define REG_UDP_GLB_STAT (*(__IO uint32_t*)0x40034004U) /**< \brief (UDP) Global State Register */ + #define REG_UDP_FADDR (*(__IO uint32_t*)0x40034008U) /**< \brief (UDP) Function Address Register */ + #define REG_UDP_IER (*(__O uint32_t*)0x40034010U) /**< \brief (UDP) Interrupt Enable Register */ + #define REG_UDP_IDR (*(__O uint32_t*)0x40034014U) /**< \brief (UDP) Interrupt Disable Register */ + #define REG_UDP_IMR (*(__I uint32_t*)0x40034018U) /**< \brief (UDP) Interrupt Mask Register */ + #define REG_UDP_ISR (*(__I uint32_t*)0x4003401CU) /**< \brief (UDP) Interrupt Status Register */ + #define REG_UDP_ICR (*(__O uint32_t*)0x40034020U) /**< \brief (UDP) Interrupt Clear Register */ + #define REG_UDP_RST_EP (*(__IO uint32_t*)0x40034028U) /**< \brief (UDP) Reset Endpoint Register */ + #define REG_UDP_CSR (*(__IO uint32_t*)0x40034030U) /**< \brief (UDP) Endpoint Control and Status Register */ + #define REG_UDP_FDR (*(__IO uint32_t*)0x40034050U) /**< \brief (UDP) Endpoint FIFO Data Register */ + #define REG_UDP_TXVC (*(__IO uint32_t*)0x40034074U) /**< \brief (UDP) Transceiver Control Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_UDP_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_usart0.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_usart0.h new file mode 100644 index 0000000..ace03d4 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_usart0.h @@ -0,0 +1,99 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_USART0_INSTANCE_ +#define _SAM4S_USART0_INSTANCE_ + +/* ========== Register definition for USART0 peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_USART0_CR (0x40024000U) /**< \brief (USART0) Control Register */ + #define REG_USART0_MR (0x40024004U) /**< \brief (USART0) Mode Register */ + #define REG_USART0_IER (0x40024008U) /**< \brief (USART0) Interrupt Enable Register */ + #define REG_USART0_IDR (0x4002400CU) /**< \brief (USART0) Interrupt Disable Register */ + #define REG_USART0_IMR (0x40024010U) /**< \brief (USART0) Interrupt Mask Register */ + #define REG_USART0_CSR (0x40024014U) /**< \brief (USART0) Channel Status Register */ + #define REG_USART0_RHR (0x40024018U) /**< \brief (USART0) Receiver Holding Register */ + #define REG_USART0_THR (0x4002401CU) /**< \brief (USART0) Transmitter Holding Register */ + #define REG_USART0_BRGR (0x40024020U) /**< \brief (USART0) Baud Rate Generator Register */ + #define REG_USART0_RTOR (0x40024024U) /**< \brief (USART0) Receiver Time-out Register */ + #define REG_USART0_TTGR (0x40024028U) /**< \brief (USART0) Transmitter Timeguard Register */ + #define REG_USART0_FIDI (0x40024040U) /**< \brief (USART0) FI DI Ratio Register */ + #define REG_USART0_NER (0x40024044U) /**< \brief (USART0) Number of Errors Register */ + #define REG_USART0_IF (0x4002404CU) /**< \brief (USART0) IrDA Filter Register */ + #define REG_USART0_MAN (0x40024050U) /**< \brief (USART0) Manchester Encoder Decoder Register */ + #define REG_USART0_WPMR (0x400240E4U) /**< \brief (USART0) Write Protect Mode Register */ + #define REG_USART0_WPSR (0x400240E8U) /**< \brief (USART0) Write Protect Status Register */ + #define REG_USART0_VERSION (0x400240FCU) /**< \brief (USART0) Version Register */ + #define REG_USART0_RPR (0x40024100U) /**< \brief (USART0) Receive Pointer Register */ + #define REG_USART0_RCR (0x40024104U) /**< \brief (USART0) Receive Counter Register */ + #define REG_USART0_TPR (0x40024108U) /**< \brief (USART0) Transmit Pointer Register */ + #define REG_USART0_TCR (0x4002410CU) /**< \brief (USART0) Transmit Counter Register */ + #define REG_USART0_RNPR (0x40024110U) /**< \brief (USART0) Receive Next Pointer Register */ + #define REG_USART0_RNCR (0x40024114U) /**< \brief (USART0) Receive Next Counter Register */ + #define REG_USART0_TNPR (0x40024118U) /**< \brief (USART0) Transmit Next Pointer Register */ + #define REG_USART0_TNCR (0x4002411CU) /**< \brief (USART0) Transmit Next Counter Register */ + #define REG_USART0_PTCR (0x40024120U) /**< \brief (USART0) Transfer Control Register */ + #define REG_USART0_PTSR (0x40024124U) /**< \brief (USART0) Transfer Status Register */ +#else + #define REG_USART0_CR (*(__O uint32_t*)0x40024000U) /**< \brief (USART0) Control Register */ + #define REG_USART0_MR (*(__IO uint32_t*)0x40024004U) /**< \brief (USART0) Mode Register */ + #define REG_USART0_IER (*(__O uint32_t*)0x40024008U) /**< \brief (USART0) Interrupt Enable Register */ + #define REG_USART0_IDR (*(__O uint32_t*)0x4002400CU) /**< \brief (USART0) Interrupt Disable Register */ + #define REG_USART0_IMR (*(__I uint32_t*)0x40024010U) /**< \brief (USART0) Interrupt Mask Register */ + #define REG_USART0_CSR (*(__I uint32_t*)0x40024014U) /**< \brief (USART0) Channel Status Register */ + #define REG_USART0_RHR (*(__I uint32_t*)0x40024018U) /**< \brief (USART0) Receiver Holding Register */ + #define REG_USART0_THR (*(__O uint32_t*)0x4002401CU) /**< \brief (USART0) Transmitter Holding Register */ + #define REG_USART0_BRGR (*(__IO uint32_t*)0x40024020U) /**< \brief (USART0) Baud Rate Generator Register */ + #define REG_USART0_RTOR (*(__IO uint32_t*)0x40024024U) /**< \brief (USART0) Receiver Time-out Register */ + #define REG_USART0_TTGR (*(__IO uint32_t*)0x40024028U) /**< \brief (USART0) Transmitter Timeguard Register */ + #define REG_USART0_FIDI (*(__IO uint32_t*)0x40024040U) /**< \brief (USART0) FI DI Ratio Register */ + #define REG_USART0_NER (*(__I uint32_t*)0x40024044U) /**< \brief (USART0) Number of Errors Register */ + #define REG_USART0_IF (*(__IO uint32_t*)0x4002404CU) /**< \brief (USART0) IrDA Filter Register */ + #define REG_USART0_MAN (*(__IO uint32_t*)0x40024050U) /**< \brief (USART0) Manchester Encoder Decoder Register */ + #define REG_USART0_WPMR (*(__IO uint32_t*)0x400240E4U) /**< \brief (USART0) Write Protect Mode Register */ + #define REG_USART0_WPSR (*(__I uint32_t*)0x400240E8U) /**< \brief (USART0) Write Protect Status Register */ + #define REG_USART0_VERSION (*(__I uint32_t*)0x400240FCU) /**< \brief (USART0) Version Register */ + #define REG_USART0_RPR (*(__IO uint32_t*)0x40024100U) /**< \brief (USART0) Receive Pointer Register */ + #define REG_USART0_RCR (*(__IO uint32_t*)0x40024104U) /**< \brief (USART0) Receive Counter Register */ + #define REG_USART0_TPR (*(__IO uint32_t*)0x40024108U) /**< \brief (USART0) Transmit Pointer Register */ + #define REG_USART0_TCR (*(__IO uint32_t*)0x4002410CU) /**< \brief (USART0) Transmit Counter Register */ + #define REG_USART0_RNPR (*(__IO uint32_t*)0x40024110U) /**< \brief (USART0) Receive Next Pointer Register */ + #define REG_USART0_RNCR (*(__IO uint32_t*)0x40024114U) /**< \brief (USART0) Receive Next Counter Register */ + #define REG_USART0_TNPR (*(__IO uint32_t*)0x40024118U) /**< \brief (USART0) Transmit Next Pointer Register */ + #define REG_USART0_TNCR (*(__IO uint32_t*)0x4002411CU) /**< \brief (USART0) Transmit Next Counter Register */ + #define REG_USART0_PTCR (*(__O uint32_t*)0x40024120U) /**< \brief (USART0) Transfer Control Register */ + #define REG_USART0_PTSR (*(__I uint32_t*)0x40024124U) /**< \brief (USART0) Transfer Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_USART0_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_usart1.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_usart1.h new file mode 100644 index 0000000..d790c52 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_usart1.h @@ -0,0 +1,99 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_USART1_INSTANCE_ +#define _SAM4S_USART1_INSTANCE_ + +/* ========== Register definition for USART1 peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_USART1_CR (0x40028000U) /**< \brief (USART1) Control Register */ + #define REG_USART1_MR (0x40028004U) /**< \brief (USART1) Mode Register */ + #define REG_USART1_IER (0x40028008U) /**< \brief (USART1) Interrupt Enable Register */ + #define REG_USART1_IDR (0x4002800CU) /**< \brief (USART1) Interrupt Disable Register */ + #define REG_USART1_IMR (0x40028010U) /**< \brief (USART1) Interrupt Mask Register */ + #define REG_USART1_CSR (0x40028014U) /**< \brief (USART1) Channel Status Register */ + #define REG_USART1_RHR (0x40028018U) /**< \brief (USART1) Receiver Holding Register */ + #define REG_USART1_THR (0x4002801CU) /**< \brief (USART1) Transmitter Holding Register */ + #define REG_USART1_BRGR (0x40028020U) /**< \brief (USART1) Baud Rate Generator Register */ + #define REG_USART1_RTOR (0x40028024U) /**< \brief (USART1) Receiver Time-out Register */ + #define REG_USART1_TTGR (0x40028028U) /**< \brief (USART1) Transmitter Timeguard Register */ + #define REG_USART1_FIDI (0x40028040U) /**< \brief (USART1) FI DI Ratio Register */ + #define REG_USART1_NER (0x40028044U) /**< \brief (USART1) Number of Errors Register */ + #define REG_USART1_IF (0x4002804CU) /**< \brief (USART1) IrDA Filter Register */ + #define REG_USART1_MAN (0x40028050U) /**< \brief (USART1) Manchester Encoder Decoder Register */ + #define REG_USART1_WPMR (0x400280E4U) /**< \brief (USART1) Write Protect Mode Register */ + #define REG_USART1_WPSR (0x400280E8U) /**< \brief (USART1) Write Protect Status Register */ + #define REG_USART1_VERSION (0x400280FCU) /**< \brief (USART1) Version Register */ + #define REG_USART1_RPR (0x40028100U) /**< \brief (USART1) Receive Pointer Register */ + #define REG_USART1_RCR (0x40028104U) /**< \brief (USART1) Receive Counter Register */ + #define REG_USART1_TPR (0x40028108U) /**< \brief (USART1) Transmit Pointer Register */ + #define REG_USART1_TCR (0x4002810CU) /**< \brief (USART1) Transmit Counter Register */ + #define REG_USART1_RNPR (0x40028110U) /**< \brief (USART1) Receive Next Pointer Register */ + #define REG_USART1_RNCR (0x40028114U) /**< \brief (USART1) Receive Next Counter Register */ + #define REG_USART1_TNPR (0x40028118U) /**< \brief (USART1) Transmit Next Pointer Register */ + #define REG_USART1_TNCR (0x4002811CU) /**< \brief (USART1) Transmit Next Counter Register */ + #define REG_USART1_PTCR (0x40028120U) /**< \brief (USART1) Transfer Control Register */ + #define REG_USART1_PTSR (0x40028124U) /**< \brief (USART1) Transfer Status Register */ +#else + #define REG_USART1_CR (*(__O uint32_t*)0x40028000U) /**< \brief (USART1) Control Register */ + #define REG_USART1_MR (*(__IO uint32_t*)0x40028004U) /**< \brief (USART1) Mode Register */ + #define REG_USART1_IER (*(__O uint32_t*)0x40028008U) /**< \brief (USART1) Interrupt Enable Register */ + #define REG_USART1_IDR (*(__O uint32_t*)0x4002800CU) /**< \brief (USART1) Interrupt Disable Register */ + #define REG_USART1_IMR (*(__I uint32_t*)0x40028010U) /**< \brief (USART1) Interrupt Mask Register */ + #define REG_USART1_CSR (*(__I uint32_t*)0x40028014U) /**< \brief (USART1) Channel Status Register */ + #define REG_USART1_RHR (*(__I uint32_t*)0x40028018U) /**< \brief (USART1) Receiver Holding Register */ + #define REG_USART1_THR (*(__O uint32_t*)0x4002801CU) /**< \brief (USART1) Transmitter Holding Register */ + #define REG_USART1_BRGR (*(__IO uint32_t*)0x40028020U) /**< \brief (USART1) Baud Rate Generator Register */ + #define REG_USART1_RTOR (*(__IO uint32_t*)0x40028024U) /**< \brief (USART1) Receiver Time-out Register */ + #define REG_USART1_TTGR (*(__IO uint32_t*)0x40028028U) /**< \brief (USART1) Transmitter Timeguard Register */ + #define REG_USART1_FIDI (*(__IO uint32_t*)0x40028040U) /**< \brief (USART1) FI DI Ratio Register */ + #define REG_USART1_NER (*(__I uint32_t*)0x40028044U) /**< \brief (USART1) Number of Errors Register */ + #define REG_USART1_IF (*(__IO uint32_t*)0x4002804CU) /**< \brief (USART1) IrDA Filter Register */ + #define REG_USART1_MAN (*(__IO uint32_t*)0x40028050U) /**< \brief (USART1) Manchester Encoder Decoder Register */ + #define REG_USART1_WPMR (*(__IO uint32_t*)0x400280E4U) /**< \brief (USART1) Write Protect Mode Register */ + #define REG_USART1_WPSR (*(__I uint32_t*)0x400280E8U) /**< \brief (USART1) Write Protect Status Register */ + #define REG_USART1_VERSION (*(__I uint32_t*)0x400280FCU) /**< \brief (USART1) Version Register */ + #define REG_USART1_RPR (*(__IO uint32_t*)0x40028100U) /**< \brief (USART1) Receive Pointer Register */ + #define REG_USART1_RCR (*(__IO uint32_t*)0x40028104U) /**< \brief (USART1) Receive Counter Register */ + #define REG_USART1_TPR (*(__IO uint32_t*)0x40028108U) /**< \brief (USART1) Transmit Pointer Register */ + #define REG_USART1_TCR (*(__IO uint32_t*)0x4002810CU) /**< \brief (USART1) Transmit Counter Register */ + #define REG_USART1_RNPR (*(__IO uint32_t*)0x40028110U) /**< \brief (USART1) Receive Next Pointer Register */ + #define REG_USART1_RNCR (*(__IO uint32_t*)0x40028114U) /**< \brief (USART1) Receive Next Counter Register */ + #define REG_USART1_TNPR (*(__IO uint32_t*)0x40028118U) /**< \brief (USART1) Transmit Next Pointer Register */ + #define REG_USART1_TNCR (*(__IO uint32_t*)0x4002811CU) /**< \brief (USART1) Transmit Next Counter Register */ + #define REG_USART1_PTCR (*(__O uint32_t*)0x40028120U) /**< \brief (USART1) Transfer Control Register */ + #define REG_USART1_PTSR (*(__I uint32_t*)0x40028124U) /**< \brief (USART1) Transfer Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_USART1_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_wdt.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_wdt.h new file mode 100644 index 0000000..c3fa6ec --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/instance/instance_wdt.h @@ -0,0 +1,49 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_WDT_INSTANCE_ +#define _SAM4S_WDT_INSTANCE_ + +/* ========== Register definition for WDT peripheral ========== */ +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) + #define REG_WDT_CR (0x400E1450U) /**< \brief (WDT) Control Register */ + #define REG_WDT_MR (0x400E1454U) /**< \brief (WDT) Mode Register */ + #define REG_WDT_SR (0x400E1458U) /**< \brief (WDT) Status Register */ +#else + #define REG_WDT_CR (*(__O uint32_t*)0x400E1450U) /**< \brief (WDT) Control Register */ + #define REG_WDT_MR (*(__IO uint32_t*)0x400E1454U) /**< \brief (WDT) Mode Register */ + #define REG_WDT_SR (*(__I uint32_t*)0x400E1458U) /**< \brief (WDT) Status Register */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ + +#endif /* _SAM4S_WDT_INSTANCE_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s16b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s16b.h new file mode 100644 index 0000000..cc6815d --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s16b.h @@ -0,0 +1,286 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S16B_PIO_ +#define _SAM4S16B_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 + +#endif /* _SAM4S16B_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s16c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s16c.h new file mode 100644 index 0000000..88e0809 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s16c.h @@ -0,0 +1,404 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S16C_PIO_ +#define _SAM4S16C_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +#define PIO_PC0 (1u << 0) /**< \brief Pin Controlled by PC0 */ +#define PIO_PC1 (1u << 1) /**< \brief Pin Controlled by PC1 */ +#define PIO_PC2 (1u << 2) /**< \brief Pin Controlled by PC2 */ +#define PIO_PC3 (1u << 3) /**< \brief Pin Controlled by PC3 */ +#define PIO_PC4 (1u << 4) /**< \brief Pin Controlled by PC4 */ +#define PIO_PC5 (1u << 5) /**< \brief Pin Controlled by PC5 */ +#define PIO_PC6 (1u << 6) /**< \brief Pin Controlled by PC6 */ +#define PIO_PC7 (1u << 7) /**< \brief Pin Controlled by PC7 */ +#define PIO_PC8 (1u << 8) /**< \brief Pin Controlled by PC8 */ +#define PIO_PC9 (1u << 9) /**< \brief Pin Controlled by PC9 */ +#define PIO_PC10 (1u << 10) /**< \brief Pin Controlled by PC10 */ +#define PIO_PC11 (1u << 11) /**< \brief Pin Controlled by PC11 */ +#define PIO_PC12 (1u << 12) /**< \brief Pin Controlled by PC12 */ +#define PIO_PC13 (1u << 13) /**< \brief Pin Controlled by PC13 */ +#define PIO_PC14 (1u << 14) /**< \brief Pin Controlled by PC14 */ +#define PIO_PC15 (1u << 15) /**< \brief Pin Controlled by PC15 */ +#define PIO_PC16 (1u << 16) /**< \brief Pin Controlled by PC16 */ +#define PIO_PC17 (1u << 17) /**< \brief Pin Controlled by PC17 */ +#define PIO_PC18 (1u << 18) /**< \brief Pin Controlled by PC18 */ +#define PIO_PC19 (1u << 19) /**< \brief Pin Controlled by PC19 */ +#define PIO_PC20 (1u << 20) /**< \brief Pin Controlled by PC20 */ +#define PIO_PC21 (1u << 21) /**< \brief Pin Controlled by PC21 */ +#define PIO_PC22 (1u << 22) /**< \brief Pin Controlled by PC22 */ +#define PIO_PC23 (1u << 23) /**< \brief Pin Controlled by PC23 */ +#define PIO_PC24 (1u << 24) /**< \brief Pin Controlled by PC24 */ +#define PIO_PC25 (1u << 25) /**< \brief Pin Controlled by PC25 */ +#define PIO_PC26 (1u << 26) /**< \brief Pin Controlled by PC26 */ +#define PIO_PC27 (1u << 27) /**< \brief Pin Controlled by PC27 */ +#define PIO_PC28 (1u << 28) /**< \brief Pin Controlled by PC28 */ +#define PIO_PC29 (1u << 29) /**< \brief Pin Controlled by PC29 */ +#define PIO_PC30 (1u << 30) /**< \brief Pin Controlled by PC30 */ +#define PIO_PC31 (1u << 31) /**< \brief Pin Controlled by PC31 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for EBI peripheral ========== */ +#define PIO_PC18A_A0 (1u << 18) /**< \brief Ebi signal: A0 */ +#define PIO_PC19A_A1 (1u << 19) /**< \brief Ebi signal: A1 */ +#define PIO_PC28A_A10 (1u << 28) /**< \brief Ebi signal: A10 */ +#define PIO_PC29A_A11 (1u << 29) /**< \brief Ebi signal: A11 */ +#define PIO_PC30A_A12 (1u << 30) /**< \brief Ebi signal: A12 */ +#define PIO_PC31A_A13 (1u << 31) /**< \brief Ebi signal: A13 */ +#define PIO_PA18C_A14 (1u << 18) /**< \brief Ebi signal: A14 */ +#define PIO_PA19C_A15 (1u << 19) /**< \brief Ebi signal: A15 */ +#define PIO_PA20C_A16 (1u << 20) /**< \brief Ebi signal: A16 */ +#define PIO_PA0C_A17 (1u << 0) /**< \brief Ebi signal: A17 */ +#define PIO_PA1C_A18 (1u << 1) /**< \brief Ebi signal: A18 */ +#define PIO_PA23C_A19 (1u << 23) /**< \brief Ebi signal: A19 */ +#define PIO_PC20A_A2 (1u << 20) /**< \brief Ebi signal: A2 */ +#define PIO_PA24C_A20 (1u << 24) /**< \brief Ebi signal: A20 */ +#define PIO_PC16A_A21 (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC16A_NANDALE (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC17A_A22 (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PC17A_NANDCLE (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PA25C_A23 (1u << 25) /**< \brief Ebi signal: A23 */ +#define PIO_PC21A_A3 (1u << 21) /**< \brief Ebi signal: A3 */ +#define PIO_PC22A_A4 (1u << 22) /**< \brief Ebi signal: A4 */ +#define PIO_PC23A_A5 (1u << 23) /**< \brief Ebi signal: A5 */ +#define PIO_PC24A_A6 (1u << 24) /**< \brief Ebi signal: A6 */ +#define PIO_PC25A_A7 (1u << 25) /**< \brief Ebi signal: A7 */ +#define PIO_PC26A_A8 (1u << 26) /**< \brief Ebi signal: A8 */ +#define PIO_PC27A_A9 (1u << 27) /**< \brief Ebi signal: A9 */ +#define PIO_PC0A_D0 (1u << 0) /**< \brief Ebi signal: D0 */ +#define PIO_PC1A_D1 (1u << 1) /**< \brief Ebi signal: D1 */ +#define PIO_PC2A_D2 (1u << 2) /**< \brief Ebi signal: D2 */ +#define PIO_PC3A_D3 (1u << 3) /**< \brief Ebi signal: D3 */ +#define PIO_PC4A_D4 (1u << 4) /**< \brief Ebi signal: D4 */ +#define PIO_PC5A_D5 (1u << 5) /**< \brief Ebi signal: D5 */ +#define PIO_PC6A_D6 (1u << 6) /**< \brief Ebi signal: D6 */ +#define PIO_PC7A_D7 (1u << 7) /**< \brief Ebi signal: D7 */ +#define PIO_PC9A_NANDOE (1u << 9) /**< \brief Ebi signal: NANDOE */ +#define PIO_PC10A_NANDWE (1u << 10) /**< \brief Ebi signal: NANDWE */ +#define PIO_PC14A_NCS0 (1u << 14) /**< \brief Ebi signal: NCS0 */ +#define PIO_PC15A_NCS1 (1u << 15) /**< \brief Ebi signal: NCS1 */ +#define PIO_PA22C_NCS2 (1u << 22) /**< \brief Ebi signal: NCS2 */ +#define PIO_PC12A_NCS3 (1u << 12) /**< \brief Ebi signal: NCS3 */ +#define PIO_PC11A_NRD (1u << 11) /**< \brief Ebi signal: NRD */ +#define PIO_PC13A_NWAIT (1u << 13) /**< \brief Ebi signal: NWAIT */ +#define PIO_PC8A_NWE (1u << 8) /**< \brief Ebi signal: NWE */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TC1 peripheral ========== */ +#define PIO_PC25B_TCLK3 (1u << 25) /**< \brief Tc1 signal: TCLK3 */ +#define PIO_PC28B_TCLK4 (1u << 28) /**< \brief Tc1 signal: TCLK4 */ +#define PIO_PC31B_TCLK5 (1u << 31) /**< \brief Tc1 signal: TCLK5 */ +#define PIO_PC23B_TIOA3 (1u << 23) /**< \brief Tc1 signal: TIOA3 */ +#define PIO_PC26B_TIOA4 (1u << 26) /**< \brief Tc1 signal: TIOA4 */ +#define PIO_PC29B_TIOA5 (1u << 29) /**< \brief Tc1 signal: TIOA5 */ +#define PIO_PC24B_TIOB3 (1u << 24) /**< \brief Tc1 signal: TIOB3 */ +#define PIO_PC27B_TIOB4 (1u << 27) /**< \brief Tc1 signal: TIOB4 */ +#define PIO_PC30B_TIOB5 (1u << 30) /**< \brief Tc1 signal: TIOB5 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 +#define PIO_PC0_IDX 64 +#define PIO_PC1_IDX 65 +#define PIO_PC2_IDX 66 +#define PIO_PC3_IDX 67 +#define PIO_PC4_IDX 68 +#define PIO_PC5_IDX 69 +#define PIO_PC6_IDX 70 +#define PIO_PC7_IDX 71 +#define PIO_PC8_IDX 72 +#define PIO_PC9_IDX 73 +#define PIO_PC10_IDX 74 +#define PIO_PC11_IDX 75 +#define PIO_PC12_IDX 76 +#define PIO_PC13_IDX 77 +#define PIO_PC14_IDX 78 +#define PIO_PC15_IDX 79 +#define PIO_PC16_IDX 80 +#define PIO_PC17_IDX 81 +#define PIO_PC18_IDX 82 +#define PIO_PC19_IDX 83 +#define PIO_PC20_IDX 84 +#define PIO_PC21_IDX 85 +#define PIO_PC22_IDX 86 +#define PIO_PC23_IDX 87 +#define PIO_PC24_IDX 88 +#define PIO_PC25_IDX 89 +#define PIO_PC26_IDX 90 +#define PIO_PC27_IDX 91 +#define PIO_PC28_IDX 92 +#define PIO_PC29_IDX 93 +#define PIO_PC30_IDX 94 +#define PIO_PC31_IDX 95 + +#endif /* _SAM4S16C_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2a.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2a.h new file mode 100644 index 0000000..c0afc4a --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2a.h @@ -0,0 +1,239 @@ +/** + * \file + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S2A_PIO_ +#define _SAM4S2A_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 + +#endif /* _SAM4S2A_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2b.h new file mode 100644 index 0000000..914d728 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2b.h @@ -0,0 +1,286 @@ +/** + * \file + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S2B_PIO_ +#define _SAM4S2B_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 + +#endif /* _SAM4S2B_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2c.h new file mode 100644 index 0000000..9ca473d --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s2c.h @@ -0,0 +1,404 @@ +/** + * \file + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S2C_PIO_ +#define _SAM4S2C_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +#define PIO_PC0 (1u << 0) /**< \brief Pin Controlled by PC0 */ +#define PIO_PC1 (1u << 1) /**< \brief Pin Controlled by PC1 */ +#define PIO_PC2 (1u << 2) /**< \brief Pin Controlled by PC2 */ +#define PIO_PC3 (1u << 3) /**< \brief Pin Controlled by PC3 */ +#define PIO_PC4 (1u << 4) /**< \brief Pin Controlled by PC4 */ +#define PIO_PC5 (1u << 5) /**< \brief Pin Controlled by PC5 */ +#define PIO_PC6 (1u << 6) /**< \brief Pin Controlled by PC6 */ +#define PIO_PC7 (1u << 7) /**< \brief Pin Controlled by PC7 */ +#define PIO_PC8 (1u << 8) /**< \brief Pin Controlled by PC8 */ +#define PIO_PC9 (1u << 9) /**< \brief Pin Controlled by PC9 */ +#define PIO_PC10 (1u << 10) /**< \brief Pin Controlled by PC10 */ +#define PIO_PC11 (1u << 11) /**< \brief Pin Controlled by PC11 */ +#define PIO_PC12 (1u << 12) /**< \brief Pin Controlled by PC12 */ +#define PIO_PC13 (1u << 13) /**< \brief Pin Controlled by PC13 */ +#define PIO_PC14 (1u << 14) /**< \brief Pin Controlled by PC14 */ +#define PIO_PC15 (1u << 15) /**< \brief Pin Controlled by PC15 */ +#define PIO_PC16 (1u << 16) /**< \brief Pin Controlled by PC16 */ +#define PIO_PC17 (1u << 17) /**< \brief Pin Controlled by PC17 */ +#define PIO_PC18 (1u << 18) /**< \brief Pin Controlled by PC18 */ +#define PIO_PC19 (1u << 19) /**< \brief Pin Controlled by PC19 */ +#define PIO_PC20 (1u << 20) /**< \brief Pin Controlled by PC20 */ +#define PIO_PC21 (1u << 21) /**< \brief Pin Controlled by PC21 */ +#define PIO_PC22 (1u << 22) /**< \brief Pin Controlled by PC22 */ +#define PIO_PC23 (1u << 23) /**< \brief Pin Controlled by PC23 */ +#define PIO_PC24 (1u << 24) /**< \brief Pin Controlled by PC24 */ +#define PIO_PC25 (1u << 25) /**< \brief Pin Controlled by PC25 */ +#define PIO_PC26 (1u << 26) /**< \brief Pin Controlled by PC26 */ +#define PIO_PC27 (1u << 27) /**< \brief Pin Controlled by PC27 */ +#define PIO_PC28 (1u << 28) /**< \brief Pin Controlled by PC28 */ +#define PIO_PC29 (1u << 29) /**< \brief Pin Controlled by PC29 */ +#define PIO_PC30 (1u << 30) /**< \brief Pin Controlled by PC30 */ +#define PIO_PC31 (1u << 31) /**< \brief Pin Controlled by PC31 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for EBI peripheral ========== */ +#define PIO_PC18A_A0 (1u << 18) /**< \brief Ebi signal: A0 */ +#define PIO_PC19A_A1 (1u << 19) /**< \brief Ebi signal: A1 */ +#define PIO_PC28A_A10 (1u << 28) /**< \brief Ebi signal: A10 */ +#define PIO_PC29A_A11 (1u << 29) /**< \brief Ebi signal: A11 */ +#define PIO_PC30A_A12 (1u << 30) /**< \brief Ebi signal: A12 */ +#define PIO_PC31A_A13 (1u << 31) /**< \brief Ebi signal: A13 */ +#define PIO_PA18C_A14 (1u << 18) /**< \brief Ebi signal: A14 */ +#define PIO_PA19C_A15 (1u << 19) /**< \brief Ebi signal: A15 */ +#define PIO_PA20C_A16 (1u << 20) /**< \brief Ebi signal: A16 */ +#define PIO_PA0C_A17 (1u << 0) /**< \brief Ebi signal: A17 */ +#define PIO_PA1C_A18 (1u << 1) /**< \brief Ebi signal: A18 */ +#define PIO_PA23C_A19 (1u << 23) /**< \brief Ebi signal: A19 */ +#define PIO_PC20A_A2 (1u << 20) /**< \brief Ebi signal: A2 */ +#define PIO_PA24C_A20 (1u << 24) /**< \brief Ebi signal: A20 */ +#define PIO_PC16A_A21 (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC16A_NANDALE (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC17A_A22 (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PC17A_NANDCLE (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PA25C_A23 (1u << 25) /**< \brief Ebi signal: A23 */ +#define PIO_PC21A_A3 (1u << 21) /**< \brief Ebi signal: A3 */ +#define PIO_PC22A_A4 (1u << 22) /**< \brief Ebi signal: A4 */ +#define PIO_PC23A_A5 (1u << 23) /**< \brief Ebi signal: A5 */ +#define PIO_PC24A_A6 (1u << 24) /**< \brief Ebi signal: A6 */ +#define PIO_PC25A_A7 (1u << 25) /**< \brief Ebi signal: A7 */ +#define PIO_PC26A_A8 (1u << 26) /**< \brief Ebi signal: A8 */ +#define PIO_PC27A_A9 (1u << 27) /**< \brief Ebi signal: A9 */ +#define PIO_PC0A_D0 (1u << 0) /**< \brief Ebi signal: D0 */ +#define PIO_PC1A_D1 (1u << 1) /**< \brief Ebi signal: D1 */ +#define PIO_PC2A_D2 (1u << 2) /**< \brief Ebi signal: D2 */ +#define PIO_PC3A_D3 (1u << 3) /**< \brief Ebi signal: D3 */ +#define PIO_PC4A_D4 (1u << 4) /**< \brief Ebi signal: D4 */ +#define PIO_PC5A_D5 (1u << 5) /**< \brief Ebi signal: D5 */ +#define PIO_PC6A_D6 (1u << 6) /**< \brief Ebi signal: D6 */ +#define PIO_PC7A_D7 (1u << 7) /**< \brief Ebi signal: D7 */ +#define PIO_PC9A_NANDOE (1u << 9) /**< \brief Ebi signal: NANDOE */ +#define PIO_PC10A_NANDWE (1u << 10) /**< \brief Ebi signal: NANDWE */ +#define PIO_PC14A_NCS0 (1u << 14) /**< \brief Ebi signal: NCS0 */ +#define PIO_PC15A_NCS1 (1u << 15) /**< \brief Ebi signal: NCS1 */ +#define PIO_PA22C_NCS2 (1u << 22) /**< \brief Ebi signal: NCS2 */ +#define PIO_PC12A_NCS3 (1u << 12) /**< \brief Ebi signal: NCS3 */ +#define PIO_PC11A_NRD (1u << 11) /**< \brief Ebi signal: NRD */ +#define PIO_PC13A_NWAIT (1u << 13) /**< \brief Ebi signal: NWAIT */ +#define PIO_PC8A_NWE (1u << 8) /**< \brief Ebi signal: NWE */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TC1 peripheral ========== */ +#define PIO_PC25B_TCLK3 (1u << 25) /**< \brief Tc1 signal: TCLK3 */ +#define PIO_PC28B_TCLK4 (1u << 28) /**< \brief Tc1 signal: TCLK4 */ +#define PIO_PC31B_TCLK5 (1u << 31) /**< \brief Tc1 signal: TCLK5 */ +#define PIO_PC23B_TIOA3 (1u << 23) /**< \brief Tc1 signal: TIOA3 */ +#define PIO_PC26B_TIOA4 (1u << 26) /**< \brief Tc1 signal: TIOA4 */ +#define PIO_PC29B_TIOA5 (1u << 29) /**< \brief Tc1 signal: TIOA5 */ +#define PIO_PC24B_TIOB3 (1u << 24) /**< \brief Tc1 signal: TIOB3 */ +#define PIO_PC27B_TIOB4 (1u << 27) /**< \brief Tc1 signal: TIOB4 */ +#define PIO_PC30B_TIOB5 (1u << 30) /**< \brief Tc1 signal: TIOB5 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 +#define PIO_PC0_IDX 64 +#define PIO_PC1_IDX 65 +#define PIO_PC2_IDX 66 +#define PIO_PC3_IDX 67 +#define PIO_PC4_IDX 68 +#define PIO_PC5_IDX 69 +#define PIO_PC6_IDX 70 +#define PIO_PC7_IDX 71 +#define PIO_PC8_IDX 72 +#define PIO_PC9_IDX 73 +#define PIO_PC10_IDX 74 +#define PIO_PC11_IDX 75 +#define PIO_PC12_IDX 76 +#define PIO_PC13_IDX 77 +#define PIO_PC14_IDX 78 +#define PIO_PC15_IDX 79 +#define PIO_PC16_IDX 80 +#define PIO_PC17_IDX 81 +#define PIO_PC18_IDX 82 +#define PIO_PC19_IDX 83 +#define PIO_PC20_IDX 84 +#define PIO_PC21_IDX 85 +#define PIO_PC22_IDX 86 +#define PIO_PC23_IDX 87 +#define PIO_PC24_IDX 88 +#define PIO_PC25_IDX 89 +#define PIO_PC26_IDX 90 +#define PIO_PC27_IDX 91 +#define PIO_PC28_IDX 92 +#define PIO_PC29_IDX 93 +#define PIO_PC30_IDX 94 +#define PIO_PC31_IDX 95 + +#endif /* _SAM4S2C_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4a.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4a.h new file mode 100644 index 0000000..7d6f070 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4a.h @@ -0,0 +1,239 @@ +/** + * \file + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S4A_PIO_ +#define _SAM4S4A_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 + +#endif /* _SAM4S4A_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4b.h new file mode 100644 index 0000000..58e3052 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4b.h @@ -0,0 +1,286 @@ +/** + * \file + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S4B_PIO_ +#define _SAM4S4B_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 + +#endif /* _SAM4S4B_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4c.h new file mode 100644 index 0000000..379b8d4 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s4c.h @@ -0,0 +1,404 @@ +/** + * \file + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S4C_PIO_ +#define _SAM4S4C_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +#define PIO_PC0 (1u << 0) /**< \brief Pin Controlled by PC0 */ +#define PIO_PC1 (1u << 1) /**< \brief Pin Controlled by PC1 */ +#define PIO_PC2 (1u << 2) /**< \brief Pin Controlled by PC2 */ +#define PIO_PC3 (1u << 3) /**< \brief Pin Controlled by PC3 */ +#define PIO_PC4 (1u << 4) /**< \brief Pin Controlled by PC4 */ +#define PIO_PC5 (1u << 5) /**< \brief Pin Controlled by PC5 */ +#define PIO_PC6 (1u << 6) /**< \brief Pin Controlled by PC6 */ +#define PIO_PC7 (1u << 7) /**< \brief Pin Controlled by PC7 */ +#define PIO_PC8 (1u << 8) /**< \brief Pin Controlled by PC8 */ +#define PIO_PC9 (1u << 9) /**< \brief Pin Controlled by PC9 */ +#define PIO_PC10 (1u << 10) /**< \brief Pin Controlled by PC10 */ +#define PIO_PC11 (1u << 11) /**< \brief Pin Controlled by PC11 */ +#define PIO_PC12 (1u << 12) /**< \brief Pin Controlled by PC12 */ +#define PIO_PC13 (1u << 13) /**< \brief Pin Controlled by PC13 */ +#define PIO_PC14 (1u << 14) /**< \brief Pin Controlled by PC14 */ +#define PIO_PC15 (1u << 15) /**< \brief Pin Controlled by PC15 */ +#define PIO_PC16 (1u << 16) /**< \brief Pin Controlled by PC16 */ +#define PIO_PC17 (1u << 17) /**< \brief Pin Controlled by PC17 */ +#define PIO_PC18 (1u << 18) /**< \brief Pin Controlled by PC18 */ +#define PIO_PC19 (1u << 19) /**< \brief Pin Controlled by PC19 */ +#define PIO_PC20 (1u << 20) /**< \brief Pin Controlled by PC20 */ +#define PIO_PC21 (1u << 21) /**< \brief Pin Controlled by PC21 */ +#define PIO_PC22 (1u << 22) /**< \brief Pin Controlled by PC22 */ +#define PIO_PC23 (1u << 23) /**< \brief Pin Controlled by PC23 */ +#define PIO_PC24 (1u << 24) /**< \brief Pin Controlled by PC24 */ +#define PIO_PC25 (1u << 25) /**< \brief Pin Controlled by PC25 */ +#define PIO_PC26 (1u << 26) /**< \brief Pin Controlled by PC26 */ +#define PIO_PC27 (1u << 27) /**< \brief Pin Controlled by PC27 */ +#define PIO_PC28 (1u << 28) /**< \brief Pin Controlled by PC28 */ +#define PIO_PC29 (1u << 29) /**< \brief Pin Controlled by PC29 */ +#define PIO_PC30 (1u << 30) /**< \brief Pin Controlled by PC30 */ +#define PIO_PC31 (1u << 31) /**< \brief Pin Controlled by PC31 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for EBI peripheral ========== */ +#define PIO_PC18A_A0 (1u << 18) /**< \brief Ebi signal: A0 */ +#define PIO_PC19A_A1 (1u << 19) /**< \brief Ebi signal: A1 */ +#define PIO_PC28A_A10 (1u << 28) /**< \brief Ebi signal: A10 */ +#define PIO_PC29A_A11 (1u << 29) /**< \brief Ebi signal: A11 */ +#define PIO_PC30A_A12 (1u << 30) /**< \brief Ebi signal: A12 */ +#define PIO_PC31A_A13 (1u << 31) /**< \brief Ebi signal: A13 */ +#define PIO_PA18C_A14 (1u << 18) /**< \brief Ebi signal: A14 */ +#define PIO_PA19C_A15 (1u << 19) /**< \brief Ebi signal: A15 */ +#define PIO_PA20C_A16 (1u << 20) /**< \brief Ebi signal: A16 */ +#define PIO_PA0C_A17 (1u << 0) /**< \brief Ebi signal: A17 */ +#define PIO_PA1C_A18 (1u << 1) /**< \brief Ebi signal: A18 */ +#define PIO_PA23C_A19 (1u << 23) /**< \brief Ebi signal: A19 */ +#define PIO_PC20A_A2 (1u << 20) /**< \brief Ebi signal: A2 */ +#define PIO_PA24C_A20 (1u << 24) /**< \brief Ebi signal: A20 */ +#define PIO_PC16A_A21 (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC16A_NANDALE (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC17A_A22 (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PC17A_NANDCLE (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PA25C_A23 (1u << 25) /**< \brief Ebi signal: A23 */ +#define PIO_PC21A_A3 (1u << 21) /**< \brief Ebi signal: A3 */ +#define PIO_PC22A_A4 (1u << 22) /**< \brief Ebi signal: A4 */ +#define PIO_PC23A_A5 (1u << 23) /**< \brief Ebi signal: A5 */ +#define PIO_PC24A_A6 (1u << 24) /**< \brief Ebi signal: A6 */ +#define PIO_PC25A_A7 (1u << 25) /**< \brief Ebi signal: A7 */ +#define PIO_PC26A_A8 (1u << 26) /**< \brief Ebi signal: A8 */ +#define PIO_PC27A_A9 (1u << 27) /**< \brief Ebi signal: A9 */ +#define PIO_PC0A_D0 (1u << 0) /**< \brief Ebi signal: D0 */ +#define PIO_PC1A_D1 (1u << 1) /**< \brief Ebi signal: D1 */ +#define PIO_PC2A_D2 (1u << 2) /**< \brief Ebi signal: D2 */ +#define PIO_PC3A_D3 (1u << 3) /**< \brief Ebi signal: D3 */ +#define PIO_PC4A_D4 (1u << 4) /**< \brief Ebi signal: D4 */ +#define PIO_PC5A_D5 (1u << 5) /**< \brief Ebi signal: D5 */ +#define PIO_PC6A_D6 (1u << 6) /**< \brief Ebi signal: D6 */ +#define PIO_PC7A_D7 (1u << 7) /**< \brief Ebi signal: D7 */ +#define PIO_PC9A_NANDOE (1u << 9) /**< \brief Ebi signal: NANDOE */ +#define PIO_PC10A_NANDWE (1u << 10) /**< \brief Ebi signal: NANDWE */ +#define PIO_PC14A_NCS0 (1u << 14) /**< \brief Ebi signal: NCS0 */ +#define PIO_PC15A_NCS1 (1u << 15) /**< \brief Ebi signal: NCS1 */ +#define PIO_PA22C_NCS2 (1u << 22) /**< \brief Ebi signal: NCS2 */ +#define PIO_PC12A_NCS3 (1u << 12) /**< \brief Ebi signal: NCS3 */ +#define PIO_PC11A_NRD (1u << 11) /**< \brief Ebi signal: NRD */ +#define PIO_PC13A_NWAIT (1u << 13) /**< \brief Ebi signal: NWAIT */ +#define PIO_PC8A_NWE (1u << 8) /**< \brief Ebi signal: NWE */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TC1 peripheral ========== */ +#define PIO_PC25B_TCLK3 (1u << 25) /**< \brief Tc1 signal: TCLK3 */ +#define PIO_PC28B_TCLK4 (1u << 28) /**< \brief Tc1 signal: TCLK4 */ +#define PIO_PC31B_TCLK5 (1u << 31) /**< \brief Tc1 signal: TCLK5 */ +#define PIO_PC23B_TIOA3 (1u << 23) /**< \brief Tc1 signal: TIOA3 */ +#define PIO_PC26B_TIOA4 (1u << 26) /**< \brief Tc1 signal: TIOA4 */ +#define PIO_PC29B_TIOA5 (1u << 29) /**< \brief Tc1 signal: TIOA5 */ +#define PIO_PC24B_TIOB3 (1u << 24) /**< \brief Tc1 signal: TIOB3 */ +#define PIO_PC27B_TIOB4 (1u << 27) /**< \brief Tc1 signal: TIOB4 */ +#define PIO_PC30B_TIOB5 (1u << 30) /**< \brief Tc1 signal: TIOB5 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 +#define PIO_PC0_IDX 64 +#define PIO_PC1_IDX 65 +#define PIO_PC2_IDX 66 +#define PIO_PC3_IDX 67 +#define PIO_PC4_IDX 68 +#define PIO_PC5_IDX 69 +#define PIO_PC6_IDX 70 +#define PIO_PC7_IDX 71 +#define PIO_PC8_IDX 72 +#define PIO_PC9_IDX 73 +#define PIO_PC10_IDX 74 +#define PIO_PC11_IDX 75 +#define PIO_PC12_IDX 76 +#define PIO_PC13_IDX 77 +#define PIO_PC14_IDX 78 +#define PIO_PC15_IDX 79 +#define PIO_PC16_IDX 80 +#define PIO_PC17_IDX 81 +#define PIO_PC18_IDX 82 +#define PIO_PC19_IDX 83 +#define PIO_PC20_IDX 84 +#define PIO_PC21_IDX 85 +#define PIO_PC22_IDX 86 +#define PIO_PC23_IDX 87 +#define PIO_PC24_IDX 88 +#define PIO_PC25_IDX 89 +#define PIO_PC26_IDX 90 +#define PIO_PC27_IDX 91 +#define PIO_PC28_IDX 92 +#define PIO_PC29_IDX 93 +#define PIO_PC30_IDX 94 +#define PIO_PC31_IDX 95 + +#endif /* _SAM4S4C_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s8b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s8b.h new file mode 100644 index 0000000..bc1ec48 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s8b.h @@ -0,0 +1,286 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S8B_PIO_ +#define _SAM4S8B_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 + +#endif /* _SAM4S8B_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s8c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s8c.h new file mode 100644 index 0000000..00e56ec --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4s8c.h @@ -0,0 +1,404 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S8C_PIO_ +#define _SAM4S8C_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +#define PIO_PC0 (1u << 0) /**< \brief Pin Controlled by PC0 */ +#define PIO_PC1 (1u << 1) /**< \brief Pin Controlled by PC1 */ +#define PIO_PC2 (1u << 2) /**< \brief Pin Controlled by PC2 */ +#define PIO_PC3 (1u << 3) /**< \brief Pin Controlled by PC3 */ +#define PIO_PC4 (1u << 4) /**< \brief Pin Controlled by PC4 */ +#define PIO_PC5 (1u << 5) /**< \brief Pin Controlled by PC5 */ +#define PIO_PC6 (1u << 6) /**< \brief Pin Controlled by PC6 */ +#define PIO_PC7 (1u << 7) /**< \brief Pin Controlled by PC7 */ +#define PIO_PC8 (1u << 8) /**< \brief Pin Controlled by PC8 */ +#define PIO_PC9 (1u << 9) /**< \brief Pin Controlled by PC9 */ +#define PIO_PC10 (1u << 10) /**< \brief Pin Controlled by PC10 */ +#define PIO_PC11 (1u << 11) /**< \brief Pin Controlled by PC11 */ +#define PIO_PC12 (1u << 12) /**< \brief Pin Controlled by PC12 */ +#define PIO_PC13 (1u << 13) /**< \brief Pin Controlled by PC13 */ +#define PIO_PC14 (1u << 14) /**< \brief Pin Controlled by PC14 */ +#define PIO_PC15 (1u << 15) /**< \brief Pin Controlled by PC15 */ +#define PIO_PC16 (1u << 16) /**< \brief Pin Controlled by PC16 */ +#define PIO_PC17 (1u << 17) /**< \brief Pin Controlled by PC17 */ +#define PIO_PC18 (1u << 18) /**< \brief Pin Controlled by PC18 */ +#define PIO_PC19 (1u << 19) /**< \brief Pin Controlled by PC19 */ +#define PIO_PC20 (1u << 20) /**< \brief Pin Controlled by PC20 */ +#define PIO_PC21 (1u << 21) /**< \brief Pin Controlled by PC21 */ +#define PIO_PC22 (1u << 22) /**< \brief Pin Controlled by PC22 */ +#define PIO_PC23 (1u << 23) /**< \brief Pin Controlled by PC23 */ +#define PIO_PC24 (1u << 24) /**< \brief Pin Controlled by PC24 */ +#define PIO_PC25 (1u << 25) /**< \brief Pin Controlled by PC25 */ +#define PIO_PC26 (1u << 26) /**< \brief Pin Controlled by PC26 */ +#define PIO_PC27 (1u << 27) /**< \brief Pin Controlled by PC27 */ +#define PIO_PC28 (1u << 28) /**< \brief Pin Controlled by PC28 */ +#define PIO_PC29 (1u << 29) /**< \brief Pin Controlled by PC29 */ +#define PIO_PC30 (1u << 30) /**< \brief Pin Controlled by PC30 */ +#define PIO_PC31 (1u << 31) /**< \brief Pin Controlled by PC31 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for EBI peripheral ========== */ +#define PIO_PC18A_A0 (1u << 18) /**< \brief Ebi signal: A0 */ +#define PIO_PC19A_A1 (1u << 19) /**< \brief Ebi signal: A1 */ +#define PIO_PC28A_A10 (1u << 28) /**< \brief Ebi signal: A10 */ +#define PIO_PC29A_A11 (1u << 29) /**< \brief Ebi signal: A11 */ +#define PIO_PC30A_A12 (1u << 30) /**< \brief Ebi signal: A12 */ +#define PIO_PC31A_A13 (1u << 31) /**< \brief Ebi signal: A13 */ +#define PIO_PA18C_A14 (1u << 18) /**< \brief Ebi signal: A14 */ +#define PIO_PA19C_A15 (1u << 19) /**< \brief Ebi signal: A15 */ +#define PIO_PA20C_A16 (1u << 20) /**< \brief Ebi signal: A16 */ +#define PIO_PA0C_A17 (1u << 0) /**< \brief Ebi signal: A17 */ +#define PIO_PA1C_A18 (1u << 1) /**< \brief Ebi signal: A18 */ +#define PIO_PA23C_A19 (1u << 23) /**< \brief Ebi signal: A19 */ +#define PIO_PC20A_A2 (1u << 20) /**< \brief Ebi signal: A2 */ +#define PIO_PA24C_A20 (1u << 24) /**< \brief Ebi signal: A20 */ +#define PIO_PC16A_A21 (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC16A_NANDALE (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC17A_A22 (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PC17A_NANDCLE (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PA25C_A23 (1u << 25) /**< \brief Ebi signal: A23 */ +#define PIO_PC21A_A3 (1u << 21) /**< \brief Ebi signal: A3 */ +#define PIO_PC22A_A4 (1u << 22) /**< \brief Ebi signal: A4 */ +#define PIO_PC23A_A5 (1u << 23) /**< \brief Ebi signal: A5 */ +#define PIO_PC24A_A6 (1u << 24) /**< \brief Ebi signal: A6 */ +#define PIO_PC25A_A7 (1u << 25) /**< \brief Ebi signal: A7 */ +#define PIO_PC26A_A8 (1u << 26) /**< \brief Ebi signal: A8 */ +#define PIO_PC27A_A9 (1u << 27) /**< \brief Ebi signal: A9 */ +#define PIO_PC0A_D0 (1u << 0) /**< \brief Ebi signal: D0 */ +#define PIO_PC1A_D1 (1u << 1) /**< \brief Ebi signal: D1 */ +#define PIO_PC2A_D2 (1u << 2) /**< \brief Ebi signal: D2 */ +#define PIO_PC3A_D3 (1u << 3) /**< \brief Ebi signal: D3 */ +#define PIO_PC4A_D4 (1u << 4) /**< \brief Ebi signal: D4 */ +#define PIO_PC5A_D5 (1u << 5) /**< \brief Ebi signal: D5 */ +#define PIO_PC6A_D6 (1u << 6) /**< \brief Ebi signal: D6 */ +#define PIO_PC7A_D7 (1u << 7) /**< \brief Ebi signal: D7 */ +#define PIO_PC9A_NANDOE (1u << 9) /**< \brief Ebi signal: NANDOE */ +#define PIO_PC10A_NANDWE (1u << 10) /**< \brief Ebi signal: NANDWE */ +#define PIO_PC14A_NCS0 (1u << 14) /**< \brief Ebi signal: NCS0 */ +#define PIO_PC15A_NCS1 (1u << 15) /**< \brief Ebi signal: NCS1 */ +#define PIO_PA22C_NCS2 (1u << 22) /**< \brief Ebi signal: NCS2 */ +#define PIO_PC12A_NCS3 (1u << 12) /**< \brief Ebi signal: NCS3 */ +#define PIO_PC11A_NRD (1u << 11) /**< \brief Ebi signal: NRD */ +#define PIO_PC13A_NWAIT (1u << 13) /**< \brief Ebi signal: NWAIT */ +#define PIO_PC8A_NWE (1u << 8) /**< \brief Ebi signal: NWE */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TC1 peripheral ========== */ +#define PIO_PC25B_TCLK3 (1u << 25) /**< \brief Tc1 signal: TCLK3 */ +#define PIO_PC28B_TCLK4 (1u << 28) /**< \brief Tc1 signal: TCLK4 */ +#define PIO_PC31B_TCLK5 (1u << 31) /**< \brief Tc1 signal: TCLK5 */ +#define PIO_PC23B_TIOA3 (1u << 23) /**< \brief Tc1 signal: TIOA3 */ +#define PIO_PC26B_TIOA4 (1u << 26) /**< \brief Tc1 signal: TIOA4 */ +#define PIO_PC29B_TIOA5 (1u << 29) /**< \brief Tc1 signal: TIOA5 */ +#define PIO_PC24B_TIOB3 (1u << 24) /**< \brief Tc1 signal: TIOB3 */ +#define PIO_PC27B_TIOB4 (1u << 27) /**< \brief Tc1 signal: TIOB4 */ +#define PIO_PC30B_TIOB5 (1u << 30) /**< \brief Tc1 signal: TIOB5 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 +#define PIO_PC0_IDX 64 +#define PIO_PC1_IDX 65 +#define PIO_PC2_IDX 66 +#define PIO_PC3_IDX 67 +#define PIO_PC4_IDX 68 +#define PIO_PC5_IDX 69 +#define PIO_PC6_IDX 70 +#define PIO_PC7_IDX 71 +#define PIO_PC8_IDX 72 +#define PIO_PC9_IDX 73 +#define PIO_PC10_IDX 74 +#define PIO_PC11_IDX 75 +#define PIO_PC12_IDX 76 +#define PIO_PC13_IDX 77 +#define PIO_PC14_IDX 78 +#define PIO_PC15_IDX 79 +#define PIO_PC16_IDX 80 +#define PIO_PC17_IDX 81 +#define PIO_PC18_IDX 82 +#define PIO_PC19_IDX 83 +#define PIO_PC20_IDX 84 +#define PIO_PC21_IDX 85 +#define PIO_PC22_IDX 86 +#define PIO_PC23_IDX 87 +#define PIO_PC24_IDX 88 +#define PIO_PC25_IDX 89 +#define PIO_PC26_IDX 90 +#define PIO_PC27_IDX 91 +#define PIO_PC28_IDX 92 +#define PIO_PC29_IDX 93 +#define PIO_PC30_IDX 94 +#define PIO_PC31_IDX 95 + +#endif /* _SAM4S8C_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sa16b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sa16b.h new file mode 100644 index 0000000..ba7d6a0 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sa16b.h @@ -0,0 +1,286 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4SA16B_PIO_ +#define _SAM4SA16B_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 + +#endif /* _SAM4SA16B_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sa16c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sa16c.h new file mode 100644 index 0000000..4fb682a --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sa16c.h @@ -0,0 +1,404 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4SA16C_PIO_ +#define _SAM4SA16C_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +#define PIO_PC0 (1u << 0) /**< \brief Pin Controlled by PC0 */ +#define PIO_PC1 (1u << 1) /**< \brief Pin Controlled by PC1 */ +#define PIO_PC2 (1u << 2) /**< \brief Pin Controlled by PC2 */ +#define PIO_PC3 (1u << 3) /**< \brief Pin Controlled by PC3 */ +#define PIO_PC4 (1u << 4) /**< \brief Pin Controlled by PC4 */ +#define PIO_PC5 (1u << 5) /**< \brief Pin Controlled by PC5 */ +#define PIO_PC6 (1u << 6) /**< \brief Pin Controlled by PC6 */ +#define PIO_PC7 (1u << 7) /**< \brief Pin Controlled by PC7 */ +#define PIO_PC8 (1u << 8) /**< \brief Pin Controlled by PC8 */ +#define PIO_PC9 (1u << 9) /**< \brief Pin Controlled by PC9 */ +#define PIO_PC10 (1u << 10) /**< \brief Pin Controlled by PC10 */ +#define PIO_PC11 (1u << 11) /**< \brief Pin Controlled by PC11 */ +#define PIO_PC12 (1u << 12) /**< \brief Pin Controlled by PC12 */ +#define PIO_PC13 (1u << 13) /**< \brief Pin Controlled by PC13 */ +#define PIO_PC14 (1u << 14) /**< \brief Pin Controlled by PC14 */ +#define PIO_PC15 (1u << 15) /**< \brief Pin Controlled by PC15 */ +#define PIO_PC16 (1u << 16) /**< \brief Pin Controlled by PC16 */ +#define PIO_PC17 (1u << 17) /**< \brief Pin Controlled by PC17 */ +#define PIO_PC18 (1u << 18) /**< \brief Pin Controlled by PC18 */ +#define PIO_PC19 (1u << 19) /**< \brief Pin Controlled by PC19 */ +#define PIO_PC20 (1u << 20) /**< \brief Pin Controlled by PC20 */ +#define PIO_PC21 (1u << 21) /**< \brief Pin Controlled by PC21 */ +#define PIO_PC22 (1u << 22) /**< \brief Pin Controlled by PC22 */ +#define PIO_PC23 (1u << 23) /**< \brief Pin Controlled by PC23 */ +#define PIO_PC24 (1u << 24) /**< \brief Pin Controlled by PC24 */ +#define PIO_PC25 (1u << 25) /**< \brief Pin Controlled by PC25 */ +#define PIO_PC26 (1u << 26) /**< \brief Pin Controlled by PC26 */ +#define PIO_PC27 (1u << 27) /**< \brief Pin Controlled by PC27 */ +#define PIO_PC28 (1u << 28) /**< \brief Pin Controlled by PC28 */ +#define PIO_PC29 (1u << 29) /**< \brief Pin Controlled by PC29 */ +#define PIO_PC30 (1u << 30) /**< \brief Pin Controlled by PC30 */ +#define PIO_PC31 (1u << 31) /**< \brief Pin Controlled by PC31 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for EBI peripheral ========== */ +#define PIO_PC18A_A0 (1u << 18) /**< \brief Ebi signal: A0 */ +#define PIO_PC19A_A1 (1u << 19) /**< \brief Ebi signal: A1 */ +#define PIO_PC28A_A10 (1u << 28) /**< \brief Ebi signal: A10 */ +#define PIO_PC29A_A11 (1u << 29) /**< \brief Ebi signal: A11 */ +#define PIO_PC30A_A12 (1u << 30) /**< \brief Ebi signal: A12 */ +#define PIO_PC31A_A13 (1u << 31) /**< \brief Ebi signal: A13 */ +#define PIO_PA18C_A14 (1u << 18) /**< \brief Ebi signal: A14 */ +#define PIO_PA19C_A15 (1u << 19) /**< \brief Ebi signal: A15 */ +#define PIO_PA20C_A16 (1u << 20) /**< \brief Ebi signal: A16 */ +#define PIO_PA0C_A17 (1u << 0) /**< \brief Ebi signal: A17 */ +#define PIO_PA1C_A18 (1u << 1) /**< \brief Ebi signal: A18 */ +#define PIO_PA23C_A19 (1u << 23) /**< \brief Ebi signal: A19 */ +#define PIO_PC20A_A2 (1u << 20) /**< \brief Ebi signal: A2 */ +#define PIO_PA24C_A20 (1u << 24) /**< \brief Ebi signal: A20 */ +#define PIO_PC16A_A21 (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC16A_NANDALE (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC17A_A22 (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PC17A_NANDCLE (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PA25C_A23 (1u << 25) /**< \brief Ebi signal: A23 */ +#define PIO_PC21A_A3 (1u << 21) /**< \brief Ebi signal: A3 */ +#define PIO_PC22A_A4 (1u << 22) /**< \brief Ebi signal: A4 */ +#define PIO_PC23A_A5 (1u << 23) /**< \brief Ebi signal: A5 */ +#define PIO_PC24A_A6 (1u << 24) /**< \brief Ebi signal: A6 */ +#define PIO_PC25A_A7 (1u << 25) /**< \brief Ebi signal: A7 */ +#define PIO_PC26A_A8 (1u << 26) /**< \brief Ebi signal: A8 */ +#define PIO_PC27A_A9 (1u << 27) /**< \brief Ebi signal: A9 */ +#define PIO_PC0A_D0 (1u << 0) /**< \brief Ebi signal: D0 */ +#define PIO_PC1A_D1 (1u << 1) /**< \brief Ebi signal: D1 */ +#define PIO_PC2A_D2 (1u << 2) /**< \brief Ebi signal: D2 */ +#define PIO_PC3A_D3 (1u << 3) /**< \brief Ebi signal: D3 */ +#define PIO_PC4A_D4 (1u << 4) /**< \brief Ebi signal: D4 */ +#define PIO_PC5A_D5 (1u << 5) /**< \brief Ebi signal: D5 */ +#define PIO_PC6A_D6 (1u << 6) /**< \brief Ebi signal: D6 */ +#define PIO_PC7A_D7 (1u << 7) /**< \brief Ebi signal: D7 */ +#define PIO_PC9A_NANDOE (1u << 9) /**< \brief Ebi signal: NANDOE */ +#define PIO_PC10A_NANDWE (1u << 10) /**< \brief Ebi signal: NANDWE */ +#define PIO_PC14A_NCS0 (1u << 14) /**< \brief Ebi signal: NCS0 */ +#define PIO_PC15A_NCS1 (1u << 15) /**< \brief Ebi signal: NCS1 */ +#define PIO_PA22C_NCS2 (1u << 22) /**< \brief Ebi signal: NCS2 */ +#define PIO_PC12A_NCS3 (1u << 12) /**< \brief Ebi signal: NCS3 */ +#define PIO_PC11A_NRD (1u << 11) /**< \brief Ebi signal: NRD */ +#define PIO_PC13A_NWAIT (1u << 13) /**< \brief Ebi signal: NWAIT */ +#define PIO_PC8A_NWE (1u << 8) /**< \brief Ebi signal: NWE */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TC1 peripheral ========== */ +#define PIO_PC25B_TCLK3 (1u << 25) /**< \brief Tc1 signal: TCLK3 */ +#define PIO_PC28B_TCLK4 (1u << 28) /**< \brief Tc1 signal: TCLK4 */ +#define PIO_PC31B_TCLK5 (1u << 31) /**< \brief Tc1 signal: TCLK5 */ +#define PIO_PC23B_TIOA3 (1u << 23) /**< \brief Tc1 signal: TIOA3 */ +#define PIO_PC26B_TIOA4 (1u << 26) /**< \brief Tc1 signal: TIOA4 */ +#define PIO_PC29B_TIOA5 (1u << 29) /**< \brief Tc1 signal: TIOA5 */ +#define PIO_PC24B_TIOB3 (1u << 24) /**< \brief Tc1 signal: TIOB3 */ +#define PIO_PC27B_TIOB4 (1u << 27) /**< \brief Tc1 signal: TIOB4 */ +#define PIO_PC30B_TIOB5 (1u << 30) /**< \brief Tc1 signal: TIOB5 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 +#define PIO_PC0_IDX 64 +#define PIO_PC1_IDX 65 +#define PIO_PC2_IDX 66 +#define PIO_PC3_IDX 67 +#define PIO_PC4_IDX 68 +#define PIO_PC5_IDX 69 +#define PIO_PC6_IDX 70 +#define PIO_PC7_IDX 71 +#define PIO_PC8_IDX 72 +#define PIO_PC9_IDX 73 +#define PIO_PC10_IDX 74 +#define PIO_PC11_IDX 75 +#define PIO_PC12_IDX 76 +#define PIO_PC13_IDX 77 +#define PIO_PC14_IDX 78 +#define PIO_PC15_IDX 79 +#define PIO_PC16_IDX 80 +#define PIO_PC17_IDX 81 +#define PIO_PC18_IDX 82 +#define PIO_PC19_IDX 83 +#define PIO_PC20_IDX 84 +#define PIO_PC21_IDX 85 +#define PIO_PC22_IDX 86 +#define PIO_PC23_IDX 87 +#define PIO_PC24_IDX 88 +#define PIO_PC25_IDX 89 +#define PIO_PC26_IDX 90 +#define PIO_PC27_IDX 91 +#define PIO_PC28_IDX 92 +#define PIO_PC29_IDX 93 +#define PIO_PC30_IDX 94 +#define PIO_PC31_IDX 95 + +#endif /* _SAM4SA16C_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd16b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd16b.h new file mode 100644 index 0000000..9052a65 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd16b.h @@ -0,0 +1,286 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4SD16B_PIO_ +#define _SAM4SD16B_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 + +#endif /* _SAM4SD16B_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd16c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd16c.h new file mode 100644 index 0000000..5b4e7b8 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd16c.h @@ -0,0 +1,404 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4SD16C_PIO_ +#define _SAM4SD16C_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +#define PIO_PC0 (1u << 0) /**< \brief Pin Controlled by PC0 */ +#define PIO_PC1 (1u << 1) /**< \brief Pin Controlled by PC1 */ +#define PIO_PC2 (1u << 2) /**< \brief Pin Controlled by PC2 */ +#define PIO_PC3 (1u << 3) /**< \brief Pin Controlled by PC3 */ +#define PIO_PC4 (1u << 4) /**< \brief Pin Controlled by PC4 */ +#define PIO_PC5 (1u << 5) /**< \brief Pin Controlled by PC5 */ +#define PIO_PC6 (1u << 6) /**< \brief Pin Controlled by PC6 */ +#define PIO_PC7 (1u << 7) /**< \brief Pin Controlled by PC7 */ +#define PIO_PC8 (1u << 8) /**< \brief Pin Controlled by PC8 */ +#define PIO_PC9 (1u << 9) /**< \brief Pin Controlled by PC9 */ +#define PIO_PC10 (1u << 10) /**< \brief Pin Controlled by PC10 */ +#define PIO_PC11 (1u << 11) /**< \brief Pin Controlled by PC11 */ +#define PIO_PC12 (1u << 12) /**< \brief Pin Controlled by PC12 */ +#define PIO_PC13 (1u << 13) /**< \brief Pin Controlled by PC13 */ +#define PIO_PC14 (1u << 14) /**< \brief Pin Controlled by PC14 */ +#define PIO_PC15 (1u << 15) /**< \brief Pin Controlled by PC15 */ +#define PIO_PC16 (1u << 16) /**< \brief Pin Controlled by PC16 */ +#define PIO_PC17 (1u << 17) /**< \brief Pin Controlled by PC17 */ +#define PIO_PC18 (1u << 18) /**< \brief Pin Controlled by PC18 */ +#define PIO_PC19 (1u << 19) /**< \brief Pin Controlled by PC19 */ +#define PIO_PC20 (1u << 20) /**< \brief Pin Controlled by PC20 */ +#define PIO_PC21 (1u << 21) /**< \brief Pin Controlled by PC21 */ +#define PIO_PC22 (1u << 22) /**< \brief Pin Controlled by PC22 */ +#define PIO_PC23 (1u << 23) /**< \brief Pin Controlled by PC23 */ +#define PIO_PC24 (1u << 24) /**< \brief Pin Controlled by PC24 */ +#define PIO_PC25 (1u << 25) /**< \brief Pin Controlled by PC25 */ +#define PIO_PC26 (1u << 26) /**< \brief Pin Controlled by PC26 */ +#define PIO_PC27 (1u << 27) /**< \brief Pin Controlled by PC27 */ +#define PIO_PC28 (1u << 28) /**< \brief Pin Controlled by PC28 */ +#define PIO_PC29 (1u << 29) /**< \brief Pin Controlled by PC29 */ +#define PIO_PC30 (1u << 30) /**< \brief Pin Controlled by PC30 */ +#define PIO_PC31 (1u << 31) /**< \brief Pin Controlled by PC31 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for EBI peripheral ========== */ +#define PIO_PC18A_A0 (1u << 18) /**< \brief Ebi signal: A0 */ +#define PIO_PC19A_A1 (1u << 19) /**< \brief Ebi signal: A1 */ +#define PIO_PC28A_A10 (1u << 28) /**< \brief Ebi signal: A10 */ +#define PIO_PC29A_A11 (1u << 29) /**< \brief Ebi signal: A11 */ +#define PIO_PC30A_A12 (1u << 30) /**< \brief Ebi signal: A12 */ +#define PIO_PC31A_A13 (1u << 31) /**< \brief Ebi signal: A13 */ +#define PIO_PA18C_A14 (1u << 18) /**< \brief Ebi signal: A14 */ +#define PIO_PA19C_A15 (1u << 19) /**< \brief Ebi signal: A15 */ +#define PIO_PA20C_A16 (1u << 20) /**< \brief Ebi signal: A16 */ +#define PIO_PA0C_A17 (1u << 0) /**< \brief Ebi signal: A17 */ +#define PIO_PA1C_A18 (1u << 1) /**< \brief Ebi signal: A18 */ +#define PIO_PA23C_A19 (1u << 23) /**< \brief Ebi signal: A19 */ +#define PIO_PC20A_A2 (1u << 20) /**< \brief Ebi signal: A2 */ +#define PIO_PA24C_A20 (1u << 24) /**< \brief Ebi signal: A20 */ +#define PIO_PC16A_A21 (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC16A_NANDALE (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC17A_A22 (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PC17A_NANDCLE (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PA25C_A23 (1u << 25) /**< \brief Ebi signal: A23 */ +#define PIO_PC21A_A3 (1u << 21) /**< \brief Ebi signal: A3 */ +#define PIO_PC22A_A4 (1u << 22) /**< \brief Ebi signal: A4 */ +#define PIO_PC23A_A5 (1u << 23) /**< \brief Ebi signal: A5 */ +#define PIO_PC24A_A6 (1u << 24) /**< \brief Ebi signal: A6 */ +#define PIO_PC25A_A7 (1u << 25) /**< \brief Ebi signal: A7 */ +#define PIO_PC26A_A8 (1u << 26) /**< \brief Ebi signal: A8 */ +#define PIO_PC27A_A9 (1u << 27) /**< \brief Ebi signal: A9 */ +#define PIO_PC0A_D0 (1u << 0) /**< \brief Ebi signal: D0 */ +#define PIO_PC1A_D1 (1u << 1) /**< \brief Ebi signal: D1 */ +#define PIO_PC2A_D2 (1u << 2) /**< \brief Ebi signal: D2 */ +#define PIO_PC3A_D3 (1u << 3) /**< \brief Ebi signal: D3 */ +#define PIO_PC4A_D4 (1u << 4) /**< \brief Ebi signal: D4 */ +#define PIO_PC5A_D5 (1u << 5) /**< \brief Ebi signal: D5 */ +#define PIO_PC6A_D6 (1u << 6) /**< \brief Ebi signal: D6 */ +#define PIO_PC7A_D7 (1u << 7) /**< \brief Ebi signal: D7 */ +#define PIO_PC9A_NANDOE (1u << 9) /**< \brief Ebi signal: NANDOE */ +#define PIO_PC10A_NANDWE (1u << 10) /**< \brief Ebi signal: NANDWE */ +#define PIO_PC14A_NCS0 (1u << 14) /**< \brief Ebi signal: NCS0 */ +#define PIO_PC15A_NCS1 (1u << 15) /**< \brief Ebi signal: NCS1 */ +#define PIO_PA22C_NCS2 (1u << 22) /**< \brief Ebi signal: NCS2 */ +#define PIO_PC12A_NCS3 (1u << 12) /**< \brief Ebi signal: NCS3 */ +#define PIO_PC11A_NRD (1u << 11) /**< \brief Ebi signal: NRD */ +#define PIO_PC13A_NWAIT (1u << 13) /**< \brief Ebi signal: NWAIT */ +#define PIO_PC8A_NWE (1u << 8) /**< \brief Ebi signal: NWE */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TC1 peripheral ========== */ +#define PIO_PC25B_TCLK3 (1u << 25) /**< \brief Tc1 signal: TCLK3 */ +#define PIO_PC28B_TCLK4 (1u << 28) /**< \brief Tc1 signal: TCLK4 */ +#define PIO_PC31B_TCLK5 (1u << 31) /**< \brief Tc1 signal: TCLK5 */ +#define PIO_PC23B_TIOA3 (1u << 23) /**< \brief Tc1 signal: TIOA3 */ +#define PIO_PC26B_TIOA4 (1u << 26) /**< \brief Tc1 signal: TIOA4 */ +#define PIO_PC29B_TIOA5 (1u << 29) /**< \brief Tc1 signal: TIOA5 */ +#define PIO_PC24B_TIOB3 (1u << 24) /**< \brief Tc1 signal: TIOB3 */ +#define PIO_PC27B_TIOB4 (1u << 27) /**< \brief Tc1 signal: TIOB4 */ +#define PIO_PC30B_TIOB5 (1u << 30) /**< \brief Tc1 signal: TIOB5 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 +#define PIO_PC0_IDX 64 +#define PIO_PC1_IDX 65 +#define PIO_PC2_IDX 66 +#define PIO_PC3_IDX 67 +#define PIO_PC4_IDX 68 +#define PIO_PC5_IDX 69 +#define PIO_PC6_IDX 70 +#define PIO_PC7_IDX 71 +#define PIO_PC8_IDX 72 +#define PIO_PC9_IDX 73 +#define PIO_PC10_IDX 74 +#define PIO_PC11_IDX 75 +#define PIO_PC12_IDX 76 +#define PIO_PC13_IDX 77 +#define PIO_PC14_IDX 78 +#define PIO_PC15_IDX 79 +#define PIO_PC16_IDX 80 +#define PIO_PC17_IDX 81 +#define PIO_PC18_IDX 82 +#define PIO_PC19_IDX 83 +#define PIO_PC20_IDX 84 +#define PIO_PC21_IDX 85 +#define PIO_PC22_IDX 86 +#define PIO_PC23_IDX 87 +#define PIO_PC24_IDX 88 +#define PIO_PC25_IDX 89 +#define PIO_PC26_IDX 90 +#define PIO_PC27_IDX 91 +#define PIO_PC28_IDX 92 +#define PIO_PC29_IDX 93 +#define PIO_PC30_IDX 94 +#define PIO_PC31_IDX 95 + +#endif /* _SAM4SD16C_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd32b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd32b.h new file mode 100644 index 0000000..56ec024 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd32b.h @@ -0,0 +1,286 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4SD32B_PIO_ +#define _SAM4SD32B_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 + +#endif /* _SAM4SD32B_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd32c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd32c.h new file mode 100644 index 0000000..3b395f1 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/pio/pio_sam4sd32c.h @@ -0,0 +1,404 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4SD32C_PIO_ +#define _SAM4SD32C_PIO_ + +#define PIO_PA0 (1u << 0) /**< \brief Pin Controlled by PA0 */ +#define PIO_PA1 (1u << 1) /**< \brief Pin Controlled by PA1 */ +#define PIO_PA2 (1u << 2) /**< \brief Pin Controlled by PA2 */ +#define PIO_PA3 (1u << 3) /**< \brief Pin Controlled by PA3 */ +#define PIO_PA4 (1u << 4) /**< \brief Pin Controlled by PA4 */ +#define PIO_PA5 (1u << 5) /**< \brief Pin Controlled by PA5 */ +#define PIO_PA6 (1u << 6) /**< \brief Pin Controlled by PA6 */ +#define PIO_PA7 (1u << 7) /**< \brief Pin Controlled by PA7 */ +#define PIO_PA8 (1u << 8) /**< \brief Pin Controlled by PA8 */ +#define PIO_PA9 (1u << 9) /**< \brief Pin Controlled by PA9 */ +#define PIO_PA10 (1u << 10) /**< \brief Pin Controlled by PA10 */ +#define PIO_PA11 (1u << 11) /**< \brief Pin Controlled by PA11 */ +#define PIO_PA12 (1u << 12) /**< \brief Pin Controlled by PA12 */ +#define PIO_PA13 (1u << 13) /**< \brief Pin Controlled by PA13 */ +#define PIO_PA14 (1u << 14) /**< \brief Pin Controlled by PA14 */ +#define PIO_PA15 (1u << 15) /**< \brief Pin Controlled by PA15 */ +#define PIO_PA16 (1u << 16) /**< \brief Pin Controlled by PA16 */ +#define PIO_PA17 (1u << 17) /**< \brief Pin Controlled by PA17 */ +#define PIO_PA18 (1u << 18) /**< \brief Pin Controlled by PA18 */ +#define PIO_PA19 (1u << 19) /**< \brief Pin Controlled by PA19 */ +#define PIO_PA20 (1u << 20) /**< \brief Pin Controlled by PA20 */ +#define PIO_PA21 (1u << 21) /**< \brief Pin Controlled by PA21 */ +#define PIO_PA22 (1u << 22) /**< \brief Pin Controlled by PA22 */ +#define PIO_PA23 (1u << 23) /**< \brief Pin Controlled by PA23 */ +#define PIO_PA24 (1u << 24) /**< \brief Pin Controlled by PA24 */ +#define PIO_PA25 (1u << 25) /**< \brief Pin Controlled by PA25 */ +#define PIO_PA26 (1u << 26) /**< \brief Pin Controlled by PA26 */ +#define PIO_PA27 (1u << 27) /**< \brief Pin Controlled by PA27 */ +#define PIO_PA28 (1u << 28) /**< \brief Pin Controlled by PA28 */ +#define PIO_PA29 (1u << 29) /**< \brief Pin Controlled by PA29 */ +#define PIO_PA30 (1u << 30) /**< \brief Pin Controlled by PA30 */ +#define PIO_PA31 (1u << 31) /**< \brief Pin Controlled by PA31 */ +#define PIO_PB0 (1u << 0) /**< \brief Pin Controlled by PB0 */ +#define PIO_PB1 (1u << 1) /**< \brief Pin Controlled by PB1 */ +#define PIO_PB2 (1u << 2) /**< \brief Pin Controlled by PB2 */ +#define PIO_PB3 (1u << 3) /**< \brief Pin Controlled by PB3 */ +#define PIO_PB4 (1u << 4) /**< \brief Pin Controlled by PB4 */ +#define PIO_PB5 (1u << 5) /**< \brief Pin Controlled by PB5 */ +#define PIO_PB6 (1u << 6) /**< \brief Pin Controlled by PB6 */ +#define PIO_PB7 (1u << 7) /**< \brief Pin Controlled by PB7 */ +#define PIO_PB8 (1u << 8) /**< \brief Pin Controlled by PB8 */ +#define PIO_PB9 (1u << 9) /**< \brief Pin Controlled by PB9 */ +#define PIO_PB10 (1u << 10) /**< \brief Pin Controlled by PB10 */ +#define PIO_PB11 (1u << 11) /**< \brief Pin Controlled by PB11 */ +#define PIO_PB12 (1u << 12) /**< \brief Pin Controlled by PB12 */ +#define PIO_PB13 (1u << 13) /**< \brief Pin Controlled by PB13 */ +#define PIO_PB14 (1u << 14) /**< \brief Pin Controlled by PB14 */ +#define PIO_PC0 (1u << 0) /**< \brief Pin Controlled by PC0 */ +#define PIO_PC1 (1u << 1) /**< \brief Pin Controlled by PC1 */ +#define PIO_PC2 (1u << 2) /**< \brief Pin Controlled by PC2 */ +#define PIO_PC3 (1u << 3) /**< \brief Pin Controlled by PC3 */ +#define PIO_PC4 (1u << 4) /**< \brief Pin Controlled by PC4 */ +#define PIO_PC5 (1u << 5) /**< \brief Pin Controlled by PC5 */ +#define PIO_PC6 (1u << 6) /**< \brief Pin Controlled by PC6 */ +#define PIO_PC7 (1u << 7) /**< \brief Pin Controlled by PC7 */ +#define PIO_PC8 (1u << 8) /**< \brief Pin Controlled by PC8 */ +#define PIO_PC9 (1u << 9) /**< \brief Pin Controlled by PC9 */ +#define PIO_PC10 (1u << 10) /**< \brief Pin Controlled by PC10 */ +#define PIO_PC11 (1u << 11) /**< \brief Pin Controlled by PC11 */ +#define PIO_PC12 (1u << 12) /**< \brief Pin Controlled by PC12 */ +#define PIO_PC13 (1u << 13) /**< \brief Pin Controlled by PC13 */ +#define PIO_PC14 (1u << 14) /**< \brief Pin Controlled by PC14 */ +#define PIO_PC15 (1u << 15) /**< \brief Pin Controlled by PC15 */ +#define PIO_PC16 (1u << 16) /**< \brief Pin Controlled by PC16 */ +#define PIO_PC17 (1u << 17) /**< \brief Pin Controlled by PC17 */ +#define PIO_PC18 (1u << 18) /**< \brief Pin Controlled by PC18 */ +#define PIO_PC19 (1u << 19) /**< \brief Pin Controlled by PC19 */ +#define PIO_PC20 (1u << 20) /**< \brief Pin Controlled by PC20 */ +#define PIO_PC21 (1u << 21) /**< \brief Pin Controlled by PC21 */ +#define PIO_PC22 (1u << 22) /**< \brief Pin Controlled by PC22 */ +#define PIO_PC23 (1u << 23) /**< \brief Pin Controlled by PC23 */ +#define PIO_PC24 (1u << 24) /**< \brief Pin Controlled by PC24 */ +#define PIO_PC25 (1u << 25) /**< \brief Pin Controlled by PC25 */ +#define PIO_PC26 (1u << 26) /**< \brief Pin Controlled by PC26 */ +#define PIO_PC27 (1u << 27) /**< \brief Pin Controlled by PC27 */ +#define PIO_PC28 (1u << 28) /**< \brief Pin Controlled by PC28 */ +#define PIO_PC29 (1u << 29) /**< \brief Pin Controlled by PC29 */ +#define PIO_PC30 (1u << 30) /**< \brief Pin Controlled by PC30 */ +#define PIO_PC31 (1u << 31) /**< \brief Pin Controlled by PC31 */ +/* ========== Pio definition for ADC peripheral ========== */ +#define PIO_PA17X1_AD0 (1u << 17) /**< \brief Adc signal: AD0 */ +#define PIO_PA18X1_AD1 (1u << 18) /**< \brief Adc signal: AD1 */ +#define PIO_PC13X1_AD10 (1u << 13) /**< \brief Adc signal: AD10 */ +#define PIO_PC15X1_AD11 (1u << 15) /**< \brief Adc signal: AD11 */ +#define PIO_PC12X1_AD12 (1u << 12) /**< \brief Adc signal: AD12 */ +#define PIO_PC29X1_AD13 (1u << 29) /**< \brief Adc signal: AD13 */ +#define PIO_PC30X1_AD14 (1u << 30) /**< \brief Adc signal: AD14 */ +#define PIO_PA19X1_AD2 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA19X1_WKUP9 (1u << 19) /**< \brief Adc signal: AD2/WKUP9 */ +#define PIO_PA20X1_AD3 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PA20X1_WKUP10 (1u << 20) /**< \brief Adc signal: AD3/WKUP10 */ +#define PIO_PB0X1_AD4 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB0X1_RTCOUT0 (1u << 0) /**< \brief Adc signal: AD4/RTCOUT0 */ +#define PIO_PB1X1_AD5 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB1X1_RTCOUT1 (1u << 1) /**< \brief Adc signal: AD5/RTCOUT1 */ +#define PIO_PB2X1_AD6 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB2X1_WKUP12 (1u << 2) /**< \brief Adc signal: AD6/WKUP12 */ +#define PIO_PB3X1_AD7 (1u << 3) /**< \brief Adc signal: AD7 */ +#define PIO_PA21X1_AD8 (1u << 21) /**< \brief Adc signal: AD8 */ +#define PIO_PA22X1_AD9 (1u << 22) /**< \brief Adc signal: AD9 */ +#define PIO_PA8B_ADTRG (1u << 8) /**< \brief Adc signal: ADTRG */ +/* ========== Pio definition for DACC peripheral ========== */ +#define PIO_PB13X1_DAC0 (1u << 13) /**< \brief Dacc signal: DAC0 */ +#define PIO_PB14X1_DAC1 (1u << 14) /**< \brief Dacc signal: DAC1 */ +#define PIO_PA2C_DATRG (1u << 2) /**< \brief Dacc signal: DATRG */ +/* ========== Pio definition for EBI peripheral ========== */ +#define PIO_PC18A_A0 (1u << 18) /**< \brief Ebi signal: A0 */ +#define PIO_PC19A_A1 (1u << 19) /**< \brief Ebi signal: A1 */ +#define PIO_PC28A_A10 (1u << 28) /**< \brief Ebi signal: A10 */ +#define PIO_PC29A_A11 (1u << 29) /**< \brief Ebi signal: A11 */ +#define PIO_PC30A_A12 (1u << 30) /**< \brief Ebi signal: A12 */ +#define PIO_PC31A_A13 (1u << 31) /**< \brief Ebi signal: A13 */ +#define PIO_PA18C_A14 (1u << 18) /**< \brief Ebi signal: A14 */ +#define PIO_PA19C_A15 (1u << 19) /**< \brief Ebi signal: A15 */ +#define PIO_PA20C_A16 (1u << 20) /**< \brief Ebi signal: A16 */ +#define PIO_PA0C_A17 (1u << 0) /**< \brief Ebi signal: A17 */ +#define PIO_PA1C_A18 (1u << 1) /**< \brief Ebi signal: A18 */ +#define PIO_PA23C_A19 (1u << 23) /**< \brief Ebi signal: A19 */ +#define PIO_PC20A_A2 (1u << 20) /**< \brief Ebi signal: A2 */ +#define PIO_PA24C_A20 (1u << 24) /**< \brief Ebi signal: A20 */ +#define PIO_PC16A_A21 (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC16A_NANDALE (1u << 16) /**< \brief Ebi signal: A21/NANDALE */ +#define PIO_PC17A_A22 (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PC17A_NANDCLE (1u << 17) /**< \brief Ebi signal: A22/NANDCLE */ +#define PIO_PA25C_A23 (1u << 25) /**< \brief Ebi signal: A23 */ +#define PIO_PC21A_A3 (1u << 21) /**< \brief Ebi signal: A3 */ +#define PIO_PC22A_A4 (1u << 22) /**< \brief Ebi signal: A4 */ +#define PIO_PC23A_A5 (1u << 23) /**< \brief Ebi signal: A5 */ +#define PIO_PC24A_A6 (1u << 24) /**< \brief Ebi signal: A6 */ +#define PIO_PC25A_A7 (1u << 25) /**< \brief Ebi signal: A7 */ +#define PIO_PC26A_A8 (1u << 26) /**< \brief Ebi signal: A8 */ +#define PIO_PC27A_A9 (1u << 27) /**< \brief Ebi signal: A9 */ +#define PIO_PC0A_D0 (1u << 0) /**< \brief Ebi signal: D0 */ +#define PIO_PC1A_D1 (1u << 1) /**< \brief Ebi signal: D1 */ +#define PIO_PC2A_D2 (1u << 2) /**< \brief Ebi signal: D2 */ +#define PIO_PC3A_D3 (1u << 3) /**< \brief Ebi signal: D3 */ +#define PIO_PC4A_D4 (1u << 4) /**< \brief Ebi signal: D4 */ +#define PIO_PC5A_D5 (1u << 5) /**< \brief Ebi signal: D5 */ +#define PIO_PC6A_D6 (1u << 6) /**< \brief Ebi signal: D6 */ +#define PIO_PC7A_D7 (1u << 7) /**< \brief Ebi signal: D7 */ +#define PIO_PC9A_NANDOE (1u << 9) /**< \brief Ebi signal: NANDOE */ +#define PIO_PC10A_NANDWE (1u << 10) /**< \brief Ebi signal: NANDWE */ +#define PIO_PC14A_NCS0 (1u << 14) /**< \brief Ebi signal: NCS0 */ +#define PIO_PC15A_NCS1 (1u << 15) /**< \brief Ebi signal: NCS1 */ +#define PIO_PA22C_NCS2 (1u << 22) /**< \brief Ebi signal: NCS2 */ +#define PIO_PC12A_NCS3 (1u << 12) /**< \brief Ebi signal: NCS3 */ +#define PIO_PC11A_NRD (1u << 11) /**< \brief Ebi signal: NRD */ +#define PIO_PC13A_NWAIT (1u << 13) /**< \brief Ebi signal: NWAIT */ +#define PIO_PC8A_NWE (1u << 8) /**< \brief Ebi signal: NWE */ +/* ========== Pio definition for HSMCI peripheral ========== */ +#define PIO_PA28C_MCCDA (1u << 28) /**< \brief Hsmci signal: MCCDA */ +#define PIO_PA29C_MCCK (1u << 29) /**< \brief Hsmci signal: MCCK */ +#define PIO_PA30C_MCDA0 (1u << 30) /**< \brief Hsmci signal: MCDA0 */ +#define PIO_PA31C_MCDA1 (1u << 31) /**< \brief Hsmci signal: MCDA1 */ +#define PIO_PA26C_MCDA2 (1u << 26) /**< \brief Hsmci signal: MCDA2 */ +#define PIO_PA27C_MCDA3 (1u << 27) /**< \brief Hsmci signal: MCDA3 */ +/* ========== Pio definition for PIOA peripheral ========== */ +#define PIO_PA24D_PIODC0 (1u << 24) /**< \brief Pioa signal: PIODC0 */ +#define PIO_PA25D_PIODC1 (1u << 25) /**< \brief Pioa signal: PIODC1 */ +#define PIO_PA26D_PIODC2 (1u << 26) /**< \brief Pioa signal: PIODC2 */ +#define PIO_PA27D_PIODC3 (1u << 27) /**< \brief Pioa signal: PIODC3 */ +#define PIO_PA28D_PIODC4 (1u << 28) /**< \brief Pioa signal: PIODC4 */ +#define PIO_PA29D_PIODC5 (1u << 29) /**< \brief Pioa signal: PIODC5 */ +#define PIO_PA30D_PIODC6 (1u << 30) /**< \brief Pioa signal: PIODC6 */ +#define PIO_PA31D_PIODC7 (1u << 31) /**< \brief Pioa signal: PIODC7 */ +#define PIO_PA23D_PIODCCLK (1u << 23) /**< \brief Pioa signal: PIODCCLK */ +#define PIO_PA15D_PIODCEN1 (1u << 15) /**< \brief Pioa signal: PIODCEN1 */ +#define PIO_PA16D_PIODCEN2 (1u << 16) /**< \brief Pioa signal: PIODCEN2 */ +/* ========== Pio definition for PMC peripheral ========== */ +#define PIO_PA6B_PCK0 (1u << 6) /**< \brief Pmc signal: PCK0 */ +#define PIO_PB13B_PCK0 (1u << 13) /**< \brief Pmc signal: PCK0 */ +#define PIO_PA17B_PCK1 (1u << 17) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA21B_PCK1 (1u << 21) /**< \brief Pmc signal: PCK1 */ +#define PIO_PA18B_PCK2 (1u << 18) /**< \brief Pmc signal: PCK2 */ +#define PIO_PA31B_PCK2 (1u << 31) /**< \brief Pmc signal: PCK2 */ +#define PIO_PB3B_PCK2 (1u << 3) /**< \brief Pmc signal: PCK2 */ +/* ========== Pio definition for PWM peripheral ========== */ +#define PIO_PA9C_PWMFI0 (1u << 9) /**< \brief Pwm signal: PWMFI0 */ +#define PIO_PA10C_PWMFI1 (1u << 10) /**< \brief Pwm signal: PWMFI1 */ +#define PIO_PA18D_PWMFI2 (1u << 18) /**< \brief Pwm signal: PWMFI2 */ +#define PIO_PA0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA11B_PWMH0 (1u << 11) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA23B_PWMH0 (1u << 23) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PB0A_PWMH0 (1u << 0) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PC18B_PWMH0 (1u << 18) /**< \brief Pwm signal: PWMH0 */ +#define PIO_PA1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA12B_PWMH1 (1u << 12) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA24B_PWMH1 (1u << 24) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PB1A_PWMH1 (1u << 1) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PC19B_PWMH1 (1u << 19) /**< \brief Pwm signal: PWMH1 */ +#define PIO_PA2A_PWMH2 (1u << 2) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA13B_PWMH2 (1u << 13) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA25B_PWMH2 (1u << 25) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PB4B_PWMH2 (1u << 4) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PC20B_PWMH2 (1u << 20) /**< \brief Pwm signal: PWMH2 */ +#define PIO_PA7B_PWMH3 (1u << 7) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA17C_PWMH3 (1u << 17) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PB14B_PWMH3 (1u << 14) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PC21B_PWMH3 (1u << 21) /**< \brief Pwm signal: PWMH3 */ +#define PIO_PA19B_PWML0 (1u << 19) /**< \brief Pwm signal: PWML0 */ +#define PIO_PB5B_PWML0 (1u << 5) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC0B_PWML0 (1u << 0) /**< \brief Pwm signal: PWML0 */ +#define PIO_PC13B_PWML0 (1u << 13) /**< \brief Pwm signal: PWML0 */ +#define PIO_PA20B_PWML1 (1u << 20) /**< \brief Pwm signal: PWML1 */ +#define PIO_PB12A_PWML1 (1u << 12) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC1B_PWML1 (1u << 1) /**< \brief Pwm signal: PWML1 */ +#define PIO_PC15B_PWML1 (1u << 15) /**< \brief Pwm signal: PWML1 */ +#define PIO_PA16C_PWML2 (1u << 16) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA30A_PWML2 (1u << 30) /**< \brief Pwm signal: PWML2 */ +#define PIO_PB13A_PWML2 (1u << 13) /**< \brief Pwm signal: PWML2 */ +#define PIO_PC2B_PWML2 (1u << 2) /**< \brief Pwm signal: PWML2 */ +#define PIO_PA15C_PWML3 (1u << 15) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC3B_PWML3 (1u << 3) /**< \brief Pwm signal: PWML3 */ +#define PIO_PC22B_PWML3 (1u << 22) /**< \brief Pwm signal: PWML3 */ +/* ========== Pio definition for SPI peripheral ========== */ +#define PIO_PA12A_MISO (1u << 12) /**< \brief Spi signal: MISO */ +#define PIO_PA13A_MOSI (1u << 13) /**< \brief Spi signal: MOSI */ +#define PIO_PA11A_NPCS0 (1u << 11) /**< \brief Spi signal: NPCS0 */ +#define PIO_PA9B_NPCS1 (1u << 9) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA31A_NPCS1 (1u << 31) /**< \brief Spi signal: NPCS1 */ +#define PIO_PB14A_NPCS1 (1u << 14) /**< \brief Spi signal: NPCS1 */ +#define PIO_PC4B_NPCS1 (1u << 4) /**< \brief Spi signal: NPCS1 */ +#define PIO_PA10B_NPCS2 (1u << 10) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA30B_NPCS2 (1u << 30) /**< \brief Spi signal: NPCS2 */ +#define PIO_PB2B_NPCS2 (1u << 2) /**< \brief Spi signal: NPCS2 */ +#define PIO_PA3B_NPCS3 (1u << 3) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA5B_NPCS3 (1u << 5) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA22B_NPCS3 (1u << 22) /**< \brief Spi signal: NPCS3 */ +#define PIO_PA14A_SPCK (1u << 14) /**< \brief Spi signal: SPCK */ +/* ========== Pio definition for SSC peripheral ========== */ +#define PIO_PA18A_RD (1u << 18) /**< \brief Ssc signal: RD */ +#define PIO_PA20A_RF (1u << 20) /**< \brief Ssc signal: RF */ +#define PIO_PA19A_RK (1u << 19) /**< \brief Ssc signal: RK */ +#define PIO_PA17A_TD (1u << 17) /**< \brief Ssc signal: TD */ +#define PIO_PA15A_TF (1u << 15) /**< \brief Ssc signal: TF */ +#define PIO_PA16A_TK (1u << 16) /**< \brief Ssc signal: TK */ +/* ========== Pio definition for TC0 peripheral ========== */ +#define PIO_PA4B_TCLK0 (1u << 4) /**< \brief Tc0 signal: TCLK0 */ +#define PIO_PA28B_TCLK1 (1u << 28) /**< \brief Tc0 signal: TCLK1 */ +#define PIO_PA29B_TCLK2 (1u << 29) /**< \brief Tc0 signal: TCLK2 */ +#define PIO_PA0B_TIOA0 (1u << 0) /**< \brief Tc0 signal: TIOA0 */ +#define PIO_PA15B_TIOA1 (1u << 15) /**< \brief Tc0 signal: TIOA1 */ +#define PIO_PA26B_TIOA2 (1u << 26) /**< \brief Tc0 signal: TIOA2 */ +#define PIO_PA1B_TIOB0 (1u << 1) /**< \brief Tc0 signal: TIOB0 */ +#define PIO_PA16B_TIOB1 (1u << 16) /**< \brief Tc0 signal: TIOB1 */ +#define PIO_PA27B_TIOB2 (1u << 27) /**< \brief Tc0 signal: TIOB2 */ +/* ========== Pio definition for TC1 peripheral ========== */ +#define PIO_PC25B_TCLK3 (1u << 25) /**< \brief Tc1 signal: TCLK3 */ +#define PIO_PC28B_TCLK4 (1u << 28) /**< \brief Tc1 signal: TCLK4 */ +#define PIO_PC31B_TCLK5 (1u << 31) /**< \brief Tc1 signal: TCLK5 */ +#define PIO_PC23B_TIOA3 (1u << 23) /**< \brief Tc1 signal: TIOA3 */ +#define PIO_PC26B_TIOA4 (1u << 26) /**< \brief Tc1 signal: TIOA4 */ +#define PIO_PC29B_TIOA5 (1u << 29) /**< \brief Tc1 signal: TIOA5 */ +#define PIO_PC24B_TIOB3 (1u << 24) /**< \brief Tc1 signal: TIOB3 */ +#define PIO_PC27B_TIOB4 (1u << 27) /**< \brief Tc1 signal: TIOB4 */ +#define PIO_PC30B_TIOB5 (1u << 30) /**< \brief Tc1 signal: TIOB5 */ +/* ========== Pio definition for TWI0 peripheral ========== */ +#define PIO_PA4A_TWCK0 (1u << 4) /**< \brief Twi0 signal: TWCK0 */ +#define PIO_PA3A_TWD0 (1u << 3) /**< \brief Twi0 signal: TWD0 */ +/* ========== Pio definition for TWI1 peripheral ========== */ +#define PIO_PB5A_TWCK1 (1u << 5) /**< \brief Twi1 signal: TWCK1 */ +#define PIO_PB4A_TWD1 (1u << 4) /**< \brief Twi1 signal: TWD1 */ +/* ========== Pio definition for UART0 peripheral ========== */ +#define PIO_PA9A_URXD0 (1u << 9) /**< \brief Uart0 signal: URXD0 */ +#define PIO_PA10A_UTXD0 (1u << 10) /**< \brief Uart0 signal: UTXD0 */ +/* ========== Pio definition for UART1 peripheral ========== */ +#define PIO_PB2A_URXD1 (1u << 2) /**< \brief Uart1 signal: URXD1 */ +#define PIO_PB3A_UTXD1 (1u << 3) /**< \brief Uart1 signal: UTXD1 */ +/* ========== Pio definition for USART0 peripheral ========== */ +#define PIO_PA8A_CTS0 (1u << 8) /**< \brief Usart0 signal: CTS0 */ +#define PIO_PA7A_RTS0 (1u << 7) /**< \brief Usart0 signal: RTS0 */ +#define PIO_PA5A_RXD0 (1u << 5) /**< \brief Usart0 signal: RXD0 */ +#define PIO_PA2B_SCK0 (1u << 2) /**< \brief Usart0 signal: SCK0 */ +#define PIO_PA6A_TXD0 (1u << 6) /**< \brief Usart0 signal: TXD0 */ +/* ========== Pio definition for USART1 peripheral ========== */ +#define PIO_PA25A_CTS1 (1u << 25) /**< \brief Usart1 signal: CTS1 */ +#define PIO_PA26A_DCD1 (1u << 26) /**< \brief Usart1 signal: DCD1 */ +#define PIO_PA28A_DSR1 (1u << 28) /**< \brief Usart1 signal: DSR1 */ +#define PIO_PA27A_DTR1 (1u << 27) /**< \brief Usart1 signal: DTR1 */ +#define PIO_PA29A_RI1 (1u << 29) /**< \brief Usart1 signal: RI1 */ +#define PIO_PA24A_RTS1 (1u << 24) /**< \brief Usart1 signal: RTS1 */ +#define PIO_PA21A_RXD1 (1u << 21) /**< \brief Usart1 signal: RXD1 */ +#define PIO_PA23A_SCK1 (1u << 23) /**< \brief Usart1 signal: SCK1 */ +#define PIO_PA22A_TXD1 (1u << 22) /**< \brief Usart1 signal: TXD1 */ +/* ========== Pio indexes ========== */ +#define PIO_PA0_IDX 0 +#define PIO_PA1_IDX 1 +#define PIO_PA2_IDX 2 +#define PIO_PA3_IDX 3 +#define PIO_PA4_IDX 4 +#define PIO_PA5_IDX 5 +#define PIO_PA6_IDX 6 +#define PIO_PA7_IDX 7 +#define PIO_PA8_IDX 8 +#define PIO_PA9_IDX 9 +#define PIO_PA10_IDX 10 +#define PIO_PA11_IDX 11 +#define PIO_PA12_IDX 12 +#define PIO_PA13_IDX 13 +#define PIO_PA14_IDX 14 +#define PIO_PA15_IDX 15 +#define PIO_PA16_IDX 16 +#define PIO_PA17_IDX 17 +#define PIO_PA18_IDX 18 +#define PIO_PA19_IDX 19 +#define PIO_PA20_IDX 20 +#define PIO_PA21_IDX 21 +#define PIO_PA22_IDX 22 +#define PIO_PA23_IDX 23 +#define PIO_PA24_IDX 24 +#define PIO_PA25_IDX 25 +#define PIO_PA26_IDX 26 +#define PIO_PA27_IDX 27 +#define PIO_PA28_IDX 28 +#define PIO_PA29_IDX 29 +#define PIO_PA30_IDX 30 +#define PIO_PA31_IDX 31 +#define PIO_PB0_IDX 32 +#define PIO_PB1_IDX 33 +#define PIO_PB2_IDX 34 +#define PIO_PB3_IDX 35 +#define PIO_PB4_IDX 36 +#define PIO_PB5_IDX 37 +#define PIO_PB6_IDX 38 +#define PIO_PB7_IDX 39 +#define PIO_PB8_IDX 40 +#define PIO_PB9_IDX 41 +#define PIO_PB10_IDX 42 +#define PIO_PB11_IDX 43 +#define PIO_PB12_IDX 44 +#define PIO_PB13_IDX 45 +#define PIO_PB14_IDX 46 +#define PIO_PC0_IDX 64 +#define PIO_PC1_IDX 65 +#define PIO_PC2_IDX 66 +#define PIO_PC3_IDX 67 +#define PIO_PC4_IDX 68 +#define PIO_PC5_IDX 69 +#define PIO_PC6_IDX 70 +#define PIO_PC7_IDX 71 +#define PIO_PC8_IDX 72 +#define PIO_PC9_IDX 73 +#define PIO_PC10_IDX 74 +#define PIO_PC11_IDX 75 +#define PIO_PC12_IDX 76 +#define PIO_PC13_IDX 77 +#define PIO_PC14_IDX 78 +#define PIO_PC15_IDX 79 +#define PIO_PC16_IDX 80 +#define PIO_PC17_IDX 81 +#define PIO_PC18_IDX 82 +#define PIO_PC19_IDX 83 +#define PIO_PC20_IDX 84 +#define PIO_PC21_IDX 85 +#define PIO_PC22_IDX 86 +#define PIO_PC23_IDX 87 +#define PIO_PC24_IDX 88 +#define PIO_PC25_IDX 89 +#define PIO_PC26_IDX 90 +#define PIO_PC27_IDX 91 +#define PIO_PC28_IDX 92 +#define PIO_PC29_IDX 93 +#define PIO_PC30_IDX 94 +#define PIO_PC31_IDX 95 + +#endif /* _SAM4SD32C_PIO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s.h new file mode 100644 index 0000000..0dbd142 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s.h @@ -0,0 +1,74 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S_ +#define _SAM4S_ + +#if defined __SAM4SA16B__ + #include "sam4sa16b.h" +#elif defined __SAM4SA16C__ + #include "sam4sa16c.h" +#elif defined __SAM4SD16B__ + #include "sam4sd16b.h" +#elif defined __SAM4SD16C__ + #include "sam4sd16c.h" +#elif defined __SAM4SD32B__ + #include "sam4sd32b.h" +#elif defined __SAM4SD32C__ + #include "sam4sd32c.h" +#elif defined __SAM4S2A__ + #include "sam4s2a.h" +#elif defined __SAM4S2B__ + #include "sam4s2b.h" +#elif defined __SAM4S2C__ + #include "sam4s2c.h" +#elif defined __SAM4S4A__ + #include "sam4s4a.h" +#elif defined __SAM4S4B__ + #include "sam4s4b.h" +#elif defined __SAM4S4C__ + #include "sam4s4c.h" +#elif defined __SAM4S8B__ + #include "sam4s8b.h" +#elif defined __SAM4S8C__ + #include "sam4s8c.h" +#elif defined __SAM4S16B__ + #include "sam4s16b.h" +#elif defined __SAM4S16C__ + #include "sam4s16c.h" +#else + #error Library does not support the specified device. +#endif + +#endif /* _SAM4S_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s16b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s16b.h new file mode 100644 index 0000000..befa9f1 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s16b.h @@ -0,0 +1,502 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S16B_ +#define _SAM4S16B_ + +/** \addtogroup SAM4S16B_definitions SAM4S16B definitions + This file defines all structures and symbols for SAM4S16B: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4S16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S16B_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4S16B specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4S16B Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4S16B Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4S16B Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4S16B Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4S16B Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4S16B Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4S16B Enhanced Embedded Flash Controller 0 (EFC0) */ + UART0_IRQn = 8, /**< 8 SAM4S16B UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4S16B UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4S16B Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4S16B Parallel I/O Controller B (PIOB) */ + USART0_IRQn = 14, /**< 14 SAM4S16B USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4S16B USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4S16B Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4S16B Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4S16B Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4S16B Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4S16B Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4S16B Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4S16B Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4S16B Timer/Counter 2 (TC2) */ + ADC_IRQn = 29, /**< 29 SAM4S16B Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4S16B Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4S16B Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4S16B CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4S16B Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4S16B USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pvReserved7; + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pvReserved13; + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pvReserved26; + void* pvReserved27; + void* pvReserved28; + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4S16B core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4S16B does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4S16B does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4S16B uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4S16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S16B_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4S16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S16B_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4S16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S16B_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4S16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S16B_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4S16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S16B_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4s16b.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4S16B */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x100000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (2048u) +#define IFLASH0_NB_OF_LOCK_BITS (128u) +#define IRAM_SIZE (0x20000u) +#define IFLASH_SIZE (IFLASH0_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4S16B */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x289C0CE0UL) +#define CHIP_EXID (0x0UL) +#define NB_CH_ADC (10UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4S16B */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4S16B_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s16c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s16c.h new file mode 100644 index 0000000..a17250d --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s16c.h @@ -0,0 +1,525 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S16C_ +#define _SAM4S16C_ + +/** \addtogroup SAM4S16C_definitions SAM4S16C definitions + This file defines all structures and symbols for SAM4S16C: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4S16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S16C_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4S16C specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4S16C Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4S16C Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4S16C Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4S16C Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4S16C Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4S16C Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4S16C Enhanced Embedded Flash Controller 0 (EFC0) */ + UART0_IRQn = 8, /**< 8 SAM4S16C UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4S16C UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4S16C Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4S16C Parallel I/O Controller B (PIOB) */ + PIOC_IRQn = 13, /**< 13 SAM4S16C Parallel I/O Controller C (PIOC) */ + USART0_IRQn = 14, /**< 14 SAM4S16C USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4S16C USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4S16C Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4S16C Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4S16C Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4S16C Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4S16C Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4S16C Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4S16C Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4S16C Timer/Counter 2 (TC2) */ + TC3_IRQn = 26, /**< 26 SAM4S16C Timer/Counter 3 (TC3) */ + TC4_IRQn = 27, /**< 27 SAM4S16C Timer/Counter 4 (TC4) */ + TC5_IRQn = 28, /**< 28 SAM4S16C Timer/Counter 5 (TC5) */ + ADC_IRQn = 29, /**< 29 SAM4S16C Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4S16C Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4S16C Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4S16C CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4S16C Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4S16C USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pvReserved7; + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pfnPIOC_Handler; /* 13 Parallel I/O Controller C */ + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pfnTC3_Handler; /* 26 Timer/Counter 3 */ + void* pfnTC4_Handler; /* 27 Timer/Counter 4 */ + void* pfnTC5_Handler; /* 28 Timer/Counter 5 */ + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PIOC_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4S16C core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4S16C does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4S16C does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4S16C uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4S16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S16C_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_smc.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4S16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S16C_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_tc1.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_smc.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_pioc.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4S16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S16C_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_SMC (10) /**< \brief Static Memory Controller (SMC) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_PIOC (13) /**< \brief Parallel I/O Controller C (PIOC) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_TC3 (26) /**< \brief Timer/Counter 3 (TC3) */ +#define ID_TC4 (27) /**< \brief Timer/Counter 4 (TC4) */ +#define ID_TC5 (28) /**< \brief Timer/Counter 5 (TC5) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4S16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S16C_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 (0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define SMC (0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC (0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 ((Tc *)0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define SMC ((Smc *)0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC ((Pio *)0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4S16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S16C_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4s16c.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4S16C */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x100000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (2048u) +#define IFLASH0_NB_OF_LOCK_BITS (128u) +#define IRAM_SIZE (0x20000u) +#define IFLASH_SIZE (IFLASH0_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4S16C */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x28AC0CE0UL) +#define CHIP_EXID (0x0UL) +#define NB_CH_ADC (15UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4S16C */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4S16C_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2a.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2a.h new file mode 100644 index 0000000..efd507a --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2a.h @@ -0,0 +1,476 @@ +/** + * \file + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S2A_ +#define _SAM4S2A_ + +/** \addtogroup SAM4S2A_definitions SAM4S2A definitions + This file defines all structures and symbols for SAM4S2A: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4S2A */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2A_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4S2A specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4S2A Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4S2A Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4S2A Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4S2A Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4S2A Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4S2A Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4S2A Enhanced Embedded Flash Controller 0 (EFC0) */ + UART0_IRQn = 8, /**< 8 SAM4S2A UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4S2A UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4S2A Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4S2A Parallel I/O Controller B (PIOB) */ + USART0_IRQn = 14, /**< 14 SAM4S2A USART 0 (USART0) */ + TWI0_IRQn = 19, /**< 19 SAM4S2A Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4S2A Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4S2A Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4S2A Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4S2A Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4S2A Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4S2A Timer/Counter 2 (TC2) */ + ADC_IRQn = 29, /**< 29 SAM4S2A Analog To Digital Converter (ADC) */ + PWM_IRQn = 31, /**< 31 SAM4S2A Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4S2A CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4S2A Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4S2A USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pvReserved7; + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pvReserved13; + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pvReserved15; + void* pvReserved16; + void* pvReserved17; + void* pvReserved18; + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pvReserved26; + void* pvReserved27; + void* pvReserved28; + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pvReserved30; + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void EFC0_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4S2A core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4S2A does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4S2A does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4S2A uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4S2A */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2A_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_crccu.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4S2A */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4S2A */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2A_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4S2A */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4S2A */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2A_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4s2a.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4S2A */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x20000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (256u) +#define IFLASH0_NB_OF_LOCK_BITS (16u) +#define IRAM_SIZE (0x10000u) +#define IFLASH_SIZE (IFLASH0_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4S2A */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x288B07E0UL) +#define CHIP_EXID (0x0UL) +#define NB_CH_ADC (7UL) +#define NB_CH_DAC (-UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4S2A */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4S2A_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2b.h new file mode 100644 index 0000000..6d10e1a --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2b.h @@ -0,0 +1,502 @@ +/** + * \file + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S2B_ +#define _SAM4S2B_ + +/** \addtogroup SAM4S2B_definitions SAM4S2B definitions + This file defines all structures and symbols for SAM4S2B: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4S2B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2B_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4S2B specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4S2B Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4S2B Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4S2B Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4S2B Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4S2B Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4S2B Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4S2B Enhanced Embedded Flash Controller 0 (EFC0) */ + UART0_IRQn = 8, /**< 8 SAM4S2B UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4S2B UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4S2B Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4S2B Parallel I/O Controller B (PIOB) */ + USART0_IRQn = 14, /**< 14 SAM4S2B USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4S2B USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4S2B Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4S2B Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4S2B Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4S2B Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4S2B Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4S2B Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4S2B Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4S2B Timer/Counter 2 (TC2) */ + ADC_IRQn = 29, /**< 29 SAM4S2B Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4S2B Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4S2B Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4S2B CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4S2B Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4S2B USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pvReserved7; + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pvReserved13; + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pvReserved26; + void* pvReserved27; + void* pvReserved28; + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4S2B core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4S2B does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4S2B does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4S2B uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4S2B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2B_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4S2B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2B_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4S2B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2B_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4S2B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2B_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4S2B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2B_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4s2b.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4S2B */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x20000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (256u) +#define IFLASH0_NB_OF_LOCK_BITS (16u) +#define IRAM_SIZE (0x10000u) +#define IFLASH_SIZE (IFLASH0_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4S2B */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x289B07E0UL) +#define CHIP_EXID (0x0UL) +#define NB_CH_ADC (10UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4S2B */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4S2B_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2c.h new file mode 100644 index 0000000..ff44dad --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s2c.h @@ -0,0 +1,525 @@ +/** + * \file + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S2C_ +#define _SAM4S2C_ + +/** \addtogroup SAM4S2C_definitions SAM4S2C definitions + This file defines all structures and symbols for SAM4S2C: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4S2C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2C_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4S2C specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4S2C Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4S2C Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4S2C Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4S2C Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4S2C Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4S2C Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4S2C Enhanced Embedded Flash Controller 0 (EFC0) */ + UART0_IRQn = 8, /**< 8 SAM4S2C UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4S2C UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4S2C Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4S2C Parallel I/O Controller B (PIOB) */ + PIOC_IRQn = 13, /**< 13 SAM4S2C Parallel I/O Controller C (PIOC) */ + USART0_IRQn = 14, /**< 14 SAM4S2C USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4S2C USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4S2C Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4S2C Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4S2C Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4S2C Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4S2C Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4S2C Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4S2C Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4S2C Timer/Counter 2 (TC2) */ + TC3_IRQn = 26, /**< 26 SAM4S2C Timer/Counter 3 (TC3) */ + TC4_IRQn = 27, /**< 27 SAM4S2C Timer/Counter 4 (TC4) */ + TC5_IRQn = 28, /**< 28 SAM4S2C Timer/Counter 5 (TC5) */ + ADC_IRQn = 29, /**< 29 SAM4S2C Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4S2C Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4S2C Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4S2C CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4S2C Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4S2C USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pvReserved7; + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pfnPIOC_Handler; /* 13 Parallel I/O Controller C */ + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pfnTC3_Handler; /* 26 Timer/Counter 3 */ + void* pfnTC4_Handler; /* 27 Timer/Counter 4 */ + void* pfnTC5_Handler; /* 28 Timer/Counter 5 */ + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PIOC_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4S2C core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4S2C does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4S2C does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4S2C uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4S2C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2C_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_smc.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4S2C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2C_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_tc1.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_smc.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_pioc.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4S2C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2C_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_SMC (10) /**< \brief Static Memory Controller (SMC) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_PIOC (13) /**< \brief Parallel I/O Controller C (PIOC) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_TC3 (26) /**< \brief Timer/Counter 3 (TC3) */ +#define ID_TC4 (27) /**< \brief Timer/Counter 4 (TC4) */ +#define ID_TC5 (28) /**< \brief Timer/Counter 5 (TC5) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4S2C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2C_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 (0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define SMC (0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC (0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 ((Tc *)0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define SMC ((Smc *)0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC ((Pio *)0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4S2C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S2C_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4s2c.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4S2C */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x20000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (256u) +#define IFLASH0_NB_OF_LOCK_BITS (16u) +#define IRAM_SIZE (0x10000u) +#define IFLASH_SIZE (IFLASH0_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4S2C */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x28AB07E0UL) +#define CHIP_EXID (0x0UL) +#define NB_CH_ADC (15UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4S2C */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4S2C_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4a.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4a.h new file mode 100644 index 0000000..5a35486 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4a.h @@ -0,0 +1,476 @@ +/** + * \file + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S4A_ +#define _SAM4S4A_ + +/** \addtogroup SAM4S4A_definitions SAM4S4A definitions + This file defines all structures and symbols for SAM4S4A: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4S4A */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4A_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4S4A specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4S4A Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4S4A Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4S4A Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4S4A Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4S4A Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4S4A Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4S4A Enhanced Embedded Flash Controller 0 (EFC0) */ + UART0_IRQn = 8, /**< 8 SAM4S4A UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4S4A UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4S4A Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4S4A Parallel I/O Controller B (PIOB) */ + USART0_IRQn = 14, /**< 14 SAM4S4A USART 0 (USART0) */ + TWI0_IRQn = 19, /**< 19 SAM4S4A Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4S4A Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4S4A Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4S4A Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4S4A Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4S4A Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4S4A Timer/Counter 2 (TC2) */ + ADC_IRQn = 29, /**< 29 SAM4S4A Analog To Digital Converter (ADC) */ + PWM_IRQn = 31, /**< 31 SAM4S4A Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4S4A CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4S4A Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4S4A USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pvReserved7; + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pvReserved13; + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pvReserved15; + void* pvReserved16; + void* pvReserved17; + void* pvReserved18; + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pvReserved26; + void* pvReserved27; + void* pvReserved28; + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pvReserved30; + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void EFC0_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4S4A core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4S4A does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4S4A does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4S4A uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4S4A */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4A_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_crccu.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4S4A */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4A_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4S4A */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4A_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4S4A */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4A_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4S4A */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4A_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4s4a.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4S4A */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x40000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (512u) +#define IFLASH0_NB_OF_LOCK_BITS (32u) +#define IRAM_SIZE (0x10000u) +#define IFLASH_SIZE (IFLASH0_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4S4A */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x288B09E0UL) +#define CHIP_EXID (0x0UL) +#define NB_CH_ADC (7UL) +#define NB_CH_DAC (-UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4S4A */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4S4A_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4b.h new file mode 100644 index 0000000..6f14576 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4b.h @@ -0,0 +1,502 @@ +/** + * \file + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S4B_ +#define _SAM4S4B_ + +/** \addtogroup SAM4S4B_definitions SAM4S4B definitions + This file defines all structures and symbols for SAM4S4B: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4S4B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4B_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4S4B specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4S4B Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4S4B Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4S4B Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4S4B Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4S4B Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4S4B Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4S4B Enhanced Embedded Flash Controller 0 (EFC0) */ + UART0_IRQn = 8, /**< 8 SAM4S4B UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4S4B UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4S4B Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4S4B Parallel I/O Controller B (PIOB) */ + USART0_IRQn = 14, /**< 14 SAM4S4B USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4S4B USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4S4B Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4S4B Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4S4B Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4S4B Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4S4B Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4S4B Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4S4B Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4S4B Timer/Counter 2 (TC2) */ + ADC_IRQn = 29, /**< 29 SAM4S4B Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4S4B Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4S4B Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4S4B CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4S4B Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4S4B USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pvReserved7; + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pvReserved13; + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pvReserved26; + void* pvReserved27; + void* pvReserved28; + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4S4B core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4S4B does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4S4B does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4S4B uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4S4B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4B_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4S4B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4B_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4S4B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4B_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4S4B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4B_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4S4B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4B_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4s4b.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4S4B */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x40000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (512u) +#define IFLASH0_NB_OF_LOCK_BITS (32u) +#define IRAM_SIZE (0x10000u) +#define IFLASH_SIZE (IFLASH0_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4S4B */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x289B09E0UL) +#define CHIP_EXID (0x0UL) +#define NB_CH_ADC (10UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4S4B */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4S4B_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4c.h new file mode 100644 index 0000000..66b1840 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s4c.h @@ -0,0 +1,525 @@ +/** + * \file + * + * Copyright (c) 2014-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S4C_ +#define _SAM4S4C_ + +/** \addtogroup SAM4S4C_definitions SAM4S4C definitions + This file defines all structures and symbols for SAM4S4C: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4S4C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4C_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4S4C specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4S4C Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4S4C Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4S4C Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4S4C Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4S4C Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4S4C Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4S4C Enhanced Embedded Flash Controller 0 (EFC0) */ + UART0_IRQn = 8, /**< 8 SAM4S4C UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4S4C UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4S4C Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4S4C Parallel I/O Controller B (PIOB) */ + PIOC_IRQn = 13, /**< 13 SAM4S4C Parallel I/O Controller C (PIOC) */ + USART0_IRQn = 14, /**< 14 SAM4S4C USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4S4C USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4S4C Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4S4C Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4S4C Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4S4C Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4S4C Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4S4C Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4S4C Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4S4C Timer/Counter 2 (TC2) */ + TC3_IRQn = 26, /**< 26 SAM4S4C Timer/Counter 3 (TC3) */ + TC4_IRQn = 27, /**< 27 SAM4S4C Timer/Counter 4 (TC4) */ + TC5_IRQn = 28, /**< 28 SAM4S4C Timer/Counter 5 (TC5) */ + ADC_IRQn = 29, /**< 29 SAM4S4C Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4S4C Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4S4C Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4S4C CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4S4C Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4S4C USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pvReserved7; + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pfnPIOC_Handler; /* 13 Parallel I/O Controller C */ + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pfnTC3_Handler; /* 26 Timer/Counter 3 */ + void* pfnTC4_Handler; /* 27 Timer/Counter 4 */ + void* pfnTC5_Handler; /* 28 Timer/Counter 5 */ + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PIOC_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4S4C core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4S4C does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4S4C does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4S4C uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4S4C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4C_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_smc.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4S4C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4C_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_tc1.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_smc.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_pioc.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4S4C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4C_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_SMC (10) /**< \brief Static Memory Controller (SMC) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_PIOC (13) /**< \brief Parallel I/O Controller C (PIOC) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_TC3 (26) /**< \brief Timer/Counter 3 (TC3) */ +#define ID_TC4 (27) /**< \brief Timer/Counter 4 (TC4) */ +#define ID_TC5 (28) /**< \brief Timer/Counter 5 (TC5) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4S4C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4C_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 (0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define SMC (0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC (0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 ((Tc *)0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define SMC ((Smc *)0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC ((Pio *)0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4S4C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S4C_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4s4c.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4S4C */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x40000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (512u) +#define IFLASH0_NB_OF_LOCK_BITS (32u) +#define IRAM_SIZE (0x10000u) +#define IFLASH_SIZE (IFLASH0_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4S4C */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x28AB09E0UL) +#define CHIP_EXID (0x0UL) +#define NB_CH_ADC (15UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4S4C */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4S4C_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s8b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s8b.h new file mode 100644 index 0000000..297cd35 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s8b.h @@ -0,0 +1,502 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S8B_ +#define _SAM4S8B_ + +/** \addtogroup SAM4S8B_definitions SAM4S8B definitions + This file defines all structures and symbols for SAM4S8B: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4S8B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S8B_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4S8B specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4S8B Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4S8B Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4S8B Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4S8B Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4S8B Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4S8B Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4S8B Enhanced Embedded Flash Controller 0 (EFC0) */ + UART0_IRQn = 8, /**< 8 SAM4S8B UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4S8B UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4S8B Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4S8B Parallel I/O Controller B (PIOB) */ + USART0_IRQn = 14, /**< 14 SAM4S8B USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4S8B USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4S8B Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4S8B Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4S8B Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4S8B Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4S8B Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4S8B Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4S8B Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4S8B Timer/Counter 2 (TC2) */ + ADC_IRQn = 29, /**< 29 SAM4S8B Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4S8B Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4S8B Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4S8B CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4S8B Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4S8B USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pvReserved7; + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pvReserved13; + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pvReserved26; + void* pvReserved27; + void* pvReserved28; + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4S8B core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4S8B does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4S8B does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4S8B uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4S8B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S8B_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4S8B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S8B_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4S8B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S8B_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4S8B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S8B_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4S8B */ +/* ************************************************************************** */ +/** \addtogroup SAM4S8B_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4s8b.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4S8B */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x80000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (1024u) +#define IFLASH0_NB_OF_LOCK_BITS (64u) +#define IRAM_SIZE (0x20000u) +#define IFLASH_SIZE (IFLASH0_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4S8B */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x289C0AE0UL) +#define CHIP_EXID (0x0UL) +#define NB_CH_ADC (10UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4S8B */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4S8B_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s8c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s8c.h new file mode 100644 index 0000000..8f9c5bc --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4s8c.h @@ -0,0 +1,525 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4S8C_ +#define _SAM4S8C_ + +/** \addtogroup SAM4S8C_definitions SAM4S8C definitions + This file defines all structures and symbols for SAM4S8C: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4S8C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S8C_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4S8C specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4S8C Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4S8C Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4S8C Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4S8C Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4S8C Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4S8C Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4S8C Enhanced Embedded Flash Controller 0 (EFC0) */ + UART0_IRQn = 8, /**< 8 SAM4S8C UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4S8C UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4S8C Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4S8C Parallel I/O Controller B (PIOB) */ + PIOC_IRQn = 13, /**< 13 SAM4S8C Parallel I/O Controller C (PIOC) */ + USART0_IRQn = 14, /**< 14 SAM4S8C USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4S8C USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4S8C Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4S8C Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4S8C Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4S8C Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4S8C Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4S8C Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4S8C Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4S8C Timer/Counter 2 (TC2) */ + TC3_IRQn = 26, /**< 26 SAM4S8C Timer/Counter 3 (TC3) */ + TC4_IRQn = 27, /**< 27 SAM4S8C Timer/Counter 4 (TC4) */ + TC5_IRQn = 28, /**< 28 SAM4S8C Timer/Counter 5 (TC5) */ + ADC_IRQn = 29, /**< 29 SAM4S8C Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4S8C Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4S8C Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4S8C CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4S8C Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4S8C USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pvReserved7; + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pfnPIOC_Handler; /* 13 Parallel I/O Controller C */ + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pfnTC3_Handler; /* 26 Timer/Counter 3 */ + void* pfnTC4_Handler; /* 27 Timer/Counter 4 */ + void* pfnTC5_Handler; /* 28 Timer/Counter 5 */ + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PIOC_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4S8C core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4S8C does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4S8C does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4S8C uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4S8C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S8C_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_smc.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4S8C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S8C_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_tc1.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_smc.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_pioc.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4S8C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S8C_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_SMC (10) /**< \brief Static Memory Controller (SMC) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_PIOC (13) /**< \brief Parallel I/O Controller C (PIOC) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_TC3 (26) /**< \brief Timer/Counter 3 (TC3) */ +#define ID_TC4 (27) /**< \brief Timer/Counter 4 (TC4) */ +#define ID_TC5 (28) /**< \brief Timer/Counter 5 (TC5) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4S8C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S8C_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 (0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define SMC (0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC (0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 ((Tc *)0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define SMC ((Smc *)0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC ((Pio *)0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4S8C */ +/* ************************************************************************** */ +/** \addtogroup SAM4S8C_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4s8c.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4S8C */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x80000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (1024u) +#define IFLASH0_NB_OF_LOCK_BITS (64u) +#define IRAM_SIZE (0x20000u) +#define IFLASH_SIZE (IFLASH0_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4S8C */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x28AC0AE0UL) +#define CHIP_EXID (0x0UL) +#define NB_CH_ADC (15UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4S8C */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4S8C_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sa16b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sa16b.h new file mode 100644 index 0000000..2a00feb --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sa16b.h @@ -0,0 +1,506 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4SA16B_ +#define _SAM4SA16B_ + +/** \addtogroup SAM4SA16B_definitions SAM4SA16B definitions + This file defines all structures and symbols for SAM4SA16B: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4SA16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SA16B_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4SA16B specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4SA16B Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4SA16B Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4SA16B Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4SA16B Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4SA16B Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4SA16B Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4SA16B Enhanced Embedded Flash Controller 0 (EFC0) */ + UART0_IRQn = 8, /**< 8 SAM4SA16B UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4SA16B UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4SA16B Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4SA16B Parallel I/O Controller B (PIOB) */ + USART0_IRQn = 14, /**< 14 SAM4SA16B USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4SA16B USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4SA16B Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4SA16B Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4SA16B Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4SA16B Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4SA16B Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4SA16B Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4SA16B Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4SA16B Timer/Counter 2 (TC2) */ + ADC_IRQn = 29, /**< 29 SAM4SA16B Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4SA16B Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4SA16B Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4SA16B CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4SA16B Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4SA16B USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pvReserved7; + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pvReserved13; + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pvReserved26; + void* pvReserved27; + void* pvReserved28; + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4SA16B core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4SA16B does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4SA16B does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4SA16B uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4SA16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SA16B_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_cmcc.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4SA16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SA16B_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_cmcc.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4SA16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SA16B_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4SA16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SA16B_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define CMCC (0x4007C000U) /**< \brief (CMCC ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define CMCC ((Cmcc *)0x4007C000U) /**< \brief (CMCC ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4SA16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SA16B_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4sa16b.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4SA16B */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x100000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (2048u) +#define IFLASH0_NB_OF_LOCK_BITS (128u) +#define IRAM_SIZE (0x28000u) +#define IFLASH_SIZE (IFLASH0_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4SA16B */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x28970CE0UL) +#define CHIP_EXID (0x0UL) +#define NB_CH_ADC (10UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4SA16B */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4SA16B_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sa16c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sa16c.h new file mode 100644 index 0000000..ea91ecd --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sa16c.h @@ -0,0 +1,529 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4SA16C_ +#define _SAM4SA16C_ + +/** \addtogroup SAM4SA16C_definitions SAM4SA16C definitions + This file defines all structures and symbols for SAM4SA16C: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4SA16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SA16C_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4SA16C specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4SA16C Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4SA16C Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4SA16C Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4SA16C Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4SA16C Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4SA16C Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4SA16C Enhanced Embedded Flash Controller 0 (EFC0) */ + UART0_IRQn = 8, /**< 8 SAM4SA16C UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4SA16C UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4SA16C Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4SA16C Parallel I/O Controller B (PIOB) */ + PIOC_IRQn = 13, /**< 13 SAM4SA16C Parallel I/O Controller C (PIOC) */ + USART0_IRQn = 14, /**< 14 SAM4SA16C USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4SA16C USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4SA16C Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4SA16C Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4SA16C Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4SA16C Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4SA16C Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4SA16C Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4SA16C Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4SA16C Timer/Counter 2 (TC2) */ + TC3_IRQn = 26, /**< 26 SAM4SA16C Timer/Counter 3 (TC3) */ + TC4_IRQn = 27, /**< 27 SAM4SA16C Timer/Counter 4 (TC4) */ + TC5_IRQn = 28, /**< 28 SAM4SA16C Timer/Counter 5 (TC5) */ + ADC_IRQn = 29, /**< 29 SAM4SA16C Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4SA16C Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4SA16C Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4SA16C CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4SA16C Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4SA16C USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pvReserved7; + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pfnPIOC_Handler; /* 13 Parallel I/O Controller C */ + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pfnTC3_Handler; /* 26 Timer/Counter 3 */ + void* pfnTC4_Handler; /* 27 Timer/Counter 4 */ + void* pfnTC5_Handler; /* 28 Timer/Counter 5 */ + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PIOC_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4SA16C core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4SA16C does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4SA16C does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4SA16C uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4SA16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SA16C_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_cmcc.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_smc.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4SA16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SA16C_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_tc1.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_cmcc.h" +#include "instance/instance_smc.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_pioc.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4SA16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SA16C_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_SMC (10) /**< \brief Static Memory Controller (SMC) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_PIOC (13) /**< \brief Parallel I/O Controller C (PIOC) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_TC3 (26) /**< \brief Timer/Counter 3 (TC3) */ +#define ID_TC4 (27) /**< \brief Timer/Counter 4 (TC4) */ +#define ID_TC5 (28) /**< \brief Timer/Counter 5 (TC5) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4SA16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SA16C_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 (0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define CMCC (0x4007C000U) /**< \brief (CMCC ) Base Address */ +#define SMC (0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC (0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 ((Tc *)0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define CMCC ((Cmcc *)0x4007C000U) /**< \brief (CMCC ) Base Address */ +#define SMC ((Smc *)0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC ((Pio *)0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4SA16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SA16C_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4sa16c.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4SA16C */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x100000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (2048u) +#define IFLASH0_NB_OF_LOCK_BITS (128u) +#define IRAM_SIZE (0x28000u) +#define IFLASH_SIZE (IFLASH0_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4SA16C */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x28A70CE0UL) +#define CHIP_EXID (0x0UL) +#define NB_CH_ADC (15UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4SA16C */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4SA16C_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd16b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd16b.h new file mode 100644 index 0000000..8236275 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd16b.h @@ -0,0 +1,519 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4SD16B_ +#define _SAM4SD16B_ + +/** \addtogroup SAM4SD16B_definitions SAM4SD16B definitions + This file defines all structures and symbols for SAM4SD16B: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4SD16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD16B_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4SD16B specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4SD16B Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4SD16B Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4SD16B Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4SD16B Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4SD16B Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4SD16B Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4SD16B Enhanced Embedded Flash Controller 0 (EFC0) */ + EFC1_IRQn = 7, /**< 7 SAM4SD16B Enhanced Embedded Flash Controller 1 (EFC1) */ + UART0_IRQn = 8, /**< 8 SAM4SD16B UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4SD16B UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4SD16B Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4SD16B Parallel I/O Controller B (PIOB) */ + USART0_IRQn = 14, /**< 14 SAM4SD16B USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4SD16B USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4SD16B Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4SD16B Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4SD16B Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4SD16B Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4SD16B Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4SD16B Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4SD16B Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4SD16B Timer/Counter 2 (TC2) */ + ADC_IRQn = 29, /**< 29 SAM4SD16B Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4SD16B Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4SD16B Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4SD16B CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4SD16B Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4SD16B USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pfnEFC1_Handler; /* 7 Enhanced Embedded Flash Controller 1 */ + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pvReserved13; + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pvReserved26; + void* pvReserved27; + void* pvReserved28; + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void EFC1_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4SD16B core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4SD16B does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4SD16B does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4SD16B uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4SD16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD16B_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_cmcc.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4SD16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD16B_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_cmcc.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_efc1.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4SD16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD16B_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_EFC1 ( 7) /**< \brief Enhanced Embedded Flash Controller 1 (EFC1) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4SD16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD16B_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define CMCC (0x4007C000U) /**< \brief (CMCC ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define EFC1 (0x400E0C00U) /**< \brief (EFC1 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define CMCC ((Cmcc *)0x4007C000U) /**< \brief (CMCC ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define EFC1 ((Efc *)0x400E0C00U) /**< \brief (EFC1 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4SD16B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD16B_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4sd16b.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4SD16B */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x80000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (1024u) +#define IFLASH0_NB_OF_LOCK_BITS (64u) +#define IFLASH1_SIZE (0x80000u) +#define IFLASH1_PAGE_SIZE (512u) +#define IFLASH1_LOCK_REGION_SIZE (8192u) +#define IFLASH1_NB_OF_PAGES (1024u) +#define IFLASH1_NB_OF_LOCK_BITS (64u) +#define IRAM_SIZE (0x28000u) +#define IFLASH_SIZE (IFLASH0_SIZE+IFLASH1_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#if defined IFLASH0_SIZE +#define IFLASH1_ADDR (IFLASH0_ADDR+IFLASH0_SIZE) /**< Internal Flash 1 base address */ +#endif +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4SD16B */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x29970CE0UL) +#define NB_CH_ADC (10UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4SD16B */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4SD16B_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd16c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd16c.h new file mode 100644 index 0000000..520210c --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd16c.h @@ -0,0 +1,542 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4SD16C_ +#define _SAM4SD16C_ + +/** \addtogroup SAM4SD16C_definitions SAM4SD16C definitions + This file defines all structures and symbols for SAM4SD16C: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4SD16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD16C_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4SD16C specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4SD16C Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4SD16C Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4SD16C Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4SD16C Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4SD16C Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4SD16C Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4SD16C Enhanced Embedded Flash Controller 0 (EFC0) */ + EFC1_IRQn = 7, /**< 7 SAM4SD16C Enhanced Embedded Flash Controller 1 (EFC1) */ + UART0_IRQn = 8, /**< 8 SAM4SD16C UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4SD16C UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4SD16C Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4SD16C Parallel I/O Controller B (PIOB) */ + PIOC_IRQn = 13, /**< 13 SAM4SD16C Parallel I/O Controller C (PIOC) */ + USART0_IRQn = 14, /**< 14 SAM4SD16C USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4SD16C USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4SD16C Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4SD16C Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4SD16C Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4SD16C Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4SD16C Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4SD16C Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4SD16C Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4SD16C Timer/Counter 2 (TC2) */ + TC3_IRQn = 26, /**< 26 SAM4SD16C Timer/Counter 3 (TC3) */ + TC4_IRQn = 27, /**< 27 SAM4SD16C Timer/Counter 4 (TC4) */ + TC5_IRQn = 28, /**< 28 SAM4SD16C Timer/Counter 5 (TC5) */ + ADC_IRQn = 29, /**< 29 SAM4SD16C Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4SD16C Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4SD16C Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4SD16C CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4SD16C Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4SD16C USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pfnEFC1_Handler; /* 7 Enhanced Embedded Flash Controller 1 */ + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pfnPIOC_Handler; /* 13 Parallel I/O Controller C */ + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pfnTC3_Handler; /* 26 Timer/Counter 3 */ + void* pfnTC4_Handler; /* 27 Timer/Counter 4 */ + void* pfnTC5_Handler; /* 28 Timer/Counter 5 */ + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void EFC1_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PIOC_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4SD16C core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4SD16C does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4SD16C does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4SD16C uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4SD16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD16C_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_cmcc.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_smc.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4SD16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD16C_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_tc1.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_cmcc.h" +#include "instance/instance_smc.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_efc1.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_pioc.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4SD16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD16C_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_EFC1 ( 7) /**< \brief Enhanced Embedded Flash Controller 1 (EFC1) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_SMC (10) /**< \brief Static Memory Controller (SMC) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_PIOC (13) /**< \brief Parallel I/O Controller C (PIOC) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_TC3 (26) /**< \brief Timer/Counter 3 (TC3) */ +#define ID_TC4 (27) /**< \brief Timer/Counter 4 (TC4) */ +#define ID_TC5 (28) /**< \brief Timer/Counter 5 (TC5) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4SD16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD16C_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 (0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define CMCC (0x4007C000U) /**< \brief (CMCC ) Base Address */ +#define SMC (0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define EFC1 (0x400E0C00U) /**< \brief (EFC1 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC (0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 ((Tc *)0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define CMCC ((Cmcc *)0x4007C000U) /**< \brief (CMCC ) Base Address */ +#define SMC ((Smc *)0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define EFC1 ((Efc *)0x400E0C00U) /**< \brief (EFC1 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC ((Pio *)0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4SD16C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD16C_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4sd16c.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4SD16C */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x80000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (1024u) +#define IFLASH0_NB_OF_LOCK_BITS (64u) +#define IFLASH1_SIZE (0x80000u) +#define IFLASH1_PAGE_SIZE (512u) +#define IFLASH1_LOCK_REGION_SIZE (8192u) +#define IFLASH1_NB_OF_PAGES (1024u) +#define IFLASH1_NB_OF_LOCK_BITS (64u) +#define IRAM_SIZE (0x28000u) +#define IFLASH_SIZE (IFLASH0_SIZE+IFLASH1_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#if defined IFLASH0_SIZE +#define IFLASH1_ADDR (IFLASH0_ADDR+IFLASH0_SIZE) /**< Internal Flash 1 base address */ +#endif +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4SD16C */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x29A70CE0UL) +#define NB_CH_ADC (15UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4SD16C */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4SD16C_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd32b.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd32b.h new file mode 100644 index 0000000..20a15dd --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd32b.h @@ -0,0 +1,519 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4SD32B_ +#define _SAM4SD32B_ + +/** \addtogroup SAM4SD32B_definitions SAM4SD32B definitions + This file defines all structures and symbols for SAM4SD32B: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4SD32B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD32B_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4SD32B specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4SD32B Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4SD32B Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4SD32B Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4SD32B Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4SD32B Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4SD32B Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4SD32B Enhanced Embedded Flash Controller 0 (EFC0) */ + EFC1_IRQn = 7, /**< 7 SAM4SD32B Enhanced Embedded Flash Controller 1 (EFC1) */ + UART0_IRQn = 8, /**< 8 SAM4SD32B UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4SD32B UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4SD32B Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4SD32B Parallel I/O Controller B (PIOB) */ + USART0_IRQn = 14, /**< 14 SAM4SD32B USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4SD32B USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4SD32B Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4SD32B Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4SD32B Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4SD32B Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4SD32B Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4SD32B Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4SD32B Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4SD32B Timer/Counter 2 (TC2) */ + ADC_IRQn = 29, /**< 29 SAM4SD32B Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4SD32B Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4SD32B Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4SD32B CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4SD32B Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4SD32B USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pfnEFC1_Handler; /* 7 Enhanced Embedded Flash Controller 1 */ + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pvReserved13; + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pvReserved26; + void* pvReserved27; + void* pvReserved28; + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void EFC1_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4SD32B core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4SD32B does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4SD32B does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4SD32B uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4SD32B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD32B_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_cmcc.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4SD32B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD32B_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_cmcc.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_efc1.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4SD32B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD32B_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_EFC1 ( 7) /**< \brief Enhanced Embedded Flash Controller 1 (EFC1) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4SD32B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD32B_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define CMCC (0x4007C000U) /**< \brief (CMCC ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define EFC1 (0x400E0C00U) /**< \brief (EFC1 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define CMCC ((Cmcc *)0x4007C000U) /**< \brief (CMCC ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define EFC1 ((Efc *)0x400E0C00U) /**< \brief (EFC1 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4SD32B */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD32B_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4sd32b.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4SD32B */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x100000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (2048u) +#define IFLASH0_NB_OF_LOCK_BITS (128u) +#define IFLASH1_SIZE (0x100000u) +#define IFLASH1_PAGE_SIZE (512u) +#define IFLASH1_LOCK_REGION_SIZE (8192u) +#define IFLASH1_NB_OF_PAGES (2048u) +#define IFLASH1_NB_OF_LOCK_BITS (128u) +#define IRAM_SIZE (0x28000u) +#define IFLASH_SIZE (IFLASH0_SIZE+IFLASH1_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#if defined IFLASH0_SIZE +#define IFLASH1_ADDR (IFLASH0_ADDR+IFLASH0_SIZE) /**< Internal Flash 1 base address */ +#endif +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4SD32B */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x29970EE0UL) +#define NB_CH_ADC (10UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4SD32B */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4SD32B_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd32c.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd32c.h new file mode 100644 index 0000000..442ddc6 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/sam4sd32c.h @@ -0,0 +1,542 @@ +/** + * \file + * + * Copyright (c) 2012-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM4SD32C_ +#define _SAM4SD32C_ + +/** \addtogroup SAM4SD32C_definitions SAM4SD32C definitions + This file defines all structures and symbols for SAM4SD32C: + - registers and bitfields + - peripheral base address + - peripheral ID + - PIO definitions +*/ +/*@{*/ + +#ifdef __cplusplus + extern "C" { +#endif + +#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#include +#endif + +/* ************************************************************************** */ +/* CMSIS DEFINITIONS FOR SAM4SD32C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD32C_cmsis CMSIS Definitions */ +/*@{*/ + +/**< Interrupt Number Definition */ +typedef enum IRQn +{ +/****** Cortex-M4 Processor Exceptions Numbers ******************************/ + NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */ + MemoryManagement_IRQn = -12, /**< 4 Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /**< 5 Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /**< 6 Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */ +/****** SAM4SD32C specific Interrupt Numbers *********************************/ + + SUPC_IRQn = 0, /**< 0 SAM4SD32C Supply Controller (SUPC) */ + RSTC_IRQn = 1, /**< 1 SAM4SD32C Reset Controller (RSTC) */ + RTC_IRQn = 2, /**< 2 SAM4SD32C Real Time Clock (RTC) */ + RTT_IRQn = 3, /**< 3 SAM4SD32C Real Time Timer (RTT) */ + WDT_IRQn = 4, /**< 4 SAM4SD32C Watchdog Timer (WDT) */ + PMC_IRQn = 5, /**< 5 SAM4SD32C Power Management Controller (PMC) */ + EFC0_IRQn = 6, /**< 6 SAM4SD32C Enhanced Embedded Flash Controller 0 (EFC0) */ + EFC1_IRQn = 7, /**< 7 SAM4SD32C Enhanced Embedded Flash Controller 1 (EFC1) */ + UART0_IRQn = 8, /**< 8 SAM4SD32C UART 0 (UART0) */ + UART1_IRQn = 9, /**< 9 SAM4SD32C UART 1 (UART1) */ + PIOA_IRQn = 11, /**< 11 SAM4SD32C Parallel I/O Controller A (PIOA) */ + PIOB_IRQn = 12, /**< 12 SAM4SD32C Parallel I/O Controller B (PIOB) */ + PIOC_IRQn = 13, /**< 13 SAM4SD32C Parallel I/O Controller C (PIOC) */ + USART0_IRQn = 14, /**< 14 SAM4SD32C USART 0 (USART0) */ + USART1_IRQn = 15, /**< 15 SAM4SD32C USART 1 (USART1) */ + HSMCI_IRQn = 18, /**< 18 SAM4SD32C Multimedia Card Interface (HSMCI) */ + TWI0_IRQn = 19, /**< 19 SAM4SD32C Two Wire Interface 0 (TWI0) */ + TWI1_IRQn = 20, /**< 20 SAM4SD32C Two Wire Interface 1 (TWI1) */ + SPI_IRQn = 21, /**< 21 SAM4SD32C Serial Peripheral Interface (SPI) */ + SSC_IRQn = 22, /**< 22 SAM4SD32C Synchronous Serial Controller (SSC) */ + TC0_IRQn = 23, /**< 23 SAM4SD32C Timer/Counter 0 (TC0) */ + TC1_IRQn = 24, /**< 24 SAM4SD32C Timer/Counter 1 (TC1) */ + TC2_IRQn = 25, /**< 25 SAM4SD32C Timer/Counter 2 (TC2) */ + TC3_IRQn = 26, /**< 26 SAM4SD32C Timer/Counter 3 (TC3) */ + TC4_IRQn = 27, /**< 27 SAM4SD32C Timer/Counter 4 (TC4) */ + TC5_IRQn = 28, /**< 28 SAM4SD32C Timer/Counter 5 (TC5) */ + ADC_IRQn = 29, /**< 29 SAM4SD32C Analog To Digital Converter (ADC) */ + DACC_IRQn = 30, /**< 30 SAM4SD32C Digital To Analog Converter (DACC) */ + PWM_IRQn = 31, /**< 31 SAM4SD32C Pulse Width Modulation (PWM) */ + CRCCU_IRQn = 32, /**< 32 SAM4SD32C CRC Calculation Unit (CRCCU) */ + ACC_IRQn = 33, /**< 33 SAM4SD32C Analog Comparator (ACC) */ + UDP_IRQn = 34, /**< 34 SAM4SD32C USB Device Port (UDP) */ + + PERIPH_COUNT_IRQn = 35 /**< Number of peripheral IDs */ +} IRQn_Type; + +typedef struct _DeviceVectors +{ + /* Stack pointer */ + void* pvStack; + + /* Cortex-M handlers */ + void* pfnReset_Handler; + void* pfnNMI_Handler; + void* pfnHardFault_Handler; + void* pfnMemManage_Handler; + void* pfnBusFault_Handler; + void* pfnUsageFault_Handler; + void* pfnReserved1_Handler; + void* pfnReserved2_Handler; + void* pfnReserved3_Handler; + void* pfnReserved4_Handler; + void* pfnSVC_Handler; + void* pfnDebugMon_Handler; + void* pfnReserved5_Handler; + void* pfnPendSV_Handler; + void* pfnSysTick_Handler; + + /* Peripheral handlers */ + void* pfnSUPC_Handler; /* 0 Supply Controller */ + void* pfnRSTC_Handler; /* 1 Reset Controller */ + void* pfnRTC_Handler; /* 2 Real Time Clock */ + void* pfnRTT_Handler; /* 3 Real Time Timer */ + void* pfnWDT_Handler; /* 4 Watchdog Timer */ + void* pfnPMC_Handler; /* 5 Power Management Controller */ + void* pfnEFC0_Handler; /* 6 Enhanced Embedded Flash Controller 0 */ + void* pfnEFC1_Handler; /* 7 Enhanced Embedded Flash Controller 1 */ + void* pfnUART0_Handler; /* 8 UART 0 */ + void* pfnUART1_Handler; /* 9 UART 1 */ + void* pvReserved10; + void* pfnPIOA_Handler; /* 11 Parallel I/O Controller A */ + void* pfnPIOB_Handler; /* 12 Parallel I/O Controller B */ + void* pfnPIOC_Handler; /* 13 Parallel I/O Controller C */ + void* pfnUSART0_Handler; /* 14 USART 0 */ + void* pfnUSART1_Handler; /* 15 USART 1 */ + void* pvReserved16; + void* pvReserved17; + void* pfnHSMCI_Handler; /* 18 Multimedia Card Interface */ + void* pfnTWI0_Handler; /* 19 Two Wire Interface 0 */ + void* pfnTWI1_Handler; /* 20 Two Wire Interface 1 */ + void* pfnSPI_Handler; /* 21 Serial Peripheral Interface */ + void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */ + void* pfnTC0_Handler; /* 23 Timer/Counter 0 */ + void* pfnTC1_Handler; /* 24 Timer/Counter 1 */ + void* pfnTC2_Handler; /* 25 Timer/Counter 2 */ + void* pfnTC3_Handler; /* 26 Timer/Counter 3 */ + void* pfnTC4_Handler; /* 27 Timer/Counter 4 */ + void* pfnTC5_Handler; /* 28 Timer/Counter 5 */ + void* pfnADC_Handler; /* 29 Analog To Digital Converter */ + void* pfnDACC_Handler; /* 30 Digital To Analog Converter */ + void* pfnPWM_Handler; /* 31 Pulse Width Modulation */ + void* pfnCRCCU_Handler; /* 32 CRC Calculation Unit */ + void* pfnACC_Handler; /* 33 Analog Comparator */ + void* pfnUDP_Handler; /* 34 USB Device Port */ +} DeviceVectors; + +/* Cortex-M4 core handlers */ +void Reset_Handler ( void ); +void NMI_Handler ( void ); +void HardFault_Handler ( void ); +void MemManage_Handler ( void ); +void BusFault_Handler ( void ); +void UsageFault_Handler ( void ); +void SVC_Handler ( void ); +void DebugMon_Handler ( void ); +void PendSV_Handler ( void ); +void SysTick_Handler ( void ); + +/* Peripherals handlers */ +void ACC_Handler ( void ); +void ADC_Handler ( void ); +void CRCCU_Handler ( void ); +void DACC_Handler ( void ); +void EFC0_Handler ( void ); +void EFC1_Handler ( void ); +void HSMCI_Handler ( void ); +void PIOA_Handler ( void ); +void PIOB_Handler ( void ); +void PIOC_Handler ( void ); +void PMC_Handler ( void ); +void PWM_Handler ( void ); +void RSTC_Handler ( void ); +void RTC_Handler ( void ); +void RTT_Handler ( void ); +void SPI_Handler ( void ); +void SSC_Handler ( void ); +void SUPC_Handler ( void ); +void TC0_Handler ( void ); +void TC1_Handler ( void ); +void TC2_Handler ( void ); +void TC3_Handler ( void ); +void TC4_Handler ( void ); +void TC5_Handler ( void ); +void TWI0_Handler ( void ); +void TWI1_Handler ( void ); +void UART0_Handler ( void ); +void UART1_Handler ( void ); +void UDP_Handler ( void ); +void USART0_Handler ( void ); +void USART1_Handler ( void ); +void WDT_Handler ( void ); + +/** + * \brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ + +#define __CM4_REV 0x0001 /**< SAM4SD32C core revision number ([15:8] revision number, [7:0] patch number) */ +#define __MPU_PRESENT 1 /**< SAM4SD32C does provide a MPU */ +#define __FPU_PRESENT 0 /**< SAM4SD32C does not provide a FPU */ +#define __NVIC_PRIO_BITS 4 /**< SAM4SD32C uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */ + +/* + * \brief CMSIS includes + */ + +#include +#if !defined DONT_USE_CMSIS_INIT +#include "system_sam4s.h" +#endif /* DONT_USE_CMSIS_INIT */ + +/*@}*/ + +/* ************************************************************************** */ +/** SOFTWARE PERIPHERAL API DEFINITION FOR SAM4SD32C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD32C_api Peripheral Software API */ +/*@{*/ + +#include "component/component_acc.h" +#include "component/component_adc.h" +#include "component/component_chipid.h" +#include "component/component_cmcc.h" +#include "component/component_crccu.h" +#include "component/component_dacc.h" +#include "component/component_efc.h" +#include "component/component_gpbr.h" +#include "component/component_hsmci.h" +#include "component/component_matrix.h" +#include "component/component_pdc.h" +#include "component/component_pio.h" +#include "component/component_pmc.h" +#include "component/component_pwm.h" +#include "component/component_rstc.h" +#include "component/component_rtc.h" +#include "component/component_rtt.h" +#include "component/component_smc.h" +#include "component/component_spi.h" +#include "component/component_ssc.h" +#include "component/component_supc.h" +#include "component/component_tc.h" +#include "component/component_twi.h" +#include "component/component_uart.h" +#include "component/component_udp.h" +#include "component/component_usart.h" +#include "component/component_wdt.h" +/*@}*/ + +/* ************************************************************************** */ +/* REGISTER ACCESS DEFINITIONS FOR SAM4SD32C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD32C_reg Registers Access Definitions */ +/*@{*/ + +#include "instance/instance_hsmci.h" +#include "instance/instance_ssc.h" +#include "instance/instance_spi.h" +#include "instance/instance_tc0.h" +#include "instance/instance_tc1.h" +#include "instance/instance_twi0.h" +#include "instance/instance_twi1.h" +#include "instance/instance_pwm.h" +#include "instance/instance_usart0.h" +#include "instance/instance_usart1.h" +#include "instance/instance_udp.h" +#include "instance/instance_adc.h" +#include "instance/instance_dacc.h" +#include "instance/instance_acc.h" +#include "instance/instance_crccu.h" +#include "instance/instance_cmcc.h" +#include "instance/instance_smc.h" +#include "instance/instance_matrix.h" +#include "instance/instance_pmc.h" +#include "instance/instance_uart0.h" +#include "instance/instance_chipid.h" +#include "instance/instance_uart1.h" +#include "instance/instance_efc0.h" +#include "instance/instance_efc1.h" +#include "instance/instance_pioa.h" +#include "instance/instance_piob.h" +#include "instance/instance_pioc.h" +#include "instance/instance_rstc.h" +#include "instance/instance_supc.h" +#include "instance/instance_rtt.h" +#include "instance/instance_wdt.h" +#include "instance/instance_rtc.h" +#include "instance/instance_gpbr.h" +/*@}*/ + +/* ************************************************************************** */ +/* PERIPHERAL ID DEFINITIONS FOR SAM4SD32C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD32C_id Peripheral Ids Definitions */ +/*@{*/ + +#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */ +#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */ +#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */ +#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */ +#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */ +#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */ +#define ID_EFC0 ( 6) /**< \brief Enhanced Embedded Flash Controller 0 (EFC0) */ +#define ID_EFC1 ( 7) /**< \brief Enhanced Embedded Flash Controller 1 (EFC1) */ +#define ID_UART0 ( 8) /**< \brief UART 0 (UART0) */ +#define ID_UART1 ( 9) /**< \brief UART 1 (UART1) */ +#define ID_SMC (10) /**< \brief Static Memory Controller (SMC) */ +#define ID_PIOA (11) /**< \brief Parallel I/O Controller A (PIOA) */ +#define ID_PIOB (12) /**< \brief Parallel I/O Controller B (PIOB) */ +#define ID_PIOC (13) /**< \brief Parallel I/O Controller C (PIOC) */ +#define ID_USART0 (14) /**< \brief USART 0 (USART0) */ +#define ID_USART1 (15) /**< \brief USART 1 (USART1) */ +#define ID_HSMCI (18) /**< \brief Multimedia Card Interface (HSMCI) */ +#define ID_TWI0 (19) /**< \brief Two Wire Interface 0 (TWI0) */ +#define ID_TWI1 (20) /**< \brief Two Wire Interface 1 (TWI1) */ +#define ID_SPI (21) /**< \brief Serial Peripheral Interface (SPI) */ +#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */ +#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */ +#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */ +#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */ +#define ID_TC3 (26) /**< \brief Timer/Counter 3 (TC3) */ +#define ID_TC4 (27) /**< \brief Timer/Counter 4 (TC4) */ +#define ID_TC5 (28) /**< \brief Timer/Counter 5 (TC5) */ +#define ID_ADC (29) /**< \brief Analog To Digital Converter (ADC) */ +#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */ +#define ID_PWM (31) /**< \brief Pulse Width Modulation (PWM) */ +#define ID_CRCCU (32) /**< \brief CRC Calculation Unit (CRCCU) */ +#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */ +#define ID_UDP (34) /**< \brief USB Device Port (UDP) */ + +#define ID_PERIPH_COUNT (35) /**< \brief Number of peripheral IDs */ +/*@}*/ + +/* ************************************************************************** */ +/* BASE ADDRESS DEFINITIONS FOR SAM4SD32C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD32C_base Peripheral Base Address Definitions */ +/*@{*/ + +#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) +#define HSMCI (0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI (0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC (0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI (0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI (0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 (0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 (0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 (0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 (0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 (0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 (0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM (0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM (0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 (0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 (0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 (0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 (0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP (0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC (0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC (0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC (0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC (0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC (0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU (0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define CMCC (0x4007C000U) /**< \brief (CMCC ) Base Address */ +#define SMC (0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX (0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC (0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 (0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 (0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID (0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 (0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 (0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 (0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define EFC1 (0x400E0C00U) /**< \brief (EFC1 ) Base Address */ +#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA (0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC (0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC (0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC (0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT (0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT (0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC (0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR (0x400E1490U) /**< \brief (GPBR ) Base Address */ +#else +#define HSMCI ((Hsmci *)0x40000000U) /**< \brief (HSMCI ) Base Address */ +#define PDC_HSMCI ((Pdc *)0x40000100U) /**< \brief (PDC_HSMCI ) Base Address */ +#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */ +#define PDC_SSC ((Pdc *)0x40004100U) /**< \brief (PDC_SSC ) Base Address */ +#define SPI ((Spi *)0x40008000U) /**< \brief (SPI ) Base Address */ +#define PDC_SPI ((Pdc *)0x40008100U) /**< \brief (PDC_SPI ) Base Address */ +#define TC0 ((Tc *)0x40010000U) /**< \brief (TC0 ) Base Address */ +#define TC1 ((Tc *)0x40014000U) /**< \brief (TC1 ) Base Address */ +#define TWI0 ((Twi *)0x40018000U) /**< \brief (TWI0 ) Base Address */ +#define PDC_TWI0 ((Pdc *)0x40018100U) /**< \brief (PDC_TWI0 ) Base Address */ +#define TWI1 ((Twi *)0x4001C000U) /**< \brief (TWI1 ) Base Address */ +#define PDC_TWI1 ((Pdc *)0x4001C100U) /**< \brief (PDC_TWI1 ) Base Address */ +#define PWM ((Pwm *)0x40020000U) /**< \brief (PWM ) Base Address */ +#define PDC_PWM ((Pdc *)0x40020100U) /**< \brief (PDC_PWM ) Base Address */ +#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0 ) Base Address */ +#define PDC_USART0 ((Pdc *)0x40024100U) /**< \brief (PDC_USART0) Base Address */ +#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1 ) Base Address */ +#define PDC_USART1 ((Pdc *)0x40028100U) /**< \brief (PDC_USART1) Base Address */ +#define UDP ((Udp *)0x40034000U) /**< \brief (UDP ) Base Address */ +#define ADC ((Adc *)0x40038000U) /**< \brief (ADC ) Base Address */ +#define PDC_ADC ((Pdc *)0x40038100U) /**< \brief (PDC_ADC ) Base Address */ +#define DACC ((Dacc *)0x4003C000U) /**< \brief (DACC ) Base Address */ +#define PDC_DACC ((Pdc *)0x4003C100U) /**< \brief (PDC_DACC ) Base Address */ +#define ACC ((Acc *)0x40040000U) /**< \brief (ACC ) Base Address */ +#define CRCCU ((Crccu *)0x40044000U) /**< \brief (CRCCU ) Base Address */ +#define CMCC ((Cmcc *)0x4007C000U) /**< \brief (CMCC ) Base Address */ +#define SMC ((Smc *)0x400E0000U) /**< \brief (SMC ) Base Address */ +#define MATRIX ((Matrix *)0x400E0200U) /**< \brief (MATRIX ) Base Address */ +#define PMC ((Pmc *)0x400E0400U) /**< \brief (PMC ) Base Address */ +#define UART0 ((Uart *)0x400E0600U) /**< \brief (UART0 ) Base Address */ +#define PDC_UART0 ((Pdc *)0x400E0700U) /**< \brief (PDC_UART0 ) Base Address */ +#define CHIPID ((Chipid *)0x400E0740U) /**< \brief (CHIPID ) Base Address */ +#define UART1 ((Uart *)0x400E0800U) /**< \brief (UART1 ) Base Address */ +#define PDC_UART1 ((Pdc *)0x400E0900U) /**< \brief (PDC_UART1 ) Base Address */ +#define EFC0 ((Efc *)0x400E0A00U) /**< \brief (EFC0 ) Base Address */ +#define EFC1 ((Efc *)0x400E0C00U) /**< \brief (EFC1 ) Base Address */ +#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */ +#define PDC_PIOA ((Pdc *)0x400E0F68U) /**< \brief (PDC_PIOA ) Base Address */ +#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */ +#define PIOC ((Pio *)0x400E1200U) /**< \brief (PIOC ) Base Address */ +#define RSTC ((Rstc *)0x400E1400U) /**< \brief (RSTC ) Base Address */ +#define SUPC ((Supc *)0x400E1410U) /**< \brief (SUPC ) Base Address */ +#define RTT ((Rtt *)0x400E1430U) /**< \brief (RTT ) Base Address */ +#define WDT ((Wdt *)0x400E1450U) /**< \brief (WDT ) Base Address */ +#define RTC ((Rtc *)0x400E1460U) /**< \brief (RTC ) Base Address */ +#define GPBR ((Gpbr *)0x400E1490U) /**< \brief (GPBR ) Base Address */ +#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */ +/*@}*/ + +/* ************************************************************************** */ +/* PIO DEFINITIONS FOR SAM4SD32C */ +/* ************************************************************************** */ +/** \addtogroup SAM4SD32C_pio Peripheral Pio Definitions */ +/*@{*/ + +#include "pio/pio_sam4sd32c.h" +/*@}*/ + +/* ************************************************************************** */ +/* MEMORY MAPPING DEFINITIONS FOR SAM4SD32C */ +/* ************************************************************************** */ + +#define IFLASH0_SIZE (0x100000u) +#define IFLASH0_PAGE_SIZE (512u) +#define IFLASH0_LOCK_REGION_SIZE (8192u) +#define IFLASH0_NB_OF_PAGES (2048u) +#define IFLASH0_NB_OF_LOCK_BITS (128u) +#define IFLASH1_SIZE (0x100000u) +#define IFLASH1_PAGE_SIZE (512u) +#define IFLASH1_LOCK_REGION_SIZE (8192u) +#define IFLASH1_NB_OF_PAGES (2048u) +#define IFLASH1_NB_OF_LOCK_BITS (128u) +#define IRAM_SIZE (0x28000u) +#define IFLASH_SIZE (IFLASH0_SIZE+IFLASH1_SIZE) + +#define IFLASH0_ADDR (0x00400000u) /**< Internal Flash 0 base address */ +#if defined IFLASH0_SIZE +#define IFLASH1_ADDR (IFLASH0_ADDR+IFLASH0_SIZE) /**< Internal Flash 1 base address */ +#endif +#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */ +#define IRAM_ADDR (0x20000000u) /**< Internal RAM base address */ +#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */ +#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */ +#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */ +#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */ + +/* ************************************************************************** */ +/* MISCELLANEOUS DEFINITIONS FOR SAM4SD32C */ +/* ************************************************************************** */ + +#define CHIP_JTAGID (0x05B3203FUL) +#define CHIP_CIDR (0x29A70EE0UL) +#define NB_CH_ADC (15UL) +#define NB_CH_DAC (2UL) +#define USB_DEVICE_MAX_EP (8UL) + +/* ************************************************************************** */ +/* ELECTRICAL DEFINITIONS FOR SAM4SD32C */ +/* ************************************************************************** */ + +/* Device characteristics */ +#define CHIP_FREQ_SLCK_RC_MIN (20000UL) +#define CHIP_FREQ_SLCK_RC (32000UL) +#define CHIP_FREQ_SLCK_RC_MAX (44000UL) +#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL) +#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL) +#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL) +#define CHIP_FREQ_CPU_MAX (120000000UL) +#define CHIP_FREQ_XTAL_32K (32768UL) + +/* Embedded Flash Write Wait State */ +#define CHIP_FLASH_WRITE_WAIT_STATE (6U) + +/* Embedded Flash Read Wait State (VDDCORE set at 1.08V and VDDIO 3.3V) */ +#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */ +#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */ +#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */ +#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */ +#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */ +#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */ + +/* HYSTeresis levels: please refer to Electrical Characteristics */ +#define ACC_ACR_HYST_50MV_MAX (0x01UL) +#define ACC_ACR_HYST_90MV_MAX (0x11UL) + +#ifdef __cplusplus +} +#endif + +/*@}*/ + +#endif /* _SAM4SD32C_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/system_sam4s.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/system_sam4s.h new file mode 100644 index 0000000..31ff2a6 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/include/system_sam4s.h @@ -0,0 +1,78 @@ +/** + * \file + * + * \brief Provides the low-level initialization functions that called + * on chip startup. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef SYSTEM_SAM4S_H_INCLUDED +#define SYSTEM_SAM4S_H_INCLUDED + +/* @cond 0 */ +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/* @endcond */ + +#include + +extern uint32_t SystemCoreClock; /* System Clock Frequency (Core Clock) */ + +/** + * @brief Setup the microcontroller system. + * Initialize the System and update the SystemCoreClock variable. + */ +void SystemInit(void); + +/** + * @brief Updates the SystemCoreClock with current core Clock + * retrieved from cpu registers. + */ +void SystemCoreClockUpdate(void); + +/** + * Initialize flash. + */ +void system_init_flash(uint32_t dw_clk); + +/* @cond 0 */ +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/* @endcond */ + +#endif /* SYSTEM_SAM4S_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/source/templates/gcc/startup_sam4s.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/source/templates/gcc/startup_sam4s.c new file mode 100644 index 0000000..b89ebd5 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/source/templates/gcc/startup_sam4s.c @@ -0,0 +1,266 @@ +/** + * \file + * + * \brief Startup file for SAM4S. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "sam4s.h" +#include "system_sam4s.h" + +/* Initialize segments */ +extern uint32_t _sfixed; +extern uint32_t _efixed; +extern uint32_t _etext; +extern uint32_t _srelocate; +extern uint32_t _erelocate; +extern uint32_t _szero; +extern uint32_t _ezero; +extern uint32_t _sstack; +extern uint32_t _estack; + +/** \cond DOXYGEN_SHOULD_SKIP_THIS */ +int main(void); +/** \endcond */ + +void __libc_init_array(void); + +/* Default empty handler */ +void Dummy_Handler(void); + +/* Cortex-M4 core handlers */ +void NMI_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void HardFault_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void MemManage_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void BusFault_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void UsageFault_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void SVC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void DebugMon_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void PendSV_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void SysTick_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); + +/* Peripherals handlers */ +void SUPC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void RSTC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void RTC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void RTT_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void WDT_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void PMC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void EFC0_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#ifdef _SAM4S_EFC1_INSTANCE_ +void EFC1_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif /* _SAM4S_EFC1_INSTANCE_ */ +void UART0_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void UART1_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void PIOA_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void PIOB_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#ifdef _SAM4S_PIOC_INSTANCE_ +void PIOC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif /* _SAM4S_PIOC_INSTANCE_ */ +void USART0_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#ifdef _SAM4S_USART1_INSTANCE_ +void USART1_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif /* _SAM4S_USART1_INSTANCE_ */ +#ifdef _SAM4S_HSMCI_INSTANCE_ +void HSMCI_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif /* _SAM4S_HSMCI_INSTANCE_ */ +void TWI0_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void TWI1_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void SPI_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void SSC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void TC0_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void TC1_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void TC2_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#ifdef _SAM4S_TC1_INSTANCE_ +void TC3_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif /* _SAM4S_TC1_INSTANCE_ */ +#ifdef _SAM4S_TC1_INSTANCE_ +void TC4_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif /* _SAM4S_TC1_INSTANCE_ */ +#ifdef _SAM4S_TC1_INSTANCE_ +void TC5_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif /* _SAM4S_TC1_INSTANCE_ */ +void ADC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#ifdef _SAM4S_DACC_INSTANCE_ +void DACC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +#endif /* _SAM4S_DACC_INSTANCE_ */ +void PWM_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void CRCCU_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void ACC_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); +void UDP_Handler ( void ) __attribute__ ((weak, alias("Dummy_Handler"))); + +/* Exception Table */ +__attribute__ ((section(".vectors"))) +const DeviceVectors exception_table = { + + /* Configure Initial Stack Pointer, using linker-generated symbols */ + .pvStack = (void*) (&_estack), + + .pfnReset_Handler = (void*) Reset_Handler, + .pfnNMI_Handler = (void*) NMI_Handler, + .pfnHardFault_Handler = (void*) HardFault_Handler, + .pfnMemManage_Handler = (void*) MemManage_Handler, + .pfnBusFault_Handler = (void*) BusFault_Handler, + .pfnUsageFault_Handler = (void*) UsageFault_Handler, + .pfnReserved1_Handler = (void*) (0UL), /* Reserved */ + .pfnReserved2_Handler = (void*) (0UL), /* Reserved */ + .pfnReserved3_Handler = (void*) (0UL), /* Reserved */ + .pfnReserved4_Handler = (void*) (0UL), /* Reserved */ + .pfnSVC_Handler = (void*) SVC_Handler, + .pfnDebugMon_Handler = (void*) DebugMon_Handler, + .pfnReserved5_Handler = (void*) (0UL), /* Reserved */ + .pfnPendSV_Handler = (void*) PendSV_Handler, + .pfnSysTick_Handler = (void*) SysTick_Handler, + + /* Configurable interrupts */ + .pfnSUPC_Handler = (void*) SUPC_Handler, /* 0 Supply Controller */ + .pfnRSTC_Handler = (void*) RSTC_Handler, /* 1 Reset Controller */ + .pfnRTC_Handler = (void*) RTC_Handler, /* 2 Real Time Clock */ + .pfnRTT_Handler = (void*) RTT_Handler, /* 3 Real Time Timer */ + .pfnWDT_Handler = (void*) WDT_Handler, /* 4 Watchdog Timer */ + .pfnPMC_Handler = (void*) PMC_Handler, /* 5 Power Management Controller */ + .pfnEFC0_Handler = (void*) EFC0_Handler, /* 6 Enhanced Embedded Flash Controller 0 */ +#ifdef _SAM4S_EFC1_INSTANCE_ + .pfnEFC1_Handler = (void*) EFC1_Handler, /* 7 Enhanced Embedded Flash Controller 1 */ +#else + .pvReserved7 = (void*) (0UL), /* 7 Reserved */ +#endif /* _SAM4S_EFC1_INSTANCE_ */ + .pfnUART0_Handler = (void*) UART0_Handler, /* 8 UART 0 */ + .pfnUART1_Handler = (void*) UART1_Handler, /* 9 UART 1 */ + .pvReserved10 = (void*) (0UL), /* 10 Reserved */ + .pfnPIOA_Handler = (void*) PIOA_Handler, /* 11 Parallel I/O Controller A */ + .pfnPIOB_Handler = (void*) PIOB_Handler, /* 12 Parallel I/O Controller B */ +#ifdef _SAM4S_PIOC_INSTANCE_ + .pfnPIOC_Handler = (void*) PIOC_Handler, /* 13 Parallel I/O Controller C */ +#else + .pvReserved13 = (void*) (0UL), /* 13 Reserved */ +#endif /* _SAM4S_PIOC_INSTANCE_ */ + .pfnUSART0_Handler = (void*) USART0_Handler, /* 14 USART 0 */ +#ifdef _SAM4S_USART1_INSTANCE_ + .pfnUSART1_Handler = (void*) USART1_Handler, /* 15 USART 1 */ +#else + .pvReserved15 = (void*) (0UL), /* 15 Reserved */ +#endif /* _SAM4S_USART1_INSTANCE_ */ + .pvReserved16 = (void*) (0UL), /* 16 Reserved */ + .pvReserved17 = (void*) (0UL), /* 17 Reserved */ +#ifdef _SAM4S_HSMCI_INSTANCE_ + .pfnHSMCI_Handler = (void*) HSMCI_Handler, /* 18 Multimedia Card Interface */ +#else + .pvReserved18 = (void*) (0UL), /* 18 Reserved */ +#endif /* _SAM4S_HSMCI_INSTANCE_ */ + .pfnTWI0_Handler = (void*) TWI0_Handler, /* 19 Two Wire Interface 0 */ + .pfnTWI1_Handler = (void*) TWI1_Handler, /* 20 Two Wire Interface 1 */ + .pfnSPI_Handler = (void*) SPI_Handler, /* 21 Serial Peripheral Interface */ + .pfnSSC_Handler = (void*) SSC_Handler, /* 22 Synchronous Serial Controller */ + .pfnTC0_Handler = (void*) TC0_Handler, /* 23 Timer/Counter 0 */ + .pfnTC1_Handler = (void*) TC1_Handler, /* 24 Timer/Counter 1 */ + .pfnTC2_Handler = (void*) TC2_Handler, /* 25 Timer/Counter 2 */ +#ifdef _SAM4S_TC1_INSTANCE_ + .pfnTC3_Handler = (void*) TC3_Handler, /* 26 Timer/Counter 3 */ +#else + .pvReserved26 = (void*) (0UL), /* 26 Reserved */ +#endif /* _SAM4S_TC1_INSTANCE_ */ +#ifdef _SAM4S_TC1_INSTANCE_ + .pfnTC4_Handler = (void*) TC4_Handler, /* 27 Timer/Counter 4 */ +#else + .pvReserved27 = (void*) (0UL), /* 27 Reserved */ +#endif /* _SAM4S_TC1_INSTANCE_ */ +#ifdef _SAM4S_TC1_INSTANCE_ + .pfnTC5_Handler = (void*) TC5_Handler, /* 28 Timer/Counter 5 */ +#else + .pvReserved28 = (void*) (0UL), /* 28 Reserved */ +#endif /* _SAM4S_TC1_INSTANCE_ */ + .pfnADC_Handler = (void*) ADC_Handler, /* 29 Analog To Digital Converter */ +#ifdef _SAM4S_DACC_INSTANCE_ + .pfnDACC_Handler = (void*) DACC_Handler, /* 30 Digital To Analog Converter */ +#else + .pvReserved30 = (void*) (0UL), /* 30 Reserved */ +#endif /* _SAM4S_DACC_INSTANCE_ */ + .pfnPWM_Handler = (void*) PWM_Handler, /* 31 Pulse Width Modulation */ + .pfnCRCCU_Handler = (void*) CRCCU_Handler, /* 32 CRC Calculation Unit */ + .pfnACC_Handler = (void*) ACC_Handler, /* 33 Analog Comparator */ + .pfnUDP_Handler = (void*) UDP_Handler /* 34 USB Device Port */ +}; + +/** + * \brief This is the code that gets called on processor reset. + * To initialize the device, and call the main() routine. + */ +void Reset_Handler(void) +{ + uint32_t *pSrc, *pDest; + + /* Initialize the relocate segment */ + pSrc = &_etext; + pDest = &_srelocate; + + if (pSrc > pDest) { + for (; pDest < &_erelocate;) { + *pDest++ = *pSrc++; + } + } else if (pSrc < pDest) { + uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate; + pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1; + pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1; + for (;nb_bytes;nb_bytes -= 4) { + *pDest-- = *pSrc--; + } + } + __NOP(); + + /* Clear the zero segment */ + for (pDest = &_szero; pDest < &_ezero;) { + *pDest++ = 0; + } + + /* Set the vector table base address */ + pSrc = (uint32_t *) & _sfixed; + SCB->VTOR = ((uint32_t) pSrc); + + /* Initialize the C library */ + __libc_init_array(); + + /* Branch to main function */ + main(); + + /* Infinite loop */ + while (1); +} + +/** + * \brief Default interrupt handler for unused IRQs. + */ +void Dummy_Handler(void) +{ + while (1) { + } +} diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/source/templates/system_sam4s.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/source/templates/system_sam4s.c new file mode 100644 index 0000000..93a5a06 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/cmsis/sam4s/source/templates/system_sam4s.c @@ -0,0 +1,238 @@ +/** + * \file + * + * \brief Provides the low-level initialization functions that called + * on chip startup. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include "sam4s.h" + +/* @cond 0 */ +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/* @endcond */ + +/* External oscillator definition, to be overriden by application */ +#define CHIP_FREQ_XTAL_12M (12000000UL) + +#if (!defined CHIP_FREQ_XTAL) +# define CHIP_FREQ_XTAL CHIP_FREQ_XTAL_12M +#endif + +/* Clock Settings (4MHz) using Internal Fast RC */ +uint32_t SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ; + +/** + * \brief Setup the microcontroller system. + * + * Initialize the System and update the SystemFrequency variable. + */ +void SystemInit( void ) +{ + /* + * TODO: + * Add code to initialize the system according to your application. + * + * For SAM4S, the internal 4MHz fast RC oscillator is the default clock + * selected at system reset state. + */ + + /* Set FWS according to default clock configuration */ + EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE; +#if defined(ID_EFC1) + EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE; +#endif +} + +/** + * \brief Get Core Clock Frequency. + */ +void SystemCoreClockUpdate( void ) +{ + /* Determine clock frequency according to clock register values */ + switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) { + case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */ + if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) { + SystemCoreClock = CHIP_FREQ_XTAL_32K; + } else { + SystemCoreClock = CHIP_FREQ_SLCK_RC; + } + break; + + case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */ + if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) { + SystemCoreClock = CHIP_FREQ_XTAL; + } else { + SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ; + + switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) { + case CKGR_MOR_MOSCRCF_4_MHz: + SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ; + break; + + case CKGR_MOR_MOSCRCF_8_MHz: + SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ; + break; + + case CKGR_MOR_MOSCRCF_12_MHz: + SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ; + break; + + default: + break; + } + } + break; + + case PMC_MCKR_CSS_PLLA_CLK: /* PLLA clock */ + case PMC_MCKR_CSS_PLLB_CLK: /* PLLB clock */ + if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) { + SystemCoreClock = CHIP_FREQ_XTAL; + } else { + SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ; + + switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) { + case CKGR_MOR_MOSCRCF_4_MHz: + SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ; + break; + + case CKGR_MOR_MOSCRCF_8_MHz: + SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ; + break; + + case CKGR_MOR_MOSCRCF_12_MHz: + SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ; + break; + + default: + break; + } + } + + if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == + PMC_MCKR_CSS_PLLA_CLK ) { + SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) + >> CKGR_PLLAR_MULA_Pos) + 1U); + SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) + >> CKGR_PLLAR_DIVA_Pos)); + } else { + SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk) + >> CKGR_PLLBR_MULB_Pos) + 1U); + SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk) + >> CKGR_PLLBR_DIVB_Pos)); + } + break; + + default: + break; + } + + if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) { + SystemCoreClock /= 3U; + } else { + SystemCoreClock >>= + ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos); + } +} + +/** + * \brief Initialize flash wait state according to operating frequency. + * + * \param ul_clk System clock frequency. + */ +void system_init_flash( uint32_t ul_clk ) +{ + /* Set FWS for embedded Flash access according to operating frequency */ +#if !defined(ID_EFC1) + if ( ul_clk < CHIP_FREQ_FWS_0 ) { + EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE; + } else { + if ( ul_clk < CHIP_FREQ_FWS_1 ) { + EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE; + } else { + if ( ul_clk < CHIP_FREQ_FWS_2 ) { + EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE; + } else { + if ( ul_clk < CHIP_FREQ_FWS_3 ) { + EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE; + } else { + if ( ul_clk < CHIP_FREQ_FWS_4 ) { + EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE; + } else { + EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE; + } + } + } + } + } +#else + if ( ul_clk < CHIP_FREQ_FWS_0 ) { + EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE; + EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE; + } else { + if ( ul_clk < CHIP_FREQ_FWS_1 ) { + EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE; + EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE; + } else { + if ( ul_clk < CHIP_FREQ_FWS_2 ) { + EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE; + EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE; + } else { + if ( ul_clk < CHIP_FREQ_FWS_3 ) { + EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE; + EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE; + } else { + if ( ul_clk < CHIP_FREQ_FWS_4 ) { + EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE; + EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE; + } else { + EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE; + EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE; + } + } + } + } + } +#endif +} + +/* @cond 0 */ +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/* @endcond */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/compiler.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/compiler.h new file mode 100644 index 0000000..67cd4eb --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/compiler.h @@ -0,0 +1,1189 @@ +/** + * \file + * + * \brief Commonly used includes, types and macros. + * + * Copyright (c) 2010-2019 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef UTILS_COMPILER_H +#define UTILS_COMPILER_H + +/** + * \defgroup group_sam_utils Compiler abstraction layer and code utilities + * + * Compiler abstraction layer and code utilities for AT91SAM. + * This module provides various abstraction layers and utilities to make code compatible between different compilers. + * + * \{ + */ +#include + +#if (defined __ICCARM__) +# include +#endif + +#include +#include "preprocessor.h" + +#include + +//_____ D E C L A R A T I O N S ____________________________________________ + +#ifndef __ASSEMBLY__ // Not defined for assembling. + +#include +#include +#include +#include + +#ifdef __ICCARM__ +/*! \name Compiler Keywords + * + * Port of some keywords from GCC to IAR Embedded Workbench. + */ +//! @{ +#define __asm__ asm +#define __inline__ inline +#define __volatile__ +//! @} + +#endif + +#define FUNC_PTR void * +/** + * \def UNUSED + * \brief Marking \a v as a unused parameter or value. + */ +#define UNUSED(v) (void)(v) + +/** + * \def unused + * \brief Marking \a v as a unused parameter or value. + */ +#define unused(v) do { (void)(v); } while(0) + +/** + * \def barrier + * \brief Memory barrier + */ +#define barrier() __DMB() + +/** + * \brief Emit the compiler pragma \a arg. + * + * \param arg The pragma directive as it would appear after \e \#pragma + * (i.e. not stringified). + */ +#define COMPILER_PRAGMA(arg) _Pragma(#arg) + +/** + * \def COMPILER_PACK_SET(alignment) + * \brief Set maximum alignment for subsequent struct and union + * definitions to \a alignment. + */ +#define COMPILER_PACK_SET(alignment) COMPILER_PRAGMA(pack(alignment)) + +/** + * \def COMPILER_PACK_RESET() + * \brief Set default alignment for subsequent struct and union + * definitions. + */ +#define COMPILER_PACK_RESET() COMPILER_PRAGMA(pack()) + + +/** + * \brief Set aligned boundary. + */ +#if (defined __GNUC__) || (defined __CC_ARM) +# define COMPILER_ALIGNED(a) __attribute__((__aligned__(a))) +#elif (defined __ICCARM__) +# define COMPILER_ALIGNED(a) COMPILER_PRAGMA(data_alignment = a) +#endif + +/** + * \brief Set word-aligned boundary. + */ +#if (defined __GNUC__) || defined(__CC_ARM) +#define COMPILER_WORD_ALIGNED __attribute__((__aligned__(4))) +#elif (defined __ICCARM__) +#define COMPILER_WORD_ALIGNED COMPILER_PRAGMA(data_alignment = 4) +#endif + +/** + * \def __always_inline + * \brief The function should always be inlined. + * + * This annotation instructs the compiler to ignore its inlining + * heuristics and inline the function no matter how big it thinks it + * becomes. + */ +#if defined(__CC_ARM) +# define __always_inline __forceinline +#elif (defined __GNUC__) +#ifdef __always_inline +# undef __always_inline +#endif +# define __always_inline inline __attribute__((__always_inline__)) +#elif (defined __ICCARM__) +# define __always_inline _Pragma("inline=forced") +#endif + +/** + * \def __no_inline + * \brief The function should not be inlined. + * + * This annotation instructs the compiler to ignore its inlining + * heuristics and not inline the function. + */ +#if defined(__CC_ARM) +# define __no_inline __attribute__((noinline)) +#elif (defined __GNUC__) +# define __no_inline __attribute__((__noinline__)) +#elif (defined __ICCARM__) +# define __no_inline _Pragma("inline=never") +#endif + +/*! \brief This macro is used to test fatal errors. + * + * The macro tests if the expression is false. If it is, a fatal error is + * detected and the application hangs up. If TEST_SUITE_DEFINE_ASSERT_MACRO + * is defined, a unit test version of the macro is used, to allow execution + * of further tests after a false expression. + * + * \param expr Expression to evaluate and supposed to be nonzero. + */ +#if defined(_ASSERT_ENABLE_) +# if defined(TEST_SUITE_DEFINE_ASSERT_MACRO) + // Assert() is defined in unit_test/suite.h +# include "unit_test/suite.h" +# else +#undef TEST_SUITE_DEFINE_ASSERT_MACRO +# define Assert(expr) \ + {\ + if (!(expr)) while (true);\ + } +# endif +#else +# define Assert(expr) ((void) 0) +#endif + +/* Define WEAK attribute */ +#if defined ( __CC_ARM ) /* Keil µVision 4 */ +# define WEAK __attribute__ ((weak)) +#elif defined ( __ICCARM__ ) /* IAR Ewarm 5.41+ */ +# define WEAK __weak +#elif defined ( __GNUC__ ) /* GCC CS3 2009q3-68 */ +# define WEAK __attribute__ ((weak)) +#endif + +/* Define NO_INIT attribute */ +#if defined ( __CC_ARM ) +# define NO_INIT __attribute__((zero_init)) +#elif defined ( __ICCARM__ ) +# define NO_INIT __no_init +#elif defined ( __GNUC__ ) +# define NO_INIT __attribute__((section(".no_init"))) +#endif + +/* Define RAMFUNC attribute */ +#if defined ( __CC_ARM ) /* Keil µVision 4 */ +# define RAMFUNC __attribute__ ((section(".ramfunc"))) +#elif defined ( __ICCARM__ ) /* IAR Ewarm 5.41+ */ +# define RAMFUNC __ramfunc +#elif defined ( __GNUC__ ) /* GCC CS3 2009q3-68 */ +# define RAMFUNC __attribute__ ((section(".ramfunc"))) +#endif + +/* Define OPTIMIZE_HIGH attribute */ +#if defined ( __CC_ARM ) /* Keil µVision 4 */ +# define OPTIMIZE_HIGH _Pragma("O3") +#elif defined ( __ICCARM__ ) /* IAR Ewarm 5.41+ */ +# define OPTIMIZE_HIGH _Pragma("optimize=high") +#elif defined ( __GNUC__ ) /* GCC CS3 2009q3-68 */ +# define OPTIMIZE_HIGH __attribute__((optimize("s"))) +#endif + +#include "interrupt.h" + +/*! \name Usual Types + */ +//! @{ +typedef unsigned char Bool; //!< Boolean. +#ifndef __cplusplus +#if !defined(__bool_true_false_are_defined) +typedef unsigned char bool; //!< Boolean. +#endif +#endif +typedef int8_t S8 ; //!< 8-bit signed integer. +typedef uint8_t U8 ; //!< 8-bit unsigned integer. +typedef int16_t S16; //!< 16-bit signed integer. +typedef uint16_t U16; //!< 16-bit unsigned integer. +typedef uint16_t le16_t; +typedef uint16_t be16_t; +typedef int32_t S32; //!< 32-bit signed integer. +typedef uint32_t U32; //!< 32-bit unsigned integer. +typedef uint32_t le32_t; +typedef uint32_t be32_t; +typedef int64_t S64; //!< 64-bit signed integer. +typedef uint64_t U64; //!< 64-bit unsigned integer. +typedef float F32; //!< 32-bit floating-point number. +typedef double F64; //!< 64-bit floating-point number. +typedef uint32_t iram_size_t; +//! @} + + +/*! \name Status Types + */ +//! @{ +typedef bool Status_bool_t; //!< Boolean status. +typedef U8 Status_t; //!< 8-bit-coded status. +//! @} + + +/*! \name Aliasing Aggregate Types + */ +//! @{ + +//! 16-bit union. +typedef union +{ + S16 s16 ; + U16 u16 ; + S8 s8 [2]; + U8 u8 [2]; +} Union16; + +//! 32-bit union. +typedef union +{ + S32 s32 ; + U32 u32 ; + S16 s16[2]; + U16 u16[2]; + S8 s8 [4]; + U8 u8 [4]; +} Union32; + +//! 64-bit union. +typedef union +{ + S64 s64 ; + U64 u64 ; + S32 s32[2]; + U32 u32[2]; + S16 s16[4]; + U16 u16[4]; + S8 s8 [8]; + U8 u8 [8]; +} Union64; + +//! Union of pointers to 64-, 32-, 16- and 8-bit unsigned integers. +typedef union +{ + S64 *s64ptr; + U64 *u64ptr; + S32 *s32ptr; + U32 *u32ptr; + S16 *s16ptr; + U16 *u16ptr; + S8 *s8ptr ; + U8 *u8ptr ; +} UnionPtr; + +//! Union of pointers to volatile 64-, 32-, 16- and 8-bit unsigned integers. +typedef union +{ + volatile S64 *s64ptr; + volatile U64 *u64ptr; + volatile S32 *s32ptr; + volatile U32 *u32ptr; + volatile S16 *s16ptr; + volatile U16 *u16ptr; + volatile S8 *s8ptr ; + volatile U8 *u8ptr ; +} UnionVPtr; + +//! Union of pointers to constant 64-, 32-, 16- and 8-bit unsigned integers. +typedef union +{ + const S64 *s64ptr; + const U64 *u64ptr; + const S32 *s32ptr; + const U32 *u32ptr; + const S16 *s16ptr; + const U16 *u16ptr; + const S8 *s8ptr ; + const U8 *u8ptr ; +} UnionCPtr; + +//! Union of pointers to constant volatile 64-, 32-, 16- and 8-bit unsigned integers. +typedef union +{ + const volatile S64 *s64ptr; + const volatile U64 *u64ptr; + const volatile S32 *s32ptr; + const volatile U32 *u32ptr; + const volatile S16 *s16ptr; + const volatile U16 *u16ptr; + const volatile S8 *s8ptr ; + const volatile U8 *u8ptr ; +} UnionCVPtr; + +//! Structure of pointers to 64-, 32-, 16- and 8-bit unsigned integers. +typedef struct +{ + S64 *s64ptr; + U64 *u64ptr; + S32 *s32ptr; + U32 *u32ptr; + S16 *s16ptr; + U16 *u16ptr; + S8 *s8ptr ; + U8 *u8ptr ; +} StructPtr; + +//! Structure of pointers to volatile 64-, 32-, 16- and 8-bit unsigned integers. +typedef struct +{ + volatile S64 *s64ptr; + volatile U64 *u64ptr; + volatile S32 *s32ptr; + volatile U32 *u32ptr; + volatile S16 *s16ptr; + volatile U16 *u16ptr; + volatile S8 *s8ptr ; + volatile U8 *u8ptr ; +} StructVPtr; + +//! Structure of pointers to constant 64-, 32-, 16- and 8-bit unsigned integers. +typedef struct +{ + const S64 *s64ptr; + const U64 *u64ptr; + const S32 *s32ptr; + const U32 *u32ptr; + const S16 *s16ptr; + const U16 *u16ptr; + const S8 *s8ptr ; + const U8 *u8ptr ; +} StructCPtr; + +//! Structure of pointers to constant volatile 64-, 32-, 16- and 8-bit unsigned integers. +typedef struct +{ + const volatile S64 *s64ptr; + const volatile U64 *u64ptr; + const volatile S32 *s32ptr; + const volatile U32 *u32ptr; + const volatile S16 *s16ptr; + const volatile U16 *u16ptr; + const volatile S8 *s8ptr ; + const volatile U8 *u8ptr ; +} StructCVPtr; + +//! @} + +#endif // #ifndef __ASSEMBLY__ + +/*! \name Usual Constants + */ +//! @{ +#define DISABLE 0 +#define ENABLE 1 +#ifndef __cplusplus +#if !defined(__bool_true_false_are_defined) +#define false 0 +#define true 1 +#endif +#endif +#define PASS 0 +#define FAIL 1 +#define LOW 0 +#define HIGH 1 +//! @} + + +#ifndef __ASSEMBLY__ // not for assembling. + +//! \name Optimization Control +//@{ + +/** + * \def likely(exp) + * \brief The expression \a exp is likely to be true + */ +#ifndef likely +# define likely(exp) (exp) +#endif + +/** + * \def unlikely(exp) + * \brief The expression \a exp is unlikely to be true + */ +#ifndef unlikely +# define unlikely(exp) (exp) +#endif + +/** + * \def is_constant(exp) + * \brief Determine if an expression evaluates to a constant value. + * + * \param exp Any expression + * + * \return true if \a exp is constant, false otherwise. + */ +#if (defined __GNUC__) || (defined __CC_ARM) +# define is_constant(exp) __builtin_constant_p(exp) +#else +# define is_constant(exp) (0) +#endif + +//! @} + +/*! \name Bit-Field Handling + */ +//! @{ + +/*! \brief Reads the bits of a value specified by a given bit-mask. + * + * \param value Value to read bits from. + * \param mask Bit-mask indicating bits to read. + * + * \return Read bits. + */ +#define Rd_bits( value, mask) ((value) & (mask)) + +/*! \brief Writes the bits of a C lvalue specified by a given bit-mask. + * + * \param lvalue C lvalue to write bits to. + * \param mask Bit-mask indicating bits to write. + * \param bits Bits to write. + * + * \return Resulting value with written bits. + */ +#define Wr_bits(lvalue, mask, bits) ((lvalue) = ((lvalue) & ~(mask)) |\ + ((bits ) & (mask))) + +/*! \brief Tests the bits of a value specified by a given bit-mask. + * + * \param value Value of which to test bits. + * \param mask Bit-mask indicating bits to test. + * + * \return \c 1 if at least one of the tested bits is set, else \c 0. + */ +#define Tst_bits( value, mask) (Rd_bits(value, mask) != 0) + +/*! \brief Clears the bits of a C lvalue specified by a given bit-mask. + * + * \param lvalue C lvalue of which to clear bits. + * \param mask Bit-mask indicating bits to clear. + * + * \return Resulting value with cleared bits. + */ +#define Clr_bits(lvalue, mask) ((lvalue) &= ~(mask)) + +/*! \brief Sets the bits of a C lvalue specified by a given bit-mask. + * + * \param lvalue C lvalue of which to set bits. + * \param mask Bit-mask indicating bits to set. + * + * \return Resulting value with set bits. + */ +#define Set_bits(lvalue, mask) ((lvalue) |= (mask)) + +/*! \brief Toggles the bits of a C lvalue specified by a given bit-mask. + * + * \param lvalue C lvalue of which to toggle bits. + * \param mask Bit-mask indicating bits to toggle. + * + * \return Resulting value with toggled bits. + */ +#define Tgl_bits(lvalue, mask) ((lvalue) ^= (mask)) + +/*! \brief Reads the bit-field of a value specified by a given bit-mask. + * + * \param value Value to read a bit-field from. + * \param mask Bit-mask indicating the bit-field to read. + * + * \return Read bit-field. + */ +#define Rd_bitfield( value, mask) (Rd_bits( value, mask) >> ctz(mask)) + +/*! \brief Writes the bit-field of a C lvalue specified by a given bit-mask. + * + * \param lvalue C lvalue to write a bit-field to. + * \param mask Bit-mask indicating the bit-field to write. + * \param bitfield Bit-field to write. + * + * \return Resulting value with written bit-field. + */ +#define Wr_bitfield(lvalue, mask, bitfield) (Wr_bits(lvalue, mask, (U32)(bitfield) << ctz(mask))) + +//! @} + + +/*! \name Zero-Bit Counting + * + * Under GCC, __builtin_clz and __builtin_ctz behave like macros when + * applied to constant expressions (values known at compile time), so they are + * more optimized than the use of the corresponding assembly instructions and + * they can be used as constant expressions e.g. to initialize objects having + * static storage duration, and like the corresponding assembly instructions + * when applied to non-constant expressions (values unknown at compile time), so + * they are more optimized than an assembly periphrasis. Hence, clz and ctz + * ensure a possible and optimized behavior for both constant and non-constant + * expressions. + */ +//! @{ + +/*! \brief Counts the leading zero bits of the given value considered as a 32-bit integer. + * + * \param u Value of which to count the leading zero bits. + * + * \return The count of leading zero bits in \a u. + */ +#if (defined __GNUC__) || (defined __CC_ARM) +# define clz(u) ((u) ? __builtin_clz(u) : 32) +#elif (defined __ICCARM__) +# define clz(u) ((u) ? __CLZ(u) : 32) +#else +# define clz(u) (((u) == 0) ? 32 : \ + ((u) & (1ul << 31)) ? 0 : \ + ((u) & (1ul << 30)) ? 1 : \ + ((u) & (1ul << 29)) ? 2 : \ + ((u) & (1ul << 28)) ? 3 : \ + ((u) & (1ul << 27)) ? 4 : \ + ((u) & (1ul << 26)) ? 5 : \ + ((u) & (1ul << 25)) ? 6 : \ + ((u) & (1ul << 24)) ? 7 : \ + ((u) & (1ul << 23)) ? 8 : \ + ((u) & (1ul << 22)) ? 9 : \ + ((u) & (1ul << 21)) ? 10 : \ + ((u) & (1ul << 20)) ? 11 : \ + ((u) & (1ul << 19)) ? 12 : \ + ((u) & (1ul << 18)) ? 13 : \ + ((u) & (1ul << 17)) ? 14 : \ + ((u) & (1ul << 16)) ? 15 : \ + ((u) & (1ul << 15)) ? 16 : \ + ((u) & (1ul << 14)) ? 17 : \ + ((u) & (1ul << 13)) ? 18 : \ + ((u) & (1ul << 12)) ? 19 : \ + ((u) & (1ul << 11)) ? 20 : \ + ((u) & (1ul << 10)) ? 21 : \ + ((u) & (1ul << 9)) ? 22 : \ + ((u) & (1ul << 8)) ? 23 : \ + ((u) & (1ul << 7)) ? 24 : \ + ((u) & (1ul << 6)) ? 25 : \ + ((u) & (1ul << 5)) ? 26 : \ + ((u) & (1ul << 4)) ? 27 : \ + ((u) & (1ul << 3)) ? 28 : \ + ((u) & (1ul << 2)) ? 29 : \ + ((u) & (1ul << 1)) ? 30 : \ + 31) +#endif + +/*! \brief Counts the trailing zero bits of the given value considered as a 32-bit integer. + * + * \param u Value of which to count the trailing zero bits. + * + * \return The count of trailing zero bits in \a u. + */ +#if (defined __GNUC__) || (defined __CC_ARM) +# define ctz(u) ((u) ? __builtin_ctz(u) : 32) +#else +# define ctz(u) ((u) & (1ul << 0) ? 0 : \ + (u) & (1ul << 1) ? 1 : \ + (u) & (1ul << 2) ? 2 : \ + (u) & (1ul << 3) ? 3 : \ + (u) & (1ul << 4) ? 4 : \ + (u) & (1ul << 5) ? 5 : \ + (u) & (1ul << 6) ? 6 : \ + (u) & (1ul << 7) ? 7 : \ + (u) & (1ul << 8) ? 8 : \ + (u) & (1ul << 9) ? 9 : \ + (u) & (1ul << 10) ? 10 : \ + (u) & (1ul << 11) ? 11 : \ + (u) & (1ul << 12) ? 12 : \ + (u) & (1ul << 13) ? 13 : \ + (u) & (1ul << 14) ? 14 : \ + (u) & (1ul << 15) ? 15 : \ + (u) & (1ul << 16) ? 16 : \ + (u) & (1ul << 17) ? 17 : \ + (u) & (1ul << 18) ? 18 : \ + (u) & (1ul << 19) ? 19 : \ + (u) & (1ul << 20) ? 20 : \ + (u) & (1ul << 21) ? 21 : \ + (u) & (1ul << 22) ? 22 : \ + (u) & (1ul << 23) ? 23 : \ + (u) & (1ul << 24) ? 24 : \ + (u) & (1ul << 25) ? 25 : \ + (u) & (1ul << 26) ? 26 : \ + (u) & (1ul << 27) ? 27 : \ + (u) & (1ul << 28) ? 28 : \ + (u) & (1ul << 29) ? 29 : \ + (u) & (1ul << 30) ? 30 : \ + (u) & (1ul << 31) ? 31 : \ + 32) +#endif + +//! @} + + +/*! \name Bit Reversing + */ +//! @{ + +/*! \brief Reverses the bits of \a u8. + * + * \param u8 U8 of which to reverse the bits. + * + * \return Value resulting from \a u8 with reversed bits. + */ +#define bit_reverse8(u8) ((U8)(bit_reverse32((U8)(u8)) >> 24)) + +/*! \brief Reverses the bits of \a u16. + * + * \param u16 U16 of which to reverse the bits. + * + * \return Value resulting from \a u16 with reversed bits. + */ +#define bit_reverse16(u16) ((U16)(bit_reverse32((U16)(u16)) >> 16)) + +/*! \brief Reverses the bits of \a u32. + * + * \param u32 U32 of which to reverse the bits. + * + * \return Value resulting from \a u32 with reversed bits. + */ +#define bit_reverse32(u32) __RBIT(u32) + +/*! \brief Reverses the bits of \a u64. + * + * \param u64 U64 of which to reverse the bits. + * + * \return Value resulting from \a u64 with reversed bits. + */ +#define bit_reverse64(u64) ((U64)(((U64)bit_reverse32((U64)(u64) >> 32)) |\ + ((U64)bit_reverse32((U64)(u64)) << 32))) + +//! @} + + +/*! \name Alignment + */ +//! @{ + +/*! \brief Tests alignment of the number \a val with the \a n boundary. + * + * \param val Input value. + * \param n Boundary. + * + * \return \c 1 if the number \a val is aligned with the \a n boundary, else \c 0. + */ +#define Test_align(val, n ) (!Tst_bits( val, (n) - 1 ) ) + +/*! \brief Gets alignment of the number \a val with respect to the \a n boundary. + * + * \param val Input value. + * \param n Boundary. + * + * \return Alignment of the number \a val with respect to the \a n boundary. + */ +#define Get_align( val, n ) ( Rd_bits( val, (n) - 1 ) ) + +/*! \brief Sets alignment of the lvalue number \a lval to \a alg with respect to the \a n boundary. + * + * \param lval Input/output lvalue. + * \param n Boundary. + * \param alg Alignment. + * + * \return New value of \a lval resulting from its alignment set to \a alg with respect to the \a n boundary. + */ +#define Set_align(lval, n, alg) ( Wr_bits(lval, (n) - 1, alg) ) + +/*! \brief Aligns the number \a val with the upper \a n boundary. + * + * \param val Input value. + * \param n Boundary. + * + * \return Value resulting from the number \a val aligned with the upper \a n boundary. + */ +#define Align_up( val, n ) (((val) + ((n) - 1)) & ~((n) - 1)) + +/*! \brief Aligns the number \a val with the lower \a n boundary. + * + * \param val Input value. + * \param n Boundary. + * + * \return Value resulting from the number \a val aligned with the lower \a n boundary. + */ +#define Align_down(val, n ) ( (val) & ~((n) - 1)) + +//! @} + + +/*! \name Mathematics + * + * The same considerations as for clz and ctz apply here but GCC does not + * provide built-in functions to access the assembly instructions abs, min and + * max and it does not produce them by itself in most cases, so two sets of + * macros are defined here: + * - Abs, Min and Max to apply to constant expressions (values known at + * compile time); + * - abs, min and max to apply to non-constant expressions (values unknown at + * compile time), abs is found in stdlib.h. + */ +//! @{ + +/*! \brief Takes the absolute value of \a a. + * + * \param a Input value. + * + * \return Absolute value of \a a. + * + * \note More optimized if only used with values known at compile time. + */ +#define Abs(a) (((a) < 0 ) ? -(a) : (a)) + +/*! \brief Takes the minimal value of \a a and \a b. + * + * \param a Input value. + * \param b Input value. + * + * \return Minimal value of \a a and \a b. + * + * \note More optimized if only used with values known at compile time. + */ +#define Min(a, b) (((a) < (b)) ? (a) : (b)) + +/*! \brief Takes the maximal value of \a a and \a b. + * + * \param a Input value. + * \param b Input value. + * + * \return Maximal value of \a a and \a b. + * + * \note More optimized if only used with values known at compile time. + */ +#define Max(a, b) (((a) > (b)) ? (a) : (b)) + +// abs() is already defined by stdlib.h + +/*! \brief Takes the minimal value of \a a and \a b. + * + * \param a Input value. + * \param b Input value. + * + * \return Minimal value of \a a and \a b. + * + * \note More optimized if only used with values unknown at compile time. + */ +#define min(a, b) Min(a, b) + +/*! \brief Takes the maximal value of \a a and \a b. + * + * \param a Input value. + * \param b Input value. + * + * \return Maximal value of \a a and \a b. + * + * \note More optimized if only used with values unknown at compile time. + */ +#define max(a, b) Max(a, b) + +//! @} + + +/*! \brief Calls the routine at address \a addr. + * + * It generates a long call opcode. + * + * For example, `Long_call(0x80000000)' generates a software reset on a UC3 if + * it is invoked from the CPU supervisor mode. + * + * \param addr Address of the routine to call. + * + * \note It may be used as a long jump opcode in some special cases. + */ +#define Long_call(addr) ((*(void (*)(void))(addr))()) + + +/*! \name MCU Endianism Handling + * ARM is MCU little endianism. + */ +//! @{ +#define MSB(u16) (((U8 *)&(u16))[1]) //!< Most significant byte of \a u16. +#define LSB(u16) (((U8 *)&(u16))[0]) //!< Least significant byte of \a u16. + +#define MSH(u32) (((U16 *)&(u32))[1]) //!< Most significant half-word of \a u32. +#define LSH(u32) (((U16 *)&(u32))[0]) //!< Least significant half-word of \a u32. +#define MSB0W(u32) (((U8 *)&(u32))[3]) //!< Most significant byte of 1st rank of \a u32. +#define MSB1W(u32) (((U8 *)&(u32))[2]) //!< Most significant byte of 2nd rank of \a u32. +#define MSB2W(u32) (((U8 *)&(u32))[1]) //!< Most significant byte of 3rd rank of \a u32. +#define MSB3W(u32) (((U8 *)&(u32))[0]) //!< Most significant byte of 4th rank of \a u32. +#define LSB3W(u32) MSB0W(u32) //!< Least significant byte of 4th rank of \a u32. +#define LSB2W(u32) MSB1W(u32) //!< Least significant byte of 3rd rank of \a u32. +#define LSB1W(u32) MSB2W(u32) //!< Least significant byte of 2nd rank of \a u32. +#define LSB0W(u32) MSB3W(u32) //!< Least significant byte of 1st rank of \a u32. + +#define MSW(u64) (((U32 *)&(u64))[1]) //!< Most significant word of \a u64. +#define LSW(u64) (((U32 *)&(u64))[0]) //!< Least significant word of \a u64. +#define MSH0(u64) (((U16 *)&(u64))[3]) //!< Most significant half-word of 1st rank of \a u64. +#define MSH1(u64) (((U16 *)&(u64))[2]) //!< Most significant half-word of 2nd rank of \a u64. +#define MSH2(u64) (((U16 *)&(u64))[1]) //!< Most significant half-word of 3rd rank of \a u64. +#define MSH3(u64) (((U16 *)&(u64))[0]) //!< Most significant half-word of 4th rank of \a u64. +#define LSH3(u64) MSH0(u64) //!< Least significant half-word of 4th rank of \a u64. +#define LSH2(u64) MSH1(u64) //!< Least significant half-word of 3rd rank of \a u64. +#define LSH1(u64) MSH2(u64) //!< Least significant half-word of 2nd rank of \a u64. +#define LSH0(u64) MSH3(u64) //!< Least significant half-word of 1st rank of \a u64. +#define MSB0D(u64) (((U8 *)&(u64))[7]) //!< Most significant byte of 1st rank of \a u64. +#define MSB1D(u64) (((U8 *)&(u64))[6]) //!< Most significant byte of 2nd rank of \a u64. +#define MSB2D(u64) (((U8 *)&(u64))[5]) //!< Most significant byte of 3rd rank of \a u64. +#define MSB3D(u64) (((U8 *)&(u64))[4]) //!< Most significant byte of 4th rank of \a u64. +#define MSB4D(u64) (((U8 *)&(u64))[3]) //!< Most significant byte of 5th rank of \a u64. +#define MSB5D(u64) (((U8 *)&(u64))[2]) //!< Most significant byte of 6th rank of \a u64. +#define MSB6D(u64) (((U8 *)&(u64))[1]) //!< Most significant byte of 7th rank of \a u64. +#define MSB7D(u64) (((U8 *)&(u64))[0]) //!< Most significant byte of 8th rank of \a u64. +#define LSB7D(u64) MSB0D(u64) //!< Least significant byte of 8th rank of \a u64. +#define LSB6D(u64) MSB1D(u64) //!< Least significant byte of 7th rank of \a u64. +#define LSB5D(u64) MSB2D(u64) //!< Least significant byte of 6th rank of \a u64. +#define LSB4D(u64) MSB3D(u64) //!< Least significant byte of 5th rank of \a u64. +#define LSB3D(u64) MSB4D(u64) //!< Least significant byte of 4th rank of \a u64. +#define LSB2D(u64) MSB5D(u64) //!< Least significant byte of 3rd rank of \a u64. +#define LSB1D(u64) MSB6D(u64) //!< Least significant byte of 2nd rank of \a u64. +#define LSB0D(u64) MSB7D(u64) //!< Least significant byte of 1st rank of \a u64. + +#define BE16(x) swap16(x) +#define LE16(x) (x) + +#define le16_to_cpu(x) (x) +#define cpu_to_le16(x) (x) +#define LE16_TO_CPU(x) (x) +#define CPU_TO_LE16(x) (x) + +#define be16_to_cpu(x) swap16(x) +#define cpu_to_be16(x) swap16(x) +#define BE16_TO_CPU(x) swap16(x) +#define CPU_TO_BE16(x) swap16(x) + +#define le32_to_cpu(x) (x) +#define cpu_to_le32(x) (x) +#define LE32_TO_CPU(x) (x) +#define CPU_TO_LE32(x) (x) + +#define be32_to_cpu(x) swap32(x) +#define cpu_to_be32(x) swap32(x) +#define BE32_TO_CPU(x) swap32(x) +#define CPU_TO_BE32(x) swap32(x) +//! @} + + +/*! \name Endianism Conversion + * + * The same considerations as for clz and ctz apply here but GCC's + * __builtin_bswap_32 and __builtin_bswap_64 do not behave like macros when + * applied to constant expressions, so two sets of macros are defined here: + * - Swap16, Swap32 and Swap64 to apply to constant expressions (values known + * at compile time); + * - swap16, swap32 and swap64 to apply to non-constant expressions (values + * unknown at compile time). + */ +//! @{ + +/*! \brief Toggles the endianism of \a u16 (by swapping its bytes). + * + * \param u16 U16 of which to toggle the endianism. + * + * \return Value resulting from \a u16 with toggled endianism. + * + * \note More optimized if only used with values known at compile time. + */ +#define Swap16(u16) ((U16)(((U16)(u16) >> 8) |\ + ((U16)(u16) << 8))) + +/*! \brief Toggles the endianism of \a u32 (by swapping its bytes). + * + * \param u32 U32 of which to toggle the endianism. + * + * \return Value resulting from \a u32 with toggled endianism. + * + * \note More optimized if only used with values known at compile time. + */ +#define Swap32(u32) ((U32)(((U32)Swap16((U32)(u32) >> 16)) |\ + ((U32)Swap16((U32)(u32)) << 16))) + +/*! \brief Toggles the endianism of \a u64 (by swapping its bytes). + * + * \param u64 U64 of which to toggle the endianism. + * + * \return Value resulting from \a u64 with toggled endianism. + * + * \note More optimized if only used with values known at compile time. + */ +#define Swap64(u64) ((U64)(((U64)Swap32((U64)(u64) >> 32)) |\ + ((U64)Swap32((U64)(u64)) << 32))) + +/*! \brief Toggles the endianism of \a u16 (by swapping its bytes). + * + * \param u16 U16 of which to toggle the endianism. + * + * \return Value resulting from \a u16 with toggled endianism. + * + * \note More optimized if only used with values unknown at compile time. + */ +#define swap16(u16) Swap16(u16) + +/*! \brief Toggles the endianism of \a u32 (by swapping its bytes). + * + * \param u32 U32 of which to toggle the endianism. + * + * \return Value resulting from \a u32 with toggled endianism. + * + * \note More optimized if only used with values unknown at compile time. + */ +#if (defined __GNUC__) +# define swap32(u32) ((U32)__builtin_bswap32((U32)(u32))) +#else +# define swap32(u32) Swap32(u32) +#endif + +/*! \brief Toggles the endianism of \a u64 (by swapping its bytes). + * + * \param u64 U64 of which to toggle the endianism. + * + * \return Value resulting from \a u64 with toggled endianism. + * + * \note More optimized if only used with values unknown at compile time. + */ +#if (defined __GNUC__) +# define swap64(u64) ((U64)__builtin_bswap64((U64)(u64))) +#else +# define swap64(u64) ((U64)(((U64)swap32((U64)(u64) >> 32)) |\ + ((U64)swap32((U64)(u64)) << 32))) +#endif + +//! @} + + +/*! \name Target Abstraction + */ +//! @{ + +#define _GLOBEXT_ extern //!< extern storage-class specifier. +#define _CONST_TYPE_ const //!< const type qualifier. +#define _MEM_TYPE_SLOW_ //!< Slow memory type. +#define _MEM_TYPE_MEDFAST_ //!< Fairly fast memory type. +#define _MEM_TYPE_FAST_ //!< Fast memory type. + +typedef U8 Byte; //!< 8-bit unsigned integer. + +#define memcmp_ram2ram memcmp //!< Target-specific memcmp of RAM to RAM. +#define memcmp_code2ram memcmp //!< Target-specific memcmp of RAM to NVRAM. +#define memcpy_ram2ram memcpy //!< Target-specific memcpy from RAM to RAM. +#define memcpy_code2ram memcpy //!< Target-specific memcpy from NVRAM to RAM. + +#define LSB0(u32) LSB0W(u32) //!< Least significant byte of 1st rank of \a u32. +#define LSB1(u32) LSB1W(u32) //!< Least significant byte of 2nd rank of \a u32. +#define LSB2(u32) LSB2W(u32) //!< Least significant byte of 3rd rank of \a u32. +#define LSB3(u32) LSB3W(u32) //!< Least significant byte of 4th rank of \a u32. +#define MSB3(u32) MSB3W(u32) //!< Most significant byte of 4th rank of \a u32. +#define MSB2(u32) MSB2W(u32) //!< Most significant byte of 3rd rank of \a u32. +#define MSB1(u32) MSB1W(u32) //!< Most significant byte of 2nd rank of \a u32. +#define MSB0(u32) MSB0W(u32) //!< Most significant byte of 1st rank of \a u32. + +//! @} + +/** + * \brief Calculate \f$ \left\lceil \frac{a}{b} \right\rceil \f$ using + * integer arithmetic. + * + * \param a An integer + * \param b Another integer + * + * \return (\a a / \a b) rounded up to the nearest integer. + */ +#define div_ceil(a, b) (((a) + (b) - 1) / (b)) + +#endif // #ifndef __ASSEMBLY__ + + +#if defined(__ICCARM__) +#define SHORTENUM __packed +#elif defined(__GNUC__) +#define SHORTENUM __attribute__((packed)) +#endif + +/* No operation */ +#if defined(__ICCARM__) +#define nop() __no_operation() +#elif defined(__GNUC__) +#define nop() __NOP() +#endif + +#define FLASH_DECLARE(x) const x +#define FLASH_EXTERN(x) extern const x +#define PGM_READ_BYTE(x) *(x) +#define PGM_READ_WORD(x) *(x) +#define PGM_READ_DWORD(x) *(x) +#define MEMCPY_ENDIAN memcpy +#define PGM_READ_BLOCK(dst, src, len) memcpy((dst), (src), (len)) + +/*Defines the Flash Storage for the request and response of MAC*/ +#define CMD_ID_OCTET (0) + +/* Converting of values from CPU endian to little endian. */ +#define CPU_ENDIAN_TO_LE16(x) (x) +#define CPU_ENDIAN_TO_LE32(x) (x) +#define CPU_ENDIAN_TO_LE64(x) (x) + +/* Converting of values from little endian to CPU endian. */ +#define LE16_TO_CPU_ENDIAN(x) (x) +#define LE32_TO_CPU_ENDIAN(x) (x) +#define LE64_TO_CPU_ENDIAN(x) (x) + +/* Converting of constants from little endian to CPU endian. */ +#define CLE16_TO_CPU_ENDIAN(x) (x) +#define CLE32_TO_CPU_ENDIAN(x) (x) +#define CLE64_TO_CPU_ENDIAN(x) (x) + +/* Converting of constants from CPU endian to little endian. */ +#define CCPU_ENDIAN_TO_LE16(x) (x) +#define CCPU_ENDIAN_TO_LE32(x) (x) +#define CCPU_ENDIAN_TO_LE64(x) (x) + +#define ADDR_COPY_DST_SRC_16(dst, src) ((dst) = (src)) +#define ADDR_COPY_DST_SRC_64(dst, src) ((dst) = (src)) + +/** + * @brief Converts a 64-Bit value into a 8 Byte array + * + * @param[in] value 64-Bit value + * @param[out] data Pointer to the 8 Byte array to be updated with 64-Bit value + * @ingroup apiPalApi + */ +static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data) +{ + uint8_t val_index = 0; + + while (val_index < 8) + { + data[val_index++] = value & 0xFF; + value = value >> 8; + } +} + +/** + * @brief Converts a 16-Bit value into a 2 Byte array + * + * @param[in] value 16-Bit value + * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value + * @ingroup apiPalApi + */ +static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data) +{ + data[0] = value & 0xFF; + data[1] = (value >> 8) & 0xFF; +} + +/* Converts a 16-Bit value into a 2 Byte array */ +static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data) +{ + data[0] = value & 0xFF; + data[1] = (value >> 8) & 0xFF; +} + +/* Converts a 16-Bit value into a 2 Byte array */ +static inline void convert_16_bit_to_byte_address(uint16_t value, uint8_t *data) +{ + data[0] = value & 0xFF; + data[1] = (value >> 8) & 0xFF; +} + +/* + * @brief Converts a 2 Byte array into a 16-Bit value + * + * @param data Specifies the pointer to the 2 Byte array + * + * @return 16-Bit value + * @ingroup apiPalApi + */ +static inline uint16_t convert_byte_array_to_16_bit(uint8_t *data) +{ + return (data[0] | ((uint16_t)data[1] << 8)); +} + +/* Converts a 8 Byte array into a 32-Bit value */ +static inline uint32_t convert_byte_array_to_32_bit(uint8_t *data) +{ + union + { + uint32_t u32; + uint8_t u8[8]; + }long_addr; + uint8_t index; + for (index = 0; index < 4; index++) + { + long_addr.u8[index] = *data++; + } + return long_addr.u32; +} + +/** + * @brief Converts a 8 Byte array into a 64-Bit value + * + * @param data Specifies the pointer to the 8 Byte array + * + * @return 64-Bit value + * @ingroup apiPalApi + */ +static inline uint64_t convert_byte_array_to_64_bit(uint8_t *data) +{ + union + { + uint64_t u64; + uint8_t u8[8]; + } long_addr; + + uint8_t val_index; + + for (val_index = 0; val_index < 8; val_index++) + { + long_addr.u8[val_index] = *data++; + } + + return long_addr.u64; +} +/** + * \} + */ + +#endif /* UTILS_COMPILER_H */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/header_files/io.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/header_files/io.h new file mode 100644 index 0000000..9b0fdc0 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/header_files/io.h @@ -0,0 +1,147 @@ +/** + * \file + * + * \brief Arch file for SAM. + * + * This file defines common SAM series. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _SAM_IO_ +#define _SAM_IO_ + +/* SAM3 family */ + +/* SAM3S series */ +#if (SAM3S) +# if (SAM3S8 || SAM3SD8) +# include "sam3s8.h" +# else +# include "sam3s.h" +# endif +#endif + +/* SAM3U series */ +#if (SAM3U) +# include "sam3u.h" +#endif + +/* SAM3N series */ +#if (SAM3N) +# include "sam3n.h" +#endif + +/* SAM3XA series */ +#if (SAM3XA) +# include "sam3xa.h" +#endif + +/* SAM4S series */ +#if (SAM4S) +# include "sam4s.h" +#endif + +/* SAM4L series */ +#if (SAM4L) +# include "sam4l.h" +#endif + +/* SAM4E series */ +#if (SAM4E) +# include "sam4e.h" +#endif + +/* SAM4N series */ +#if (SAM4N) +# include "sam4n.h" +#endif + +/* SAM4C series */ +#if (SAM4C) +# include "sam4c.h" +#endif + +/* SAM4CM series */ +#if (SAM4CM) +# if (SAM4CMP32 || SAM4CMS32) +# include "sam4cm32.h" +# else +# include "sam4cm.h" +# endif +#endif + +/* SAM4CP series */ +#if (SAM4CP) +# include "sam4cp.h" +#endif + +/* SAMG51 series */ +#if (SAMG51) +# include "samg51.h" +#endif + +/* SAMG53 series */ +#if (SAMG53) +# include "samg53.h" +#endif + +/* SAMG54 series */ +#if (SAMG54) +# include "samg54.h" +#endif + +/* SAMG55 series */ +#if (SAMG55) +# include "samg55.h" +#endif + +/* SAMV71 series */ +#if (SAMV71) +# include "samv71.h" +#endif + +/* SAMV70 series */ +#if (SAMV70) +# include "samv70.h" +#endif + +/* SAME70 series */ +#if (SAME70) +# include "same70.h" +#endif + +/* SAMS70 series */ +#if (SAMS70) +# include "sams70.h" +#endif + +#endif /* _SAM_IO_ */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/linker_scripts/sam4s/sam4s4/gcc/flash.ld b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/linker_scripts/sam4s/sam4s4/gcc/flash.ld new file mode 100644 index 0000000..1017aba --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/linker_scripts/sam4s/sam4s4/gcc/flash.ld @@ -0,0 +1,155 @@ +/** + * \file + * + * \brief Flash Linker script for SAM. + * + * Copyright (c) 2013 Microchip Technology Inc. All rights reserved. + * + * \asf_license_start + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright notice, + * this list of conditions and the following disclaimer in the documentation + * and/or other materials provided with the distribution. + * + * 3. The name of Atmel may not be used to endorse or promote products derived + * from this software without specific prior written permission. + * + * 4. This software may only be redistributed and used in connection with an + * Atmel microcontroller product. + * + * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED + * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF + * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE + * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR + * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL + * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS + * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) + * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, + * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN + * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + * POSSIBILITY OF SUCH DAMAGE. + * + * \asf_license_stop + * + */ + +OUTPUT_FORMAT("elf32-littlearm", "elf32-littlearm", "elf32-littlearm") +OUTPUT_ARCH(arm) +SEARCH_DIR(.) + +/* Memory Spaces Definitions */ +MEMORY +{ + rom (rx) : ORIGIN = 0x00400000, LENGTH = 0x00040000 /* flash, 256K */ + ram (rwx) : ORIGIN = 0x20000000, LENGTH = 0x00010000 /* sram, 64K */ +} + +/* The stack size used by the application. NOTE: you need to adjust according to your application. */ +__stack_size__ = DEFINED(__stack_size__) ? __stack_size__ : 0x3000; +__ram_end__ = ORIGIN(ram) + LENGTH(ram) - 4; + +/* Section Definitions */ +SECTIONS +{ + .text : + { + . = ALIGN(4); + _sfixed = .; + KEEP(*(.vectors .vectors.*)) + *(.text .text.* .gnu.linkonce.t.*) + *(.glue_7t) *(.glue_7) + *(.rodata .rodata* .gnu.linkonce.r.*) + *(.ARM.extab* .gnu.linkonce.armextab.*) + + /* Support C constructors, and C destructors in both user code + and the C library. This also provides support for C++ code. */ + . = ALIGN(4); + KEEP(*(.init)) + . = ALIGN(4); + __preinit_array_start = .; + KEEP (*(.preinit_array)) + __preinit_array_end = .; + + . = ALIGN(4); + __init_array_start = .; + KEEP (*(SORT(.init_array.*))) + KEEP (*(.init_array)) + __init_array_end = .; + + . = ALIGN(0x4); + KEEP (*crtbegin.o(.ctors)) + KEEP (*(EXCLUDE_FILE (*crtend.o) .ctors)) + KEEP (*(SORT(.ctors.*))) + KEEP (*crtend.o(.ctors)) + + . = ALIGN(4); + KEEP(*(.fini)) + + . = ALIGN(4); + __fini_array_start = .; + KEEP (*(.fini_array)) + KEEP (*(SORT(.fini_array.*))) + __fini_array_end = .; + + KEEP (*crtbegin.o(.dtors)) + KEEP (*(EXCLUDE_FILE (*crtend.o) .dtors)) + KEEP (*(SORT(.dtors.*))) + KEEP (*crtend.o(.dtors)) + + . = ALIGN(4); + _efixed = .; /* End of text section */ + } > rom + + /* .ARM.exidx is sorted, so has to go in its own output section. */ + PROVIDE_HIDDEN (__exidx_start = .); + .ARM.exidx : + { + *(.ARM.exidx* .gnu.linkonce.armexidx.*) + } > rom + PROVIDE_HIDDEN (__exidx_end = .); + + . = ALIGN(4); + _etext = .; + + .relocate : AT (_etext) + { + . = ALIGN(4); + _srelocate = .; + *(.ramfunc .ramfunc.*); + *(.data .data.*); + . = ALIGN(4); + _erelocate = .; + } > ram + + /* .bss section which is used for uninitialized data */ + .bss (NOLOAD) : + { + . = ALIGN(4); + _sbss = . ; + _szero = .; + *(.bss .bss.*) + *(COMMON) + . = ALIGN(4); + _ebss = . ; + _ezero = .; + } > ram + + /* stack section */ + .stack (NOLOAD): + { + . = ALIGN(8); + _sstack = .; + . = . + __stack_size__; + . = ALIGN(8); + _estack = .; + } > ram + + . = ALIGN(4); + _end = . ; +} diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/make/Makefile.sam.in b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/make/Makefile.sam.in new file mode 100644 index 0000000..1ba06e0 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/make/Makefile.sam.in @@ -0,0 +1,486 @@ +# List of available make goals: +# +# all Default target, builds the project +# clean Clean up the project +# rebuild Rebuild the project +# debug_flash Builds the project and debug in flash +# debug_sram Builds the project and debug in sram +# +# doc Build the documentation +# cleandoc Clean up the documentation +# rebuilddoc Rebuild the documentation +# +# \file +# +# Copyright (c) 2011 - 2018 Microchip Technology Inc. and its subsidiaries. +# +# \asf_license_start +# +# \page License +# +# Subject to your compliance with these terms, you may use Microchip +# software and any derivatives exclusively with Microchip products. +# It is your responsibility to comply with third party license terms applicable +# to your use of third party software (including open source software) that +# may accompany Microchip software. +# +# THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, +# WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, +# INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, +# AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE +# LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL +# LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE +# SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE +# POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT +# ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY +# RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, +# THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. +# +# \asf_license_stop +# + +# Include the config.mk file from the current working path, e.g., where the +# user called make. +include config.mk + +# Tool to use to generate documentation from the source code +DOCGEN ?= doxygen + +# Look for source files relative to the top-level source directory +VPATH := $(PRJ_PATH) + +# Output target file +project_type := $(PROJECT_TYPE) + +# Output target file +ifeq ($(project_type),flash) +target := $(TARGET_FLASH) +linker_script := $(PRJ_PATH)/$(LINKER_SCRIPT_FLASH) +debug_script := $(PRJ_PATH)/$(DEBUG_SCRIPT_FLASH) +else +target := $(TARGET_SRAM) +linker_script := $(PRJ_PATH)/$(LINKER_SCRIPT_SRAM) +debug_script := $(PRJ_PATH)/$(DEBUG_SCRIPT_SRAM) +endif + +# Output project name (target name minus suffix) +project := $(basename $(target)) + +# Output target file (typically ELF or static library) +ifeq ($(suffix $(target)),.a) +target_type := lib +else +ifeq ($(suffix $(target)),.elf) +target_type := elf +else +$(error "Target type $(target_type) is not supported") +endif +endif + +# Allow override of operating system detection. The user can add OS=Linux or +# OS=Windows on the command line to explicit set the host OS. +# +# This allows to work around broken uname utility on certain systems. +ifdef OS + ifeq ($(strip $(OS)), Linux) + os_type := Linux + endif + ifeq ($(strip $(OS)), Windows) + os_type := windows32_64 + endif +endif + +os_type ?= $(strip $(shell uname)) + +ifeq ($(os_type),windows32) +os := Windows +else +ifeq ($(os_type),windows64) +os := Windows +else +ifeq ($(os_type),windows32_64) +os ?= Windows +else +ifeq ($(os_type),) +os := Windows +else +# Default to Linux style operating system. Both Cygwin and mingw are fully +# compatible (for this Makefile) with Linux. +os := Linux +endif +endif +endif +endif + +# Output documentation directory and configuration file. +docdir := ../doxygen/html +doccfg := ../doxygen/doxyfile.doxygen + +CROSS ?= arm-none-eabi- +AR := $(CROSS)ar +AS := $(CROSS)as +CC := $(CROSS)gcc +CPP := $(CROSS)gcc -E +CXX := $(CROSS)g++ +LD := $(CROSS)g++ +NM := $(CROSS)nm +OBJCOPY := $(CROSS)objcopy +OBJDUMP := $(CROSS)objdump +SIZE := $(CROSS)size +GDB := $(CROSS)gdb + +RM := rm +ifeq ($(os),Windows) +RMDIR := rmdir /S /Q +else +RMDIR := rmdir -p --ignore-fail-on-non-empty +endif + +# On Windows, we need to override the shell to force the use of cmd.exe +ifeq ($(os),Windows) +SHELL := cmd +endif + +# Strings for beautifying output +MSG_CLEAN_FILES = "RM *.o *.d" +MSG_CLEAN_DIRS = "RMDIR $(strip $(clean-dirs))" +MSG_CLEAN_DOC = "RMDIR $(docdir)" +MSG_MKDIR = "MKDIR $(dir $@)" + +MSG_INFO = "INFO " +MSG_PREBUILD = "PREBUILD $(PREBUILD_CMD)" +MSG_POSTBUILD = "POSTBUILD $(POSTBUILD_CMD)" + +MSG_ARCHIVING = "AR $@" +MSG_ASSEMBLING = "AS $@" +MSG_BINARY_IMAGE = "OBJCOPY $@" +MSG_COMPILING = "CC $@" +MSG_COMPILING_CXX = "CXX $@" +MSG_EXTENDED_LISTING = "OBJDUMP $@" +MSG_IHEX_IMAGE = "OBJCOPY $@" +MSG_LINKING = "LN $@" +MSG_PREPROCESSING = "CPP $@" +MSG_SIZE = "SIZE $@" +MSG_SYMBOL_TABLE = "NM $@" + +MSG_GENERATING_DOC = "DOXYGEN $(docdir)" + +# Don't use make's built-in rules and variables +MAKEFLAGS += -rR + +# Don't print 'Entering directory ...' +MAKEFLAGS += --no-print-directory + +# Function for reversing the order of a list +reverse = $(if $(1),$(call reverse,$(wordlist 2,$(words $(1)),$(1)))) $(firstword $(1)) + +# Hide command output by default, but allow the user to override this +# by adding V=1 on the command line. +# +# This is inspired by the Kbuild system used by the Linux kernel. +ifdef V + ifeq ("$(origin V)", "command line") + VERBOSE = $(V) + endif +endif +ifndef VERBOSE + VERBOSE = 0 +endif + +ifeq ($(VERBOSE), 1) + Q = +else + Q = @ +endif + +arflags-gnu-y := $(ARFLAGS) +asflags-gnu-y := $(ASFLAGS) +cflags-gnu-y := $(CFLAGS) +cxxflags-gnu-y := $(CXXFLAGS) +cppflags-gnu-y := $(CPPFLAGS) +cpuflags-gnu-y := +dbgflags-gnu-y := $(DBGFLAGS) +libflags-gnu-y := $(foreach LIB,$(LIBS),-l$(LIB)) +ldflags-gnu-y := $(LDFLAGS) +flashflags-gnu-y := +clean-files := +clean-dirs := + +clean-files += $(wildcard $(target) $(project).map) +clean-files += $(wildcard $(project).hex $(project).bin) +clean-files += $(wildcard $(project).lss $(project).sym) +clean-files += $(wildcard $(build)) + +# Use pipes instead of temporary files for communication between processes +cflags-gnu-y += -pipe +asflags-gnu-y += -pipe +ldflags-gnu-y += -pipe + +# Archiver flags. +arflags-gnu-y += rcs + +# Always enable warnings. And be very careful about implicit +# declarations. +cflags-gnu-y += -Wall -Wstrict-prototypes -Wmissing-prototypes +cflags-gnu-y += -Werror-implicit-function-declaration +cxxflags-gnu-y += -Wall +# IAR doesn't allow arithmetic on void pointers, so warn about that. +cflags-gnu-y += -Wpointer-arith +cxxflags-gnu-y += -Wpointer-arith + +# Preprocessor flags. +cppflags-gnu-y += $(foreach INC,$(addprefix $(PRJ_PATH)/,$(INC_PATH)),-I$(INC)) +asflags-gnu-y += $(foreach INC,$(addprefix $(PRJ_PATH)/,$(INC_PATH)),'-Wa,-I$(INC)') + +# CPU specific flags. +cpuflags-gnu-y += -mcpu=$(ARCH) -mthumb -D=__$(PART)__ + +# Dependency file flags. +depflags = -MD -MP -MQ $@ + +# Debug specific flags. +ifdef BUILD_DEBUG_LEVEL +dbgflags-gnu-y += -g$(BUILD_DEBUG_LEVEL) +else +dbgflags-gnu-y += -g3 +endif + +# Optimization specific flags. +ifdef BUILD_OPTIMIZATION +optflags-gnu-y = -O$(BUILD_OPTIMIZATION) +else +optflags-gnu-y = $(OPTIMIZATION) +endif + +# Always preprocess assembler files. +asflags-gnu-y += -x assembler-with-cpp +# Compile C files using the GNU99 standard. +cflags-gnu-y += -std=gnu99 +# Compile C++ files using the GNU++98 standard. +cxxflags-gnu-y += -std=gnu++98 + +# Don't use strict aliasing (very common in embedded applications). +cflags-gnu-y += -fno-strict-aliasing +cxxflags-gnu-y += -fno-strict-aliasing + +# Separate each function and data into its own separate section to allow +# garbage collection of unused sections. +cflags-gnu-y += -ffunction-sections -fdata-sections +cxxflags-gnu-y += -ffunction-sections -fdata-sections + +# Various cflags. +cflags-gnu-y += -Wchar-subscripts -Wcomment -Wformat=2 -Wimplicit-int +cflags-gnu-y += -Wmain -Wparentheses +cflags-gnu-y += -Wsequence-point -Wreturn-type -Wswitch -Wtrigraphs -Wunused +cflags-gnu-y += -Wuninitialized -Wunknown-pragmas -Wfloat-equal -Wundef +cflags-gnu-y += -Wshadow -Wbad-function-cast -Wwrite-strings +cflags-gnu-y += -Wsign-compare -Waggregate-return +cflags-gnu-y += -Wmissing-declarations +cflags-gnu-y += -Wformat -Wmissing-format-attribute -Wno-deprecated-declarations +cflags-gnu-y += -Wpacked -Wredundant-decls -Wnested-externs -Winline -Wlong-long +cflags-gnu-y += -Wunreachable-code +cflags-gnu-y += -Wcast-align +cflags-gnu-y += --param max-inline-insns-single=500 + +# Garbage collect unreferred sections when linking. +ldflags-gnu-y += -Wl,--gc-sections + +# Use the linker script if provided by the project. +ifneq ($(strip $(linker_script)),) +ldflags-gnu-y += -Wl,-T $(linker_script) +endif + +# Output a link map file and a cross reference table +ldflags-gnu-y += -Wl,-Map=$(project).map,--cref + +# Add library search paths relative to the top level directory. +ldflags-gnu-y += $(foreach _LIB_PATH,$(addprefix $(PRJ_PATH)/,$(LIB_PATH)),-L$(_LIB_PATH)) + +a_flags = $(cpuflags-gnu-y) $(depflags) $(cppflags-gnu-y) $(asflags-gnu-y) -D__ASSEMBLY__ +c_flags = $(cpuflags-gnu-y) $(dbgflags-gnu-y) $(depflags) $(optflags-gnu-y) $(cppflags-gnu-y) $(cflags-gnu-y) +cxx_flags= $(cpuflags-gnu-y) $(dbgflags-gnu-y) $(depflags) $(optflags-gnu-y) $(cppflags-gnu-y) $(cxxflags-gnu-y) +l_flags = -Wl,--entry=Reset_Handler -Wl,--cref $(cpuflags-gnu-y) $(optflags-gnu-y) $(ldflags-gnu-y) +ar_flags = $(arflags-gnu-y) + +# Source files list and part informations must already be included before +# running this makefile + +# If a custom build directory is specified, use it -- force trailing / in directory name. +ifdef BUILD_DIR + build-dir := $(dir $(BUILD_DIR))$(if $(notdir $(BUILD_DIR)),$(notdir $(BUILD_DIR))/) +else + build-dir = +endif + +# Create object files list from source files list. +obj-y := $(addprefix $(build-dir), $(addsuffix .o,$(basename $(CSRCS) $(ASSRCS)))) +# Create dependency files list from source files list. +dep-files := $(wildcard $(foreach f,$(obj-y),$(basename $(f)).d)) + +clean-files += $(wildcard $(obj-y)) +clean-files += $(dep-files) + +clean-dirs += $(call reverse,$(sort $(wildcard $(dir $(obj-y))))) + +# Default target. +.PHONY: all +ifeq ($(project_type),all) +all: + $(MAKE) all PROJECT_TYPE=flash + $(MAKE) all PROJECT_TYPE=sram +else +ifeq ($(target_type),lib) +all: $(target) $(project).lss $(project).sym +else +ifeq ($(target_type),elf) +all: prebuild $(target) $(project).lss $(project).sym $(project).hex $(project).bin postbuild +endif +endif +endif + +prebuild: +ifneq ($(strip $(PREBUILD_CMD)),) + @echo $(MSG_PREBUILD) + $(Q)$(PREBUILD_CMD) +endif + +postbuild: +ifneq ($(strip $(POSTBUILD_CMD)),) + @echo $(MSG_POSTBUILD) + $(Q)$(POSTBUILD_CMD) +endif + +# Clean up the project. +.PHONY: clean +clean: + @$(if $(strip $(clean-files)),echo $(MSG_CLEAN_FILES)) + $(if $(strip $(clean-files)),$(Q)$(RM) $(clean-files),) + @$(if $(strip $(clean-dirs)),echo $(MSG_CLEAN_DIRS)) +# Remove created directories, and make sure we only remove existing +# directories, since recursive rmdir might help us a bit on the way. +ifeq ($(os),Windows) + $(Q)$(if $(strip $(clean-dirs)), \ + $(RMDIR) $(strip $(subst /,\,$(clean-dirs)))) +else + $(Q)$(if $(strip $(clean-dirs)), \ + for directory in $(strip $(clean-dirs)); do \ + if [ -d "$$directory" ]; then \ + $(RMDIR) $$directory; \ + fi \ + done \ + ) +endif + +# Rebuild the project. +.PHONY: rebuild +rebuild: clean all + +# Debug the project in flash. +.PHONY: debug_flash +debug_flash: all + $(GDB) -x "$(PRJ_PATH)/$(DEBUG_SCRIPT_FLASH)" -ex "reset" -readnow -se $(TARGET_FLASH) + +# Debug the project in sram. +.PHONY: debug_sram +debug_sram: all + $(GDB) -x "$(PRJ_PATH)/$(DEBUG_SCRIPT_SRAM)" -ex "reset" -readnow -se $(TARGET_SRAM) + +.PHONY: objfiles +objfiles: $(obj-y) + +# Create object files from C source files. +$(build-dir)%.o: %.c $(MAKEFILE_PATH) config.mk + $(Q)test -d $(dir $@) || echo $(MSG_MKDIR) +ifeq ($(os),Windows) + $(Q)test -d $(patsubst %/,%,$(dir $@)) || mkdir $(subst /,\,$(dir $@)) +else + $(Q)test -d $(dir $@) || mkdir -p $(dir $@) +endif + @echo $(MSG_COMPILING) + $(Q)$(CC) $(c_flags) -c $< -o $@ + +# Create object files from C++ source files. +$(build-dir)%.o: %.cpp $(MAKEFILE_PATH) config.mk + $(Q)test -d $(dir $@) || echo $(MSG_MKDIR) +ifeq ($(os),Windows) + $(Q)test -d $(patsubst %/,%,$(dir $@)) || mkdir $(subst /,\,$(dir $@)) +else + $(Q)test -d $(dir $@) || mkdir -p $(dir $@) +endif + @echo $(MSG_COMPILING_CXX) + $(Q)$(CXX) $(cxx_flags) -c $< -o $@ + +# Preprocess and assemble: create object files from assembler source files. +$(build-dir)%.o: %.S $(MAKEFILE_PATH) config.mk + $(Q)test -d $(dir $@) || echo $(MSG_MKDIR) +ifeq ($(os),Windows) + $(Q)test -d $(patsubst %/,%,$(dir $@)) || mkdir $(subst /,\,$(dir $@)) +else + $(Q)test -d $(dir $@) || mkdir -p $(dir $@) +endif + @echo $(MSG_ASSEMBLING) + $(Q)$(CC) $(a_flags) -c $< -o $@ + +# Include all dependency files to add depedency to all header files in use. +include $(dep-files) + +ifeq ($(target_type),lib) +# Archive object files into an archive +$(target): $(MAKEFILE_PATH) config.mk $(obj-y) + @echo $(MSG_ARCHIVING) + $(Q)$(AR) $(ar_flags) $@ $(obj-y) + @echo $(MSG_SIZE) + $(Q)$(SIZE) -Bxt $@ +else +ifeq ($(target_type),elf) +# Link the object files into an ELF file. Also make sure the target is rebuilt +# if the common Makefile.sam.in or project config.mk is changed. +$(target): $(linker_script) $(MAKEFILE_PATH) config.mk $(obj-y) + @echo $(MSG_LINKING) + $(Q)$(LD) $(l_flags) $(obj-y) $(libflags-gnu-y) -o $@ + @echo $(MSG_SIZE) + $(Q)$(SIZE) -Ax $@ + $(Q)$(SIZE) -Bx $@ +endif +endif + +# Create extended function listing from target output file. +%.lss: $(target) + @echo $(MSG_EXTENDED_LISTING) + $(Q)$(OBJDUMP) -h -S $< > $@ + +# Create symbol table from target output file. +%.sym: $(target) + @echo $(MSG_SYMBOL_TABLE) + $(Q)$(NM) -n $< > $@ + +# Create Intel HEX image from ELF output file. +%.hex: $(target) + @echo $(MSG_IHEX_IMAGE) + $(Q)$(OBJCOPY) -O ihex $(flashflags-gnu-y) $< $@ + +# Create binary image from ELF output file. +%.bin: $(target) + @echo $(MSG_BINARY_IMAGE) + $(Q)$(OBJCOPY) -O binary $< $@ + +# Provide information about the detected host operating system. +.SECONDARY: info-os +info-os: + @echo $(MSG_INFO)$(os) build host detected + +# Build Doxygen generated documentation. +.PHONY: doc +doc: + @echo $(MSG_GENERATING_DOC) + $(Q)cd $(dir $(doccfg)) && $(DOCGEN) $(notdir $(doccfg)) + +# Clean Doxygen generated documentation. +.PHONY: cleandoc +cleandoc: + @$(if $(wildcard $(docdir)),echo $(MSG_CLEAN_DOC)) + $(Q)$(if $(wildcard $(docdir)),$(RM) --recursive $(docdir)) + +# Rebuild the Doxygen generated documentation. +.PHONY: rebuilddoc +rebuilddoc: cleandoc doc diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/mrepeat.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/mrepeat.h new file mode 100644 index 0000000..7cacde3 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/mrepeat.h @@ -0,0 +1,329 @@ +/** + * \file + * + * \brief Preprocessor macro repeating utils. + * + * Copyright (c) 2010-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _MREPEAT_H_ +#define _MREPEAT_H_ + +/** + * \defgroup group_sam_utils_mrepeat Preprocessor - Macro Repeat + * + * \ingroup group_sam_utils + * + * \{ + */ + +#include "preprocessor.h" + + +//! Maximal number of repetitions supported by MREPEAT. +#define MREPEAT_LIMIT 256 + +/*! \brief Macro repeat. + * + * This macro represents a horizontal repetition construct. + * + * \param count The number of repetitious calls to macro. Valid values range from 0 to MREPEAT_LIMIT. + * \param macro A binary operation of the form macro(n, data). This macro is expanded by MREPEAT with + * the current repetition number and the auxiliary data argument. + * \param data Auxiliary data passed to macro. + * + * \return macro(0, data) macro(1, data) ... macro(count - 1, data) + */ +#define MREPEAT(count, macro, data) TPASTE2(MREPEAT, count)(macro, data) + +#define MREPEAT0( macro, data) +#define MREPEAT1( macro, data) MREPEAT0( macro, data) macro( 0, data) +#define MREPEAT2( macro, data) MREPEAT1( macro, data) macro( 1, data) +#define MREPEAT3( macro, data) MREPEAT2( macro, data) macro( 2, data) +#define MREPEAT4( macro, data) MREPEAT3( macro, data) macro( 3, data) +#define MREPEAT5( macro, data) MREPEAT4( macro, data) macro( 4, data) +#define MREPEAT6( macro, data) MREPEAT5( macro, data) macro( 5, data) +#define MREPEAT7( macro, data) MREPEAT6( macro, data) macro( 6, data) +#define MREPEAT8( macro, data) MREPEAT7( macro, data) macro( 7, data) +#define MREPEAT9( macro, data) MREPEAT8( macro, data) macro( 8, data) +#define MREPEAT10( macro, data) MREPEAT9( macro, data) macro( 9, data) +#define MREPEAT11( macro, data) MREPEAT10( macro, data) macro( 10, data) +#define MREPEAT12( macro, data) MREPEAT11( macro, data) macro( 11, data) +#define MREPEAT13( macro, data) MREPEAT12( macro, data) macro( 12, data) +#define MREPEAT14( macro, data) MREPEAT13( macro, data) macro( 13, data) +#define MREPEAT15( macro, data) MREPEAT14( macro, data) macro( 14, data) +#define MREPEAT16( macro, data) MREPEAT15( macro, data) macro( 15, data) +#define MREPEAT17( macro, data) MREPEAT16( macro, data) macro( 16, data) +#define MREPEAT18( macro, data) MREPEAT17( macro, data) macro( 17, data) +#define MREPEAT19( macro, data) MREPEAT18( macro, data) macro( 18, data) +#define MREPEAT20( macro, data) MREPEAT19( macro, data) macro( 19, data) +#define MREPEAT21( macro, data) MREPEAT20( macro, data) macro( 20, data) +#define MREPEAT22( macro, data) MREPEAT21( macro, data) macro( 21, data) +#define MREPEAT23( macro, data) MREPEAT22( macro, data) macro( 22, data) +#define MREPEAT24( macro, data) MREPEAT23( macro, data) macro( 23, data) +#define MREPEAT25( macro, data) MREPEAT24( macro, data) macro( 24, data) +#define MREPEAT26( macro, data) MREPEAT25( macro, data) macro( 25, data) +#define MREPEAT27( macro, data) MREPEAT26( macro, data) macro( 26, data) +#define MREPEAT28( macro, data) MREPEAT27( macro, data) macro( 27, data) +#define MREPEAT29( macro, data) MREPEAT28( macro, data) macro( 28, data) +#define MREPEAT30( macro, data) MREPEAT29( macro, data) macro( 29, data) +#define MREPEAT31( macro, data) MREPEAT30( macro, data) macro( 30, data) +#define MREPEAT32( macro, data) MREPEAT31( macro, data) macro( 31, data) +#define MREPEAT33( macro, data) MREPEAT32( macro, data) macro( 32, data) +#define MREPEAT34( macro, data) MREPEAT33( macro, data) macro( 33, data) +#define MREPEAT35( macro, data) MREPEAT34( macro, data) macro( 34, data) +#define MREPEAT36( macro, data) MREPEAT35( macro, data) macro( 35, data) +#define MREPEAT37( macro, data) MREPEAT36( macro, data) macro( 36, data) +#define MREPEAT38( macro, data) MREPEAT37( macro, data) macro( 37, data) +#define MREPEAT39( macro, data) MREPEAT38( macro, data) macro( 38, data) +#define MREPEAT40( macro, data) MREPEAT39( macro, data) macro( 39, data) +#define MREPEAT41( macro, data) MREPEAT40( macro, data) macro( 40, data) +#define MREPEAT42( macro, data) MREPEAT41( macro, data) macro( 41, data) +#define MREPEAT43( macro, data) MREPEAT42( macro, data) macro( 42, data) +#define MREPEAT44( macro, data) MREPEAT43( macro, data) macro( 43, data) +#define MREPEAT45( macro, data) MREPEAT44( macro, data) macro( 44, data) +#define MREPEAT46( macro, data) MREPEAT45( macro, data) macro( 45, data) +#define MREPEAT47( macro, data) MREPEAT46( macro, data) macro( 46, data) +#define MREPEAT48( macro, data) MREPEAT47( macro, data) macro( 47, data) +#define MREPEAT49( macro, data) MREPEAT48( macro, data) macro( 48, data) +#define MREPEAT50( macro, data) MREPEAT49( macro, data) macro( 49, data) +#define MREPEAT51( macro, data) MREPEAT50( macro, data) macro( 50, data) +#define MREPEAT52( macro, data) MREPEAT51( macro, data) macro( 51, data) +#define MREPEAT53( macro, data) MREPEAT52( macro, data) macro( 52, data) +#define MREPEAT54( macro, data) MREPEAT53( macro, data) macro( 53, data) +#define MREPEAT55( macro, data) MREPEAT54( macro, data) macro( 54, data) +#define MREPEAT56( macro, data) MREPEAT55( macro, data) macro( 55, data) +#define MREPEAT57( macro, data) MREPEAT56( macro, data) macro( 56, data) +#define MREPEAT58( macro, data) MREPEAT57( macro, data) macro( 57, data) +#define MREPEAT59( macro, data) MREPEAT58( macro, data) macro( 58, data) +#define MREPEAT60( macro, data) MREPEAT59( macro, data) macro( 59, data) +#define MREPEAT61( macro, data) MREPEAT60( macro, data) macro( 60, data) +#define MREPEAT62( macro, data) MREPEAT61( macro, data) macro( 61, data) +#define MREPEAT63( macro, data) MREPEAT62( macro, data) macro( 62, data) +#define MREPEAT64( macro, data) MREPEAT63( macro, data) macro( 63, data) +#define MREPEAT65( macro, data) MREPEAT64( macro, data) macro( 64, data) +#define MREPEAT66( macro, data) MREPEAT65( macro, data) macro( 65, data) +#define MREPEAT67( macro, data) MREPEAT66( macro, data) macro( 66, data) +#define MREPEAT68( macro, data) MREPEAT67( macro, data) macro( 67, data) +#define MREPEAT69( macro, data) MREPEAT68( macro, data) macro( 68, data) +#define MREPEAT70( macro, data) MREPEAT69( macro, data) macro( 69, data) +#define MREPEAT71( macro, data) MREPEAT70( macro, data) macro( 70, data) +#define MREPEAT72( macro, data) MREPEAT71( macro, data) macro( 71, data) +#define MREPEAT73( macro, data) MREPEAT72( macro, data) macro( 72, data) +#define MREPEAT74( macro, data) MREPEAT73( macro, data) macro( 73, data) +#define MREPEAT75( macro, data) MREPEAT74( macro, data) macro( 74, data) +#define MREPEAT76( macro, data) MREPEAT75( macro, data) macro( 75, data) +#define MREPEAT77( macro, data) MREPEAT76( macro, data) macro( 76, data) +#define MREPEAT78( macro, data) MREPEAT77( macro, data) macro( 77, data) +#define MREPEAT79( macro, data) MREPEAT78( macro, data) macro( 78, data) +#define MREPEAT80( macro, data) MREPEAT79( macro, data) macro( 79, data) +#define MREPEAT81( macro, data) MREPEAT80( macro, data) macro( 80, data) +#define MREPEAT82( macro, data) MREPEAT81( macro, data) macro( 81, data) +#define MREPEAT83( macro, data) MREPEAT82( macro, data) macro( 82, data) +#define MREPEAT84( macro, data) MREPEAT83( macro, data) macro( 83, data) +#define MREPEAT85( macro, data) MREPEAT84( macro, data) macro( 84, data) +#define MREPEAT86( macro, data) MREPEAT85( macro, data) macro( 85, data) +#define MREPEAT87( macro, data) MREPEAT86( macro, data) macro( 86, data) +#define MREPEAT88( macro, data) MREPEAT87( macro, data) macro( 87, data) +#define MREPEAT89( macro, data) MREPEAT88( macro, data) macro( 88, data) +#define MREPEAT90( macro, data) MREPEAT89( macro, data) macro( 89, data) +#define MREPEAT91( macro, data) MREPEAT90( macro, data) macro( 90, data) +#define MREPEAT92( macro, data) MREPEAT91( macro, data) macro( 91, data) +#define MREPEAT93( macro, data) MREPEAT92( macro, data) macro( 92, data) +#define MREPEAT94( macro, data) MREPEAT93( macro, data) macro( 93, data) +#define MREPEAT95( macro, data) MREPEAT94( macro, data) macro( 94, data) +#define MREPEAT96( macro, data) MREPEAT95( macro, data) macro( 95, data) +#define MREPEAT97( macro, data) MREPEAT96( macro, data) macro( 96, data) +#define MREPEAT98( macro, data) MREPEAT97( macro, data) macro( 97, data) +#define MREPEAT99( macro, data) MREPEAT98( macro, data) macro( 98, data) +#define MREPEAT100(macro, data) MREPEAT99( macro, data) macro( 99, data) +#define MREPEAT101(macro, data) MREPEAT100(macro, data) macro(100, data) +#define MREPEAT102(macro, data) MREPEAT101(macro, data) macro(101, data) +#define MREPEAT103(macro, data) MREPEAT102(macro, data) macro(102, data) +#define MREPEAT104(macro, data) MREPEAT103(macro, data) macro(103, data) +#define MREPEAT105(macro, data) MREPEAT104(macro, data) macro(104, data) +#define MREPEAT106(macro, data) MREPEAT105(macro, data) macro(105, data) +#define MREPEAT107(macro, data) MREPEAT106(macro, data) macro(106, data) +#define MREPEAT108(macro, data) MREPEAT107(macro, data) macro(107, data) +#define MREPEAT109(macro, data) MREPEAT108(macro, data) macro(108, data) +#define MREPEAT110(macro, data) MREPEAT109(macro, data) macro(109, data) +#define MREPEAT111(macro, data) MREPEAT110(macro, data) macro(110, data) +#define MREPEAT112(macro, data) MREPEAT111(macro, data) macro(111, data) +#define MREPEAT113(macro, data) MREPEAT112(macro, data) macro(112, data) +#define MREPEAT114(macro, data) MREPEAT113(macro, data) macro(113, data) +#define MREPEAT115(macro, data) MREPEAT114(macro, data) macro(114, data) +#define MREPEAT116(macro, data) MREPEAT115(macro, data) macro(115, data) +#define MREPEAT117(macro, data) MREPEAT116(macro, data) macro(116, data) +#define MREPEAT118(macro, data) MREPEAT117(macro, data) macro(117, data) +#define MREPEAT119(macro, data) MREPEAT118(macro, data) macro(118, data) +#define MREPEAT120(macro, data) MREPEAT119(macro, data) macro(119, data) +#define MREPEAT121(macro, data) MREPEAT120(macro, data) macro(120, data) +#define MREPEAT122(macro, data) MREPEAT121(macro, data) macro(121, data) +#define MREPEAT123(macro, data) MREPEAT122(macro, data) macro(122, data) +#define MREPEAT124(macro, data) MREPEAT123(macro, data) macro(123, data) +#define MREPEAT125(macro, data) MREPEAT124(macro, data) macro(124, data) +#define MREPEAT126(macro, data) MREPEAT125(macro, data) macro(125, data) +#define MREPEAT127(macro, data) MREPEAT126(macro, data) macro(126, data) +#define MREPEAT128(macro, data) MREPEAT127(macro, data) macro(127, data) +#define MREPEAT129(macro, data) MREPEAT128(macro, data) macro(128, data) +#define MREPEAT130(macro, data) MREPEAT129(macro, data) macro(129, data) +#define MREPEAT131(macro, data) MREPEAT130(macro, data) macro(130, data) +#define MREPEAT132(macro, data) MREPEAT131(macro, data) macro(131, data) +#define MREPEAT133(macro, data) MREPEAT132(macro, data) macro(132, data) +#define MREPEAT134(macro, data) MREPEAT133(macro, data) macro(133, data) +#define MREPEAT135(macro, data) MREPEAT134(macro, data) macro(134, data) +#define MREPEAT136(macro, data) MREPEAT135(macro, data) macro(135, data) +#define MREPEAT137(macro, data) MREPEAT136(macro, data) macro(136, data) +#define MREPEAT138(macro, data) MREPEAT137(macro, data) macro(137, data) +#define MREPEAT139(macro, data) MREPEAT138(macro, data) macro(138, data) +#define MREPEAT140(macro, data) MREPEAT139(macro, data) macro(139, data) +#define MREPEAT141(macro, data) MREPEAT140(macro, data) macro(140, data) +#define MREPEAT142(macro, data) MREPEAT141(macro, data) macro(141, data) +#define MREPEAT143(macro, data) MREPEAT142(macro, data) macro(142, data) +#define MREPEAT144(macro, data) MREPEAT143(macro, data) macro(143, data) +#define MREPEAT145(macro, data) MREPEAT144(macro, data) macro(144, data) +#define MREPEAT146(macro, data) MREPEAT145(macro, data) macro(145, data) +#define MREPEAT147(macro, data) MREPEAT146(macro, data) macro(146, data) +#define MREPEAT148(macro, data) MREPEAT147(macro, data) macro(147, data) +#define MREPEAT149(macro, data) MREPEAT148(macro, data) macro(148, data) +#define MREPEAT150(macro, data) MREPEAT149(macro, data) macro(149, data) +#define MREPEAT151(macro, data) MREPEAT150(macro, data) macro(150, data) +#define MREPEAT152(macro, data) MREPEAT151(macro, data) macro(151, data) +#define MREPEAT153(macro, data) MREPEAT152(macro, data) macro(152, data) +#define MREPEAT154(macro, data) MREPEAT153(macro, data) macro(153, data) +#define MREPEAT155(macro, data) MREPEAT154(macro, data) macro(154, data) +#define MREPEAT156(macro, data) MREPEAT155(macro, data) macro(155, data) +#define MREPEAT157(macro, data) MREPEAT156(macro, data) macro(156, data) +#define MREPEAT158(macro, data) MREPEAT157(macro, data) macro(157, data) +#define MREPEAT159(macro, data) MREPEAT158(macro, data) macro(158, data) +#define MREPEAT160(macro, data) MREPEAT159(macro, data) macro(159, data) +#define MREPEAT161(macro, data) MREPEAT160(macro, data) macro(160, data) +#define MREPEAT162(macro, data) MREPEAT161(macro, data) macro(161, data) +#define MREPEAT163(macro, data) MREPEAT162(macro, data) macro(162, data) +#define MREPEAT164(macro, data) MREPEAT163(macro, data) macro(163, data) +#define MREPEAT165(macro, data) MREPEAT164(macro, data) macro(164, data) +#define MREPEAT166(macro, data) MREPEAT165(macro, data) macro(165, data) +#define MREPEAT167(macro, data) MREPEAT166(macro, data) macro(166, data) +#define MREPEAT168(macro, data) MREPEAT167(macro, data) macro(167, data) +#define MREPEAT169(macro, data) MREPEAT168(macro, data) macro(168, data) +#define MREPEAT170(macro, data) MREPEAT169(macro, data) macro(169, data) +#define MREPEAT171(macro, data) MREPEAT170(macro, data) macro(170, data) +#define MREPEAT172(macro, data) MREPEAT171(macro, data) macro(171, data) +#define MREPEAT173(macro, data) MREPEAT172(macro, data) macro(172, data) +#define MREPEAT174(macro, data) MREPEAT173(macro, data) macro(173, data) +#define MREPEAT175(macro, data) MREPEAT174(macro, data) macro(174, data) +#define MREPEAT176(macro, data) MREPEAT175(macro, data) macro(175, data) +#define MREPEAT177(macro, data) MREPEAT176(macro, data) macro(176, data) +#define MREPEAT178(macro, data) MREPEAT177(macro, data) macro(177, data) +#define MREPEAT179(macro, data) MREPEAT178(macro, data) macro(178, data) +#define MREPEAT180(macro, data) MREPEAT179(macro, data) macro(179, data) +#define MREPEAT181(macro, data) MREPEAT180(macro, data) macro(180, data) +#define MREPEAT182(macro, data) MREPEAT181(macro, data) macro(181, data) +#define MREPEAT183(macro, data) MREPEAT182(macro, data) macro(182, data) +#define MREPEAT184(macro, data) MREPEAT183(macro, data) macro(183, data) +#define MREPEAT185(macro, data) MREPEAT184(macro, data) macro(184, data) +#define MREPEAT186(macro, data) MREPEAT185(macro, data) macro(185, data) +#define MREPEAT187(macro, data) MREPEAT186(macro, data) macro(186, data) +#define MREPEAT188(macro, data) MREPEAT187(macro, data) macro(187, data) +#define MREPEAT189(macro, data) MREPEAT188(macro, data) macro(188, data) +#define MREPEAT190(macro, data) MREPEAT189(macro, data) macro(189, data) +#define MREPEAT191(macro, data) MREPEAT190(macro, data) macro(190, data) +#define MREPEAT192(macro, data) MREPEAT191(macro, data) macro(191, data) +#define MREPEAT193(macro, data) MREPEAT192(macro, data) macro(192, data) +#define MREPEAT194(macro, data) MREPEAT193(macro, data) macro(193, data) +#define MREPEAT195(macro, data) MREPEAT194(macro, data) macro(194, data) +#define MREPEAT196(macro, data) MREPEAT195(macro, data) macro(195, data) +#define MREPEAT197(macro, data) MREPEAT196(macro, data) macro(196, data) +#define MREPEAT198(macro, data) MREPEAT197(macro, data) macro(197, data) +#define MREPEAT199(macro, data) MREPEAT198(macro, data) macro(198, data) +#define MREPEAT200(macro, data) MREPEAT199(macro, data) macro(199, data) +#define MREPEAT201(macro, data) MREPEAT200(macro, data) macro(200, data) +#define MREPEAT202(macro, data) MREPEAT201(macro, data) macro(201, data) +#define MREPEAT203(macro, data) MREPEAT202(macro, data) macro(202, data) +#define MREPEAT204(macro, data) MREPEAT203(macro, data) macro(203, data) +#define MREPEAT205(macro, data) MREPEAT204(macro, data) macro(204, data) +#define MREPEAT206(macro, data) MREPEAT205(macro, data) macro(205, data) +#define MREPEAT207(macro, data) MREPEAT206(macro, data) macro(206, data) +#define MREPEAT208(macro, data) MREPEAT207(macro, data) macro(207, data) +#define MREPEAT209(macro, data) MREPEAT208(macro, data) macro(208, data) +#define MREPEAT210(macro, data) MREPEAT209(macro, data) macro(209, data) +#define MREPEAT211(macro, data) MREPEAT210(macro, data) macro(210, data) +#define MREPEAT212(macro, data) MREPEAT211(macro, data) macro(211, data) +#define MREPEAT213(macro, data) MREPEAT212(macro, data) macro(212, data) +#define MREPEAT214(macro, data) MREPEAT213(macro, data) macro(213, data) +#define MREPEAT215(macro, data) MREPEAT214(macro, data) macro(214, data) +#define MREPEAT216(macro, data) MREPEAT215(macro, data) macro(215, data) +#define MREPEAT217(macro, data) MREPEAT216(macro, data) macro(216, data) +#define MREPEAT218(macro, data) MREPEAT217(macro, data) macro(217, data) +#define MREPEAT219(macro, data) MREPEAT218(macro, data) macro(218, data) +#define MREPEAT220(macro, data) MREPEAT219(macro, data) macro(219, data) +#define MREPEAT221(macro, data) MREPEAT220(macro, data) macro(220, data) +#define MREPEAT222(macro, data) MREPEAT221(macro, data) macro(221, data) +#define MREPEAT223(macro, data) MREPEAT222(macro, data) macro(222, data) +#define MREPEAT224(macro, data) MREPEAT223(macro, data) macro(223, data) +#define MREPEAT225(macro, data) MREPEAT224(macro, data) macro(224, data) +#define MREPEAT226(macro, data) MREPEAT225(macro, data) macro(225, data) +#define MREPEAT227(macro, data) MREPEAT226(macro, data) macro(226, data) +#define MREPEAT228(macro, data) MREPEAT227(macro, data) macro(227, data) +#define MREPEAT229(macro, data) MREPEAT228(macro, data) macro(228, data) +#define MREPEAT230(macro, data) MREPEAT229(macro, data) macro(229, data) +#define MREPEAT231(macro, data) MREPEAT230(macro, data) macro(230, data) +#define MREPEAT232(macro, data) MREPEAT231(macro, data) macro(231, data) +#define MREPEAT233(macro, data) MREPEAT232(macro, data) macro(232, data) +#define MREPEAT234(macro, data) MREPEAT233(macro, data) macro(233, data) +#define MREPEAT235(macro, data) MREPEAT234(macro, data) macro(234, data) +#define MREPEAT236(macro, data) MREPEAT235(macro, data) macro(235, data) +#define MREPEAT237(macro, data) MREPEAT236(macro, data) macro(236, data) +#define MREPEAT238(macro, data) MREPEAT237(macro, data) macro(237, data) +#define MREPEAT239(macro, data) MREPEAT238(macro, data) macro(238, data) +#define MREPEAT240(macro, data) MREPEAT239(macro, data) macro(239, data) +#define MREPEAT241(macro, data) MREPEAT240(macro, data) macro(240, data) +#define MREPEAT242(macro, data) MREPEAT241(macro, data) macro(241, data) +#define MREPEAT243(macro, data) MREPEAT242(macro, data) macro(242, data) +#define MREPEAT244(macro, data) MREPEAT243(macro, data) macro(243, data) +#define MREPEAT245(macro, data) MREPEAT244(macro, data) macro(244, data) +#define MREPEAT246(macro, data) MREPEAT245(macro, data) macro(245, data) +#define MREPEAT247(macro, data) MREPEAT246(macro, data) macro(246, data) +#define MREPEAT248(macro, data) MREPEAT247(macro, data) macro(247, data) +#define MREPEAT249(macro, data) MREPEAT248(macro, data) macro(248, data) +#define MREPEAT250(macro, data) MREPEAT249(macro, data) macro(249, data) +#define MREPEAT251(macro, data) MREPEAT250(macro, data) macro(250, data) +#define MREPEAT252(macro, data) MREPEAT251(macro, data) macro(251, data) +#define MREPEAT253(macro, data) MREPEAT252(macro, data) macro(252, data) +#define MREPEAT254(macro, data) MREPEAT253(macro, data) macro(253, data) +#define MREPEAT255(macro, data) MREPEAT254(macro, data) macro(254, data) +#define MREPEAT256(macro, data) MREPEAT255(macro, data) macro(255, data) + +/** + * \} + */ + +#endif // _MREPEAT_H_ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/preprocessor.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/preprocessor.h new file mode 100644 index 0000000..abf2c11 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/preprocessor.h @@ -0,0 +1,45 @@ +/** + * \file + * + * \brief Preprocessor utils. + * + * Copyright (c) 2010-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _PREPROCESSOR_H_ +#define _PREPROCESSOR_H_ + +#include "tpaste.h" +#include "stringz.h" +#include "mrepeat.h" + + +#endif // _PREPROCESSOR_H_ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/stringz.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/stringz.h new file mode 100644 index 0000000..8e91704 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/stringz.h @@ -0,0 +1,75 @@ +/** + * \file + * + * \brief Preprocessor stringizing utils. + * + * Copyright (c) 2010-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _STRINGZ_H_ +#define _STRINGZ_H_ + +/** + * \defgroup group_sam_utils_stringz Preprocessor - Stringize + * + * \ingroup group_sam_utils + * + * \{ + */ + +/*! \brief Stringize. + * + * Stringize a preprocessing token, this token being allowed to be \#defined. + * + * May be used only within macros with the token passed as an argument if the token is \#defined. + * + * For example, writing STRINGZ(PIN) within a macro \#defined by PIN_NAME(PIN) + * and invoked as PIN_NAME(PIN0) with PIN0 \#defined as A0 is equivalent to + * writing "A0". + */ +#define STRINGZ(x) #x + +/*! \brief Absolute stringize. + * + * Stringize a preprocessing token, this token being allowed to be \#defined. + * + * No restriction of use if the token is \#defined. + * + * For example, writing ASTRINGZ(PIN0) anywhere with PIN0 \#defined as A0 is + * equivalent to writing "A0". + */ +#define ASTRINGZ(x) STRINGZ(x) + +/** + * \} + */ + +#endif // _STRINGZ_H_ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/tpaste.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/tpaste.h new file mode 100644 index 0000000..6849928 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/preprocessor/tpaste.h @@ -0,0 +1,95 @@ +/** + * \file + * + * \brief Preprocessor token pasting utils. + * + * Copyright (c) 2010-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef _TPASTE_H_ +#define _TPASTE_H_ + +/** + * \defgroup group_sam_utils_tpaste Preprocessor - Token Paste + * + * \ingroup group_sam_utils + * + * \{ + */ + +/*! \name Token Paste + * + * Paste N preprocessing tokens together, these tokens being allowed to be \#defined. + * + * May be used only within macros with the tokens passed as arguments if the tokens are \#defined. + * + * For example, writing TPASTE2(U, WIDTH) within a macro \#defined by + * UTYPE(WIDTH) and invoked as UTYPE(UL_WIDTH) with UL_WIDTH \#defined as 32 is + * equivalent to writing U32. + */ +//! @{ +#define TPASTE2( a, b) a##b +#define TPASTE3( a, b, c) a##b##c +#define TPASTE4( a, b, c, d) a##b##c##d +#define TPASTE5( a, b, c, d, e) a##b##c##d##e +#define TPASTE6( a, b, c, d, e, f) a##b##c##d##e##f +#define TPASTE7( a, b, c, d, e, f, g) a##b##c##d##e##f##g +#define TPASTE8( a, b, c, d, e, f, g, h) a##b##c##d##e##f##g##h +#define TPASTE9( a, b, c, d, e, f, g, h, i) a##b##c##d##e##f##g##h##i +#define TPASTE10(a, b, c, d, e, f, g, h, i, j) a##b##c##d##e##f##g##h##i##j +//! @} + +/*! \name Absolute Token Paste + * + * Paste N preprocessing tokens together, these tokens being allowed to be \#defined. + * + * No restriction of use if the tokens are \#defined. + * + * For example, writing ATPASTE2(U, UL_WIDTH) anywhere with UL_WIDTH \#defined + * as 32 is equivalent to writing U32. + */ +//! @{ +#define ATPASTE2( a, b) TPASTE2( a, b) +#define ATPASTE3( a, b, c) TPASTE3( a, b, c) +#define ATPASTE4( a, b, c, d) TPASTE4( a, b, c, d) +#define ATPASTE5( a, b, c, d, e) TPASTE5( a, b, c, d, e) +#define ATPASTE6( a, b, c, d, e, f) TPASTE6( a, b, c, d, e, f) +#define ATPASTE7( a, b, c, d, e, f, g) TPASTE7( a, b, c, d, e, f, g) +#define ATPASTE8( a, b, c, d, e, f, g, h) TPASTE8( a, b, c, d, e, f, g, h) +#define ATPASTE9( a, b, c, d, e, f, g, h, i) TPASTE9( a, b, c, d, e, f, g, h, i) +#define ATPASTE10(a, b, c, d, e, f, g, h, i, j) TPASTE10(a, b, c, d, e, f, g, h, i, j) +//! @} + +/** + * \} + */ + +#endif // _TPASTE_H_ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/status_codes.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/status_codes.h new file mode 100644 index 0000000..225e751 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/status_codes.h @@ -0,0 +1,103 @@ +/** + * \file + * + * \brief Status code definitions. + * + * This file defines various status codes returned by functions, + * indicating success or failure as well as what kind of failure. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef STATUS_CODES_H_INCLUDED +#define STATUS_CODES_H_INCLUDED + +/* Note: this is a local workaround to avoid a pre-processor clash due to the + * lwIP macro ERR_TIMEOUT. */ +#if (defined(LWIP_HDR_ERR_H) || defined(__LWIP_ERR_H__)) && defined(ERR_TIMEOUT) +#if (ERR_TIMEOUT != -3) + +/* Internal check to make sure that the later restore of lwIP's ERR_TIMEOUT + * macro is set to the correct value. Note that it is highly improbable that + * this value ever changes in lwIP. */ +#error ASF developers: check lwip err.h new value for ERR_TIMEOUT +#endif +#undef ERR_TIMEOUT +#endif + +/** + * Status code that may be returned by shell commands and protocol + * implementations. + * + * \note Any change to these status codes and the corresponding + * message strings is strictly forbidden. New codes can be added, + * however, but make sure that any message string tables are updated + * at the same time. + */ +enum status_code { + STATUS_OK = 0, //!< Success + STATUS_ERR_BUSY = 0x19, + STATUS_ERR_DENIED = 0x1C, + STATUS_ERR_TIMEOUT = 0x12, + ERR_IO_ERROR = -1, //!< I/O error + ERR_FLUSHED = -2, //!< Request flushed from queue + ERR_TIMEOUT = -3, //!< Operation timed out + ERR_BAD_DATA = -4, //!< Data integrity check failed + ERR_PROTOCOL = -5, //!< Protocol error + ERR_UNSUPPORTED_DEV = -6, //!< Unsupported device + ERR_NO_MEMORY = -7, //!< Insufficient memory + ERR_INVALID_ARG = -8, //!< Invalid argument + ERR_BAD_ADDRESS = -9, //!< Bad address + ERR_BUSY = -10, //!< Resource is busy + ERR_BAD_FORMAT = -11, //!< Data format not recognized + ERR_NO_TIMER = -12, //!< No timer available + ERR_TIMER_ALREADY_RUNNING = -13, //!< Timer already running + ERR_TIMER_NOT_RUNNING = -14, //!< Timer not running + ERR_ABORTED = -15, //!< Operation aborted by user + /** + * \brief Operation in progress + * + * This status code is for driver-internal use when an operation + * is currently being performed. + * + * \note Drivers should never return this status code to any + * callers. It is strictly for internal use. + */ + OPERATION_IN_PROGRESS = -128, +}; + +typedef enum status_code status_code_t; + +#if defined(LWIP_HDR_ERR_H) +#define ERR_TIMEOUT -3 +#endif + +#endif /* STATUS_CODES_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/syscalls/gcc/syscalls.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/syscalls/gcc/syscalls.c new file mode 100644 index 0000000..d74ba71 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/sam/utils/syscalls/gcc/syscalls.c @@ -0,0 +1,134 @@ +/** + * \file + * + * \brief Syscalls for SAM (GCC). + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#include +#include +#include +#include + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +extern "C" { +#endif +/**INDENT-ON**/ +/// @endcond + +#undef errno +extern int errno; +extern int _end; +extern int __ram_end__; + +extern caddr_t _sbrk(int incr); +extern int link(char *old, char *new); +extern int _close(int file); +extern int _fstat(int file, struct stat *st); +extern int _isatty(int file); +extern int _lseek(int file, int ptr, int dir); +extern void _exit(int status); +extern void _kill(int pid, int sig); +extern int _getpid(void); + +extern caddr_t _sbrk(int incr) +{ + static unsigned char *heap = NULL; + unsigned char *prev_heap; + int ramend = (int)&__ram_end__; + + if (heap == NULL) { + heap = (unsigned char *)&_end; + } + prev_heap = heap; + + if (((int)prev_heap + incr) > ramend) { + return (caddr_t) -1; + } + + heap += incr; + + return (caddr_t) prev_heap; +} + +extern int link(char *old, char *new) +{ + return -1; +} + +extern int _close(int file) +{ + return -1; +} + +extern int _fstat(int file, struct stat *st) +{ + st->st_mode = S_IFCHR; + + return 0; +} + +extern int _isatty(int file) +{ + return 1; +} + +extern int _lseek(int file, int ptr, int dir) +{ + return 0; +} + +extern void _exit(int status) +{ + asm("BKPT #0"); + for (;;); +} + +extern void _kill(int pid, int sig) +{ + return; +} + +extern int _getpid(void) +{ + return -1; +} + +/// @cond 0 +/**INDENT-OFF**/ +#ifdef __cplusplus +} +#endif +/**INDENT-ON**/ +/// @endcond diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/ATMEL-disclaimer.txt b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/ATMEL-disclaimer.txt new file mode 100644 index 0000000..422f7fe --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/ATMEL-disclaimer.txt @@ -0,0 +1,20 @@ +/* + * Only the CMSIS required parts for ASF are included here, go to the below + * address for the full package: + * http://www.arm.com/products/processors/cortex-m/cortex-microcontroller-software-interface-standard.php + * + * The library file thirdparty/CMSIS/Lib/GCC/libarm_cortexM4lf_math_softfp.a was generated by ATMEL, which + * is support -mfloat-abi=softfp compiler flag, and this is also the default selection for device that + * have FPU module and enabled. + * If customer want to use -mfloat-abi=hard compiler flag, the project compile/link flag and link library + * should be manual modified. The library thirdparty/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a is used for + * -mfloat-abi=hard configration. + * + * __CORTEX_SC is not defined for cortex-m0+, and may cause compiler warning, so the include file + * thirdparty/CMSIS/Include/core_cmInstr.h was modified to void such warning. + * Modified from: + * #if (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) + * to: + * #if (__CORTEX_M >= 0x03) || ((defined(__CORTEX_SC)) && (__CORTEX_SC >= 300)) + * + */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/CMSIS_END_USER_LICENCE_AGREEMENT.pdf b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/CMSIS_END_USER_LICENCE_AGREEMENT.pdf new file mode 100644 index 0000000000000000000000000000000000000000..c67c8672dbf9fdcf4bf64a22791e24c9f1688d1d GIT binary patch literal 179946 zcmdSARdgK7vaTzzm@Q_qn3*kRvY1&dW@gD2Gcz+<%*@QpXfZQOSN7a2IbP5i3js^~jb^w69wY38QBg>yI(t390 z;#Nl1A7*|Z0t^X0x&gj^eBht~R)&9E{5JM)zW(^26SQ`;av)%#lQcE7*C1f}ZH|C} z`LBlcuZI0k!$|+T(IWV#&EMVs!{�JHUs{ztqbE?5!Q`3;^~Y+C;3a9DX+p1b@jE zVI*MtZIn)giGbtx!Pl>J-|Van6aWqybRW5*Qv|p;(1}}qBtzh@M)0pj{I?7`X@H@r zo`AKB#>Y^40u~MyS|&yUc4h`z4n{44kHD-PK4jPv{0W9m)Xv(`=I=EBIiXXaQ?%2w zvbXsy*T9udP=QVe;ACn5kQWvBu&$`5Z~xKduY~^t z{zTV=8(Tji#CR@66Et-;-WKQWT-Rz-880gnA6h;;x-6b_lSJ>^-c z@=rCVxmjE98F@Ry;*D}X5&Ulz-l}JVed+Ui4HqXBU@!3(g`XUiJ!SK#=?tT=u6}&) zhUxb?{hUz7&};=OU-bykY8_qNX=^#XJDaH$FE6dub4ygmHh;M;gWPekQtj_O@ZHv$ zI_MDL?nE>;c~jb~14I7gammxgrVd38@&@m+|I|V|eWd4rpf<5n+PUz`leZQgk*L|% zI>}6-9n^ohTG{F$MF_&=E}u1LYX?&8b$LZY|4Mh<^O{o~HpZunb?R^Ox+bO#P1El- zRiLY0WiNF7L>K%xI*xx!i(SlrNf3LEmYVyTKbv%FLxSFsVG)ry>?x?TWz)u?evE|u zY;!wfSEz=QD_gg8;Qg?jNV1Sg%r*kg<6>{Yzwq;MYk!O!%B9x7vo~B1D6;YH)TWpX zYi6gisB0HraxYP+75>(sNfnfoo=__Mf(Kj&$=Q50*I*S$C$05+8(tc%zxs=oxqiDU zuJws^ps3N@j_+K`Nk|(0@o>2##Ngura7gdjS{0O>(`9k`<~9{~OFUt>mu*0cfzbw8 zAepgbE&6lnLg2-@b%4M?Y1=|-?38^}u{~m$p|s!7C$3TyE|ulV1*XR)Ji@?wj*{?0 zy~g8y z`qaBwg4ARt=zqFe2T$akOZ(!Zb-O<%cgghv^YT!t?Pl*%V);5D(inlH(>}ysr9DaJ>qwzMkCIo(=eWZ>=^j;M4|LIq*v+*>SANLGE>* z3zMgeZl*k-D@tRxG{U8?Z*@I1fyCkloq-+HYUU)XVms}9U^2FT94nt#gjV9i`et23 z(VVz-C%IjGI~v>EPXjh;vFb8?zCv86DN?|RMbuc<8IHw<(|V^ks>IVwT^v_J{6rD) zPf&vDEQ`ti#jxodEyJO0TCl;i@4*P2ny+h)E=(l`(lUFaUkBM+f&L&AcusbaT^#=A z6~6!0qVynDuPllWlJ3jOrfEvJiP;LZF$QTsR9iU=mVsmbi`u{Nu6hbW`HOX;EeC^21`3gcDCac?9#z5jJ z95ebt?t#LQwz;_s3);Ib5Pr-rVv~Y|)>Va4xJ&L3gzX=wmrs019x57M2vw~57_JbNFkWVt#m2xFr(PtRQU%|ja^t0!_4E?#x#Q}o z5|a#^>o{9`Q4%g2s3&+A*{UT=qI@igBD{3%O}r;BJjmnVM`8T@yJWJHmOSQQG&M8C z{^}9D$ELctc~flU(zwGq83Un6XR8T=EO|5qGqz9|Xfx%>v}&EtwXr#!^IJAJY8~C- zI~0 zS+U$SZ)qXkES=8Gf25wXx*r~mx{O-pTZ~mw3SPs_-_!$i)f+{CWhZ5VmUdn=`y;pm z`fzR z4(cRj>o)I=w*T?VihWsXC|0kZ`75717GZ0Tx?!iw$=eYPd)l&T3&dr&#DG7AgG1;s z!o{J$$Px$l#z@nzVl-j{GBhcz3#7AC2s(5G~_Hz zs4`oQUHe~(b*(2D@d{(MA!c=8LlNn@-+(835ofcZ;>l-#HAPDTC+1H3=21pzKk#`x2ivOK zvN6{@G>c-5ATV2A8Ad{Y+Zr+eJGb%~^yRC;=_;W|w}jO*1iUIP{rOhRfSyE5ng?r{ zpE|olj1uQldET2MR}1cYh9 zj=lT zAG)DUQ18wv`_kUjl5Pv|^YD<4=27*VpK7x>$c&@zIPzeGmM_jW*$0jGZT9YQLGCRr zxIu>VT$3u>PM0RK+XP1>P6^sg8^{ndqE|U@b`~X+_&8mieCc@;7Fg-n)6}2$c^2;9 z!_k0(L*;2Sj&3Lqu32n{aK0PP@54GC%T@8L_&F;2;FQn18Joc`;SYfp!XQrS$a>^N zwZ!*EXcij$&5itQ>pBVps_yIvWWXe_h3hoUH!2B|4&8V*Dwic_PSz2Y92x*Zxw6*0IUClO z`5yrhMJqn$t7o)noH>;DzB4W3V-Qz*DWKjAHjtC03}}hrKH9uLPU42Y#k1n`j1L#X zf4=?GY6x9E7 zR1M6+6Sve-_wKeQedeYnj{c@6c~#XxW0SHlSzWujgbl`6lN0dLU0>uvVtaU~%g}m> zV3iK#O8<-g1YF{?Yc%9Y(@d539VYh|+U?seRl>1%NEmLuw}sU3#Z&jnc9LO@U!%aZ zPOCRiN%`2b@!G@XtvN5muG)sKk<8!rWa%Q$jJYQ}<Q}p|;<0sUX=z z6w;6Bd2!3a^J;2-|2h)zQN0 zSTf4&egTc7<^`@TU2Y9w=@til&OqM$(r~c5m3x|tP6|O}VChS z^kMR_(6dp;~K@3A4W02_nZNdJW4FexitIr+znoE&Z>}(ow9klJ!$ya{T z>v2!%v*OIY*`l%t=^ngs_@&GXmS5)d=>U%fO{qbGC^A1j?kK&9a560S%_I!Zyu6TB zuhdECu24Kn*UuP>h`@GI3;u-)HUa`McXi%Q{71QO8s!Xv^_(Rq=_if31jZcDtv}vw zlG8CoK(DONd5+lBS)vK|PG?T&Gmi?pfmPLZ=PCWFEznn*z2<22^kK`qpcd;tv0uxq zz}i`&weOp4_@EW+mtftfT^3E0knA(88Ih2pwuG?OPik-&$hH&c$1_;qy=l%s zDQyVk?ViuQ@~z_ck!NT3G%CZEoL54fwKvNCLV$A^&cbuwaf-gwDBbxpAYvSAq1-IO z3Dpwr{;I=%Lj%^)YeNG8eU=OdwPKPpr6J3Q#VlUIfrBOORJw*K>>hW;=Rg!&^B2ti zS}FfpYw!ZDwK!8Ltj09uLQ$fL=)^)XBo|B)z_~751ipuZs&$4pDNS`d8r{P0_?26xj`x zZ|fgckAA&RyMAme8A+L%>#vjNk))!~9%ct-WaB`Q^^msdPbI?KA+)rvE1b zwf@l9Mf{%2)VJOV&`m{ga5IvnaR}1vTZ1?^Jqu77QcU+umSG%yc1BiRds*V@EL6EF zqXiYMB?{i($m=M*1K<-`5*m`{|Ri(09}eh+UX6{gx!6q>lO zgr!bhsC(G5!D5qs5WtBWZVYn*saB}gM)D z)N_-k=7|^Vv_g+VJ1izm4c3lWZORsV^~*6Ps-6ZpFKX26t56@aOj`y2~FJp7k z6tA^^p>VOs48GcXQn>6TdsHyo_Tv@q*VopS_Y8t|%YIr(Ih5#fPj}Nu-I55lqNh5Q zNG@-w568;dFT;WaJj`;%1~ zoX(Mj8)2Ta4cL&L*U}&@x_1MJq7t3tD2N#qO;wmHdI@OWgqkkZxN+I&NB`q2rsr7Z zbp<#Hpc87DjTA04{ZXbAxgsG*dre~A#lRea?VTvd5Q8b)NC(ZBGsX<$+xdRS@Xa?| zFyGY`mn@O`grVlH&d9uuHQ^YyJC-;^e5vME_B(4rj_(%y$mzI0-k9y$elS%>mWe9n z-lHIl=`8c@Q?NNaoDG;I)axaEdtP5A{qgk4QqZ%*SFYPTiu_zF zapgJuTKEoId@qSdeuL7mR(2>m;uAvMc{UcN%DTT&tz8_MLD}F(a9Pm81!-VrtVuzxeqB^EBn`6)-YM^kfLYX4F z%&iiq%O@gdiP)aT{q+?uj;Ce&e$D}=fU#TlaaA}KJK+|d=9spom?Gds8XS zuxtXj&lY`;?LE>(Ps6z-pr+DxBZd>noqlKyW@w|SH`2ah^ELeSx%09IH*?g;#d8i! zI58T1Qb0>O70x+`j(A+DGd7;^h7oTTVXv;iy{m*A@g6ASx%^l_Kh zVQQ3BO9;8)S|ob__^2s6W-8V(l?}&4O13bk51gWu#`-Jfx53K z4h?W4Y_TsyCDU_SqGZHoo`+#9L?{1n^+rjYi>qeNq7BKH)vYV+xo>s zT(vx8c54+rCK86$mthG`-Qn4j3fOj5jh}ErU>ei8zk;`S{=^=dmaFsD60+>~yW6zU z48V(2{d_to=j|ZEfg*gsg)a5YnpRIgrSFbCQI(#e;LYjGpj=SyxRzG`$3cjE_Iqq< zesZDZP;D1({?sr+Uuk*>@c3PTsx+I$AzQ_z(MBTTQCBlF>Y%d2<(U}KnjYVQGi>n<{}8XgVawm} z>o;%u8`b;)ZNE_zor0sj!*A-Q_yNoQT$RzY1bpBrIsrXoK^uN!4_Ynfv8`zoJI9S^e{NZJEBBpls4uU3nb_7g}AMozKju{vkKZYAR znAj6AF#Z?p`WKx0J@P;F{mb$na`s2uUxGd`ld=78^Wq=4(A0q6%Gd%xKu^bSZ}1zu zanQ4TkgUIsX&4#kKd7RO7{Jun#DRc~k)4j;$@q^D0%m504_xT-*9jvlE6X1@Du4B4 zrl+S<{jX7sEc72VOYe6I2$+~YkQl&H`D65-?gD=R9L>jQg5SOf80qQhf4lj2Q1~13 z{YQNNQ~nwMk$(X}Az@)E!H+2Q?M(ka7vc}G{2vOz%=+JTVEThJ|B3W|5Bv|E|I0f3 zyRiR#LD)X>_pgF{ocyC8A7}qv5EjON6oi3|ndyI5kiV+H!uZcBu+TGoRDp&5V~R0< zRDp&5gMKjQsYT|O2E{XdHF?~6g)@ME%>I=Iq^ z{a0{?dLN!XynW2@KZ&JNv{te*{mnu@^!!;H|8)JQ&mZ3!1Pp(KX%YNO*q-Y3 z7hw2nbHe|b4Fe4S7XLpVL;sr{1FVdHX3F0WF_*Mco)s%>j_PyZD}+~anjD$y`L#4y zSazrCL4MLy>992jV|<*A?eyNOVY~664SckUK4q4cctamg3|Nt>FHTC)W$viOg@LK3 zV{=Q7^-s48g@G%lOOJ&kp+`4|Lr-Tqva;=KT3)X^e@Ng6-A|p%QxxHrV z9jR33*reA6Ly8NOQH>qxO2>A0MBiT|9iJbf@%sU;i`TIOks0lV@#Qk*c)a>b25$yR z1IOSQhB*nIj#s;vxdqJui5*|P9GZ1U;#F@hpnjtO!xaS_J&U>?5pw24lQoaZ5^j8J$iwBQmLDC{~2P^(mYnrcQaeEXsfS}BOM=CqMYk- zgSEKRH#JWA0@5{TPTw*cQw+-*4x!vkXf^x6wFhSAJC2bv(t-lMa=!h9q4YRC&c(fYHiDSJ3SHX6} zzYdVAT73FOs95cDgr7)|i(R^4oj}#3if!oylldy&RqB_BHLG^b6nxc6FEC3>$4=g= z54#vqX_!9aNFp{Dx)D)QNPPG3=+>g;oy-{-vc88-|qeVs7Ho1|~@s{gDc>Xr@5Ji&YKS0HqLUaiADI9thOE*te4gA&vm95 zFu5=-p#7s8@_1!_k17<`_u0=HcW*W244??gWh~Y%=3h7WyqzlLJDR;;b>ZG?Axh_Y zi6h}TA7b6)j>s9NYF*Y1!M0k8bo zx;#~%=;FeMf*IaG+LxZ zms=VJI~Y2x9iY+xnk`pmKNYtA!UpS!%}|;}K5N3U6%7N@QY1}&k53i;H;v<~f_uB& z{YpTqSZhawFOG-pEH(>>_Dfx;x^<9jbMLgtHYgUnT|P&n?N(bFFkYabw4wkO{O*X=M`CXaeu^}<{8 z$ir?vT-7XLhhCX4=7p~vMe6O)8N2~!L}&1S6!8>d|HdIB!QEw(7vIc z(0}|{_X+Vtb}2oianMP59oQHr?fnR_birucrOuS+^yqJH8c-|kqM!&{BTTkSMehQ6YAA%q_+#>a3@4M*lRyOpB z6Jl(J9e0Rg=cUdB+ci_9z0-}F!K4?)tS#vtUyHteu9nu%Oy1vg?kaTBc7j{2cckD9 ziP;KNzYEqL=2RI`zdU*4_*Zbs+I3Z?#t`L9 zt1Zz2riMmWCw!pR>ikuP+Prf;r?I&L;kste`j^<+;;(?Hwk8?EVg zpIB;>{Ifh4_PXE^L8X-ASFBfuj*P@#x8eM;2JYb#TnFr%d`HXLgS5fnN(l2Y*|Bp9@1j8kS& zDCXWYUv-Qo67D>99ZP}DptEo1bi3R$p+KiA>7eb~UfaUHZUEHYJ3@&{ZtDJ|ubHq# zfjTY9XL>h7ONd~p+uWgAKvy1rSqWW>Hz4`JTxU03u#41M948{k5A1}+$MIx2^tk<6 zdY=`AHbAG{0RsJgxxJRX6ue&!`Pv>9B9U3y9{6;Q_sQN2U;VlwqX|I@g|)j8IAklF z-NQH)&SG!a)sx&>SBDpz=d2z6=u1g{(Tp6q>DxF<2ZHihddQ{MWJfMht9fD{WVa91u}ZZ3r@g64 zV9ar!lqI$At8fVS6*e2A7nU4?V?9KfIaU8dAEA$ zk(Rt;ni;S#E?P;{6khJ17&9Fsj}?DwIi?}iI_1BK^=9;os-!1pt3Z)@KgUW9p4FAp zp3$BpEUsYJQsW*p3=rsh#qRN)%h%5Th|H^vCw>msVp7oI^SOWo0$FQ!k4lHs8DgPg zgRRPuRYkD)upb6*8G6u|qzqzVt(dO;&{2Djg*ItHe$bZIPo*#YKqoN0-%+xd`l?g#7)QgFvN2MaKl4*^Z2 zuS0^^g$TCp5gJLMC&M>E8hXQp2D$H6P88EL!%1QCLa5jVvn<-SH;`#@IwbcLr1JqT z^~Z6o9S8+o=$Q_S?MU`>wJf2uu4XC3!lEdYZXt*2fGH_?_2{@XH{hG1DJqIzQ+CPHi zw`mQhwOG!y5g1`-M@5 zTh?y7P<}PV86kky|H!QCf;6q*>R=FyG&Vg%%G?^oEpMClBF9Yso{_%j?lUV-q%>R- zd3T?yJgcTHvg5BA&F~`cCHuJ1l#8@4fH_d(d$Z0Z;e29o$?1iXAwFp;T+MR|N?h?` z86#NjL}Ka^aPdQl{$0dD!Eb6h`u&}f;Q=DxtEylkmF7h`}` zP0WPx%f?r6cDvR7@YAr+pG{5=$CZ#$CWSAuu2&tyB$&1scktzr9O9SdBoq}6K_@?@ zj~9P^!qKV;q}Dh?Y=I?))jJeK!Hp9mut$*MpC%**Zo-x^*y#pQ_tP{0AD^u9!!!JK z%$V9;DXlL=QVVx8I&lpNAp8!@k-{yRdS%S8Q`v@OZ*i48uvW*}bp%LL4MDxuYw5F68pr1eI`wqTyZ>__pb}%QIbvrk;6-*=Z zVp)u49l}now;$e>ZI81HH#Hk@QLns+FeS}@TuUM<1QhG(ES{r?MhwHK$RYqoH-y)aQ)<-z${V9PsOLi6n1wrAW0;;N%vqT5=|hl!Dwp9QBc%6l&90xj7xsE zDOQXp+l#2jl#*k@*VM&@w1(Z|5%AI{N<9k{PI)%S9 zC?EtDI=M_1;FF$o zj4_IdLyQUgd)h|&dj`??lxz=Wrkwdm)j%ez!h5#iJ+cFu ztI@5ookiFVSQA(axh!EF;a_znj^HC8+SbYhX)#m;pt%+lnsvl>7@b{!Wzi=>z6~D8 zJ5BcZWf_t!gt5By%gv@9ybvkfVE~DeroU$CE`VC{PvK z!S1#wa%5%?KW3D)GGk6-?(}OqKN_AHi~-w?v}~ax({OI}VurwtCp-w`NHW7DB7eI; z;p}E3b6iv?k-dO#4G*(2CgF>!pfymZ(UBok$W|3A>+B(nt7K}lOQmwwj6=6P3TT9J z=TSUO@R3&`&DYP?AGmlCQF^B3me>&^j!H8I^5)Y>tW-#m;QyezT{CfR@=>&;^&b19 z0tG>eDs1-8`pl?t;I4rIQ`9!8DC-3S{*_P)bs-$V)6L&fVjNlJ0wB4iNrt14WFwTF zieT}frg}Jchi}O}1g>xhfB5&1sk%Q zJ_oa0MFfRfIKN;$t~IF{0frsiI1?x&XNVN90pl<#G0YG(UZ+6vZrRZyvmxGkUk2J zQDc;c7tOUayZ%iZHt)QJV~X4y+LK>k5kzmVCygtDaz?0ldcCNF)t7^VrCR@(4aK)B zz?)@$X}~?8y26sz^wqTtCqnhTn#BN4t;v!Tu_)|?pA2HM1@lOK^J`gNXwZ;;g&AQ- zG+_kUav>_axfsb}-8@VWA6bss`dtqcLaO1n1&L@P32UgHE2({yF%x&-J&ZJRA81bt(ItvH0;+YyE z^Vzp+0b7$ErKf;v-p4U@M}5nr`P;ZbL;k z(&YfvVbe92nrX4{#j$(Nd5S5uGlz8ytxcpZQ4M+Ae1)AJuky)Wz)F*gYxoo#m$k)etTd|hlN#rO{}LObEtrLmgg*3b6TrR}JmSAL<>Ai?N*R>Ytoq_XqZeF8zLjk>D?0aV! zvoPe_Qa(irdOg6hOn*fmppx_~y-nE1QlqXbOOo(d_2QFZklv1-y?%CqUsWTz?aYiUt(hOj zp6hk#tMPf0d_LLRIr+m{fEQ@C7j3h0S=CvV?*L#}P1Jnm8x$)bxg*`DEr8B+HRwDV zjA3sz3Icr7%YSUEM?p6pQ}-a6^E;%)cg6-n3lV3{#(YPp8PdR4R?|q$;Gw!w{QeF0 zDi?EEzCr*Ac!>vqBDAs#iMRc|^iTvs#AyoV=O*(Z-ix$TchAeeSK;@8M7Yi|Hc^gKYd^T2@3?EF*MK!r{sQdCu%kLx}p=|Nt~G$!-T z*d3jO)}a(DqNbYIpKhI<$*>+x2>ImljR@7$hOWkEPN8oD2`VF3+?ibHFf7EiX}sLh`F z&<(JT4_nTbmapF_WW~AMPjV-Mf zsFq}D`~pS<=)sIlt3=#8;cTl8ji>!ij*wf=8D^JXOAQ0$`p zWuXJ?OV@C0k>VM8xGk=*>>N$RGVA^479=fQzVv)5I0^DW9uo!-W=|B!H^-EZyPdQ` zUEzw)^XBYJM&odL5(G~&JryAS@SP8_j6IUz+6h(BU08Xa6$32IBrc0QB5-IRUel!U z(YFs4yunH&3IU>_T=dk0LY@7ax%zX|}L3r0$dFBhldZ)p~ z{Cw~EbAOp!#;Mr-Y=PVO4aIe51AMws71cX`@Yy#xp?2+N9xmAU-KLs0GIxYZY@W9E zlrdCMR4av61(u^zob1QU>pCs)5Be`X=-w_=xStmlQy~(s=aVI1NA~2wB+Ij&L+*=j zT#*)L&Ro?;6k%+-ZBeUrL{cPb2(d@N(jo?puFIfJLl23t$y!FYM!9D&j9in4!0mxM zmQ=y7-fw!$UH_N66&U_wJHY>yob0c6cmL0DGRA-7WdGbQ@IP}hHU=iP-^2dJ$$n~S z*kdrql<#^0WOtyZy^ zFl<^ct&(R)b+PzzFK@x%E)MOy8{M7l-O0UPE)TD48k=4#-8D3M+nT)}o@Yuo@SJ4n ztk*X@+c{R(yuI$q*g3dp-fkb{X5zwig;kUQBrwV<04*D3r|QLXJl>~c{LqO={3U(O zz0h<`9P13cbF30u>dx@BSMxm8aqY%Z#F<#T1A}n zCJ^2-ekuuT+2cNCoo{r8dj~FS64PjyTK+6Qfj{!_#Zj*5fycO-N0|s~l?rRMP#Q{g z`K4p7o}l5*^{aV2@*Bwo@exQE{!ium%#NR=6IYREss8d6v7tZ(6V=bx6Ans|n+h)Ag zk{eUm6mh=UL<1gPZn?QMrGF6T$ODuVA_$nu^3YRjI7*F;kGElYU|-0;Df4;3lzBU_ z9`kb5+O4O2{HeSB3x@a=s>z|^_}QW$NFbOzG`D(z6i@-;&3Yu2AeIQSUqTTdTa_gk z!&vY++$LzWRGw9_znVsmf@i8o#M|9T^4QCjHJ_wS|N_3Jqe9cr1aMC~24Ddv38 zxs4_xGQx1=HA3>L-F2T6Pq0;^Q@pSq^q!>2rVDz7uoYU9DM__Nq?*eO*Bp|Siu+9z zBpi?#QdE-rYiWEu4X0JpGb~YM$9y9aEm5ahGk$KUc@BoD!xLDa!J#ltMFX{SnX??^ zREX>K*5RSJ%~^-I1AbPqWV_xB1XdL+HCUy)>ZO1KJq?*hWFf-(e+OY?BQqiBhG7|E zZ9-^92%vDVK{w%fU|r|pxo4?7h9M8Xo*Kp5e{K$?h5{`u|4I1z+#38Mh z9XnG%tHf-I*KOj;L?6~gNY^HAu0CPPLnki1&}A~0FmotsZLFI6rLuozfLg;6nl#xd zR#?-#{nYVSNsw1(HKFW969KWxN_0-}(0|8R~>k>5DC?%*G^cg5b^89xcaIU|VFDj`1#pWPfhv z$Z_j$YX52~b?@*fYyiWWUc6Mhz*<@^1#J54CZkR?L4&k@%!W`WDe^2g^R+%faQa5L zK0_fy`2) zTi8`^ctU(Gl47SnNFX#O&u}V*muoIm6)@|`IZrDHYj5WOS0n(^k;hr;8cPS-rQP0* zpEo#)Pna(&laqkHGuzrF9NOeX(95n6)@ocM=(E3eOrv0i`Y`mA7sV%ka+W|l4tWaV zw1rkf8baajQ-o&=W@13hMFAy8=pbRSR)YL6;uhAM%c>}^*t0j+`Ba$9B<8$Br%ljY zFv8gzULd_H90WP}ByZ1;KrXF=c`8R^bQ6Ya+aN@PM=V!!pwjWYAF7MRog%*LoaI7?e&23t}=F zzg86_YGKn~6@k6qmpW{XGbfnPBwiuL49FEDs|YscA#bsCQrSk6lV16QlvO4I%e56g|yfcY$ozA`%FYcos(j% z4y}+M1&|B|D)`Y-L{c&N4j}fYP>h%F&Lg>j{Yjmz8Rx6A3Bko9l-mhjS36Kh?E~il z6WH*aPG^ri0*BNklovr%pEC#*gsa_lzOoNgaF4gXAu`PpbkC8f;OqR$?yMD+-?t=2 z@5a(vd(e*^8D|MuviBK91bfDH16C0g&|izO9~XfDlKx6>D}hr2PlWWf0JC-S##~Ef zxZplTMe5@fuK74i^o|+~no@AUL_(s$m>xS_&h!dIMT+$+;}ut=J%K5k^6qh=k*BL) zn-ekRlT5tH;9~mD^8kGEQr$5+!Me2u>ffUGV9$e>T3Hg z!&CK7)yvkf2?t_`B08{AG^BZlA(3(zMjL&c1Fg7WFiA*Gwi`rU7<66GCA~#a0pu}i zwQl-G600^yIaF_l;6I9tkBRMbm8B^(2I|o1d>~we0_hoBDQ;o}{MA-1p)Q?6Qv>`vERTWglPyp#Gw*L=d|OK=x*bi{`M z=1=Ld(uwVH+jd^>JhyphnPhfxK&oyVs`7M#o%u4`c3VT5bo1;UxXU$AL#GW-15!Vb zCHwy{_s&7GeO>xz)vc;qRkv*0wr$(CZQHnI+qP}nwrz8&zi;$RzrX2@iHVtsnAj&X zcbq&s^ThdQuUMb8o@YHx&$YG-cSm=iv!6QXg%AyiW;tUp?rHE5@@PTDhJ4fY6SbSV zz)3-AS^`Af`2g`&f?Gr->6iZc7P={OR;djQODF-)j*)>P%gPKl+-TP6`x;!3Od1LRYqk22hCvcI7XI386SW6gwZeRy=eudP2QRk?K?So9+%XzImliPy! zbfhlS{6(l@52`w0^wwl=%-$D|u?tg|bnVeMYN*@c9FQDIsF|}V zvs6s*^SK&4B|I4NEMi_XrXxvfHO#NE?z>oFF2pXA5OYgWUzH8?3TiHkQcAPDCc#%__wrU$S|a+!9QMoY z#jZwNG9E~8D^8yce#&W%IQ?jQ5xoLRlhW5b0--23gp!Wj zd&V1(rn_8b9CqBD$r!75ZIbx$`R8-7k3uwmVI`oU8mb^Hya?o&nMRj(=^@V#1Q$Hk z_=Pp~EWfWKi^@r(@uG^N3trkR`DnXDZmX(rcaWSIaZHcG4v0%XgW9rEFi904l(@Y# z6DZYDr&xrG(B~V7P`c2qT0ZJSQN0^As!a`E z3|yqF8=H}!lp;}Bz|Bup6^~4K}855+~+b-kkmbmjf(dinj1hN zYV%1KVazY4%4xb!u&lSPwij&HmRqhXl=oDe>H;P%NG6@|T-;5F5{o${s%a1b$F8hi z<*PWP8tLLxjw)qL5g*1h@sc-rV0of*H{vkCYy%g*C^Z*n+ltiXV!3t!?(}!>HLmVG zTACLW64Me>6AIA(au zkg`GtHkvrTz|54h8W6%ekm07W$xS%$l5{@m4|NUwcPpz!Aj)2xZhK)9Y zrPHu8wCDj^%koLL$%l@xSJvhg?Q4roBF9|5PpkQp*&3p|Cxn8fxz&xtiRyj0gi^Lbe@}Hq+r}-skrOg{8$9$;D4R z`|)aED4bHEU0Bg}VNp7)T?G|F2`@&F@jl=t%WYQzk)U& z_q&pFjgn9ZZ^0HtYz_HiPERMU1(lyxs3c-$KS>b_sPxf+&Nh&Mb%+3b?iqW4oxMIr zu|R)LKoI`@y@Y4~D^^kAZ_|fqd=%*yab{|S2NeOivSeLDoJZc;@4c(-nLI+tMy=H$ z!Jjak7s!v*pEQkSN{aT`7WNCq5-NUwhrV!Akf$mwy#TL7>Y!KPptqfTNVsnEMXlI zzabVJ6p{&;$;T0Gu&XzVUJ8)nd?KAmH|FpSb5Ivk^$tLAC`JTbhhF%e)KIdygKEAO z%#wUXE0Kg4*fV#e-8t5m7c*e3)HQfd3V!Le`%^JxB4NylbpJuI;vIi-AS`Q=|FEL2 zU(tO!Z;5A!QZA#w$4`+?p*cSYblzt}> z{|IPyROnqvSh_tOBwaCP&{h>;e!A+_3OT?NO#kYt(dP5SlT4^T zgPTi1Xnb%*5S17mf#iQ{jHjFFy|NmOsQtm4r=w)MhUuR40_-mTHQ0BpW*#>i*&;TQ zIo_oobLdsj+A;U+$*-PDa(mY|1xKXCKZ2JO(b~t+PYG+s+Cw`?^cJm{+ z(dAjLaF%QAnjs`;)R$q3nu&mxEnZk*!Gf2D&dETJM{M}z9uY>EoZ1*pL;dkI8v-eD zZx{p@>Wct#K!qL*P^Sto{>&iR{USNJU1up>t+|-vEfyUOr7RC~i>w4vNUw`F*vmZ~ zYIg8{MA!G;aq}6MT4g_Z#pFTaZa@G!4IgJVtTtE5lD~_N-U(ij z@Y)}H&Tg-b^lKg3^b-9;6>+=VTBMj8eD;yRsK0E$2S+m1LQRLMIZ5bj90;_7aa*x< zK$TGuyHgj)uh~0Es^JT4EkX_SN!V9Rxs)#GwM%1C{DcRr(e>XyiLs3Ymo*m4Rad~^ zJb8Ii@|8m*V4mCcyIf15Dk$EK5GpCBdcW0tPtjW@ir(rX}$$GRXk?&3sJ3);&7 z1)35rm%Xo2s94AuC$})HZI@XtkD!<1GPg_bdc)2-k6$}AW{Iyu^rT7c+dE4#jVh6s zbRoUu4Fi=@K}>p)NcHgpw}GW&qUtH#p( zxLcs(dQt}*{@L{h$G5s>fO``<3mU3XpP$^Hmf0}->ozQpU}YzXpKBjx^D!g=_Jv zy4BZ_)e+Mr1?Ee!M@=Sk%_SQ`Cn;OCffV4SoQF?cp~q>-Xje21p=evzfwxk6#l;!7 zFrVPRi9~%!nkX=Zb|pX-?NrIApr97;P<#RG)NP=Pcy)dP5#t6@B}#DOEPPn4x*|D$ zKlb&#P5nXpVtIK5tITe0V{W(C#m=s5E~ZI(%_7`1tIP_D^w5vXtG%LHVmDT|--_KI zEbCB8;N%(w&+3`@U6wiu-uWibu9d!cC_KJp-rkn7{;+8T%kMEnZtU6sCFw>LBB7~f zH;+Bnsj^Pe!zy8KD@{Sa`GGjTl*ESt_EnXb3Z~q`V*C)eKE}uJQySlZvx&jzkUqV{ zGp)wb&In)6e$QlfmM*8wz&Yu-M=66%ahNh${({(Sm7QAM7dUjaPxNOU0Y$Ba)$8`m z(n|F)UdwN;g4R=~KRsBcXIDkL#)(F%I3TdH9}*SPgs*9gQ)I+UVZxveOSc2fvVy_z zuD*#WoXBUy`Yx36r4!}_4sN=G;5DAoZ6|S|WjnvFi*>t##yhQ@3_AVfWEzkQEitsL z@Hhk~K2%Z^-Pxx()~W`CcCKS9EC11vog5b6MSSWj@48DpjSF0*d(HTqM5>2vt9G@O z3}Bi@Sp$lCjK{4Nd@u>w>1JbhjldyV} z>e)F&-LN{Hv7ioI8a^g%j319{4fF**lP?E%7%i!8xy%nsrFimc_S zkPp;Ot;(vjOjM1}I?)(#5wT`CVP~`g4keU+DJ4h*!YA7_lcR&R;@x$8wNkB+&V#$q zk0jL*;iy3{j58geE2P4YM>%__qTS-ZAjh9q$eXe#D{THoW-3l1MxI|HQdt^N+y6bN z4sii;!R?%6O4V7Zt}*N1-=O2atv3-Cv3RP<&PnS6z{0836M1~}NNe&i__R2hEvJ)9 zn#pcabsFlc))o1<#zrDqx-Md^%ZYUzHDeA*hkAJ`iU*v# z^0y>RQk@;ba8_})Fx6zT1MR&CmvVgx?W}>6HLC;t5XeENZ1f{POD8zS+4Ll0Kv)hG zEdJM<*?Rm4=XSgw{LAKW6!ShQe_@O&OM@a^B5X>J!mp(gWzTADt8Y-3YL%8L%~T$T z#i$Em3p?Q%_xq;d5$A?K&it_SAduB;eM~acAj=(>xLBca418?*e2$Ixx{sCl(3I{U z6$;Q|4f7pZ`_ny^m8yap%zPP4!ObyG=JkzB!KFJpqJAg zPw#;94JqdD4l~+md*S3H+P)k8bpRkX*xue*Q-c(hdgUO3#TlHFg6QteSuqq zPPUg+RF{;nCCA_?C99PYvnU^I=308Afk-RoR$0az)ix+fK!W;jQcE-Qe{% zX;+7*Ub-FImgV=wVZ?Gsh3w$!g{C1X>K&O)@%#OYy?3tc28#!lV=IPCJZEBu)eQe) zrSku^iL>=|C$RcWzR(o5slYicAS zz^`7zi;V$VNNE|S;q@>m@&B;W&wsH}sQ-hNUP>{k;TBvfR&U1qrr0S{f?N{E|C@?! zL=?#?Efb7;Mf12;)2r<;|JmFYN1*lT3}x{!yYqJGNKEpKKH1&Vhy(GGa3l9CLuosn ztQ-PJ^3e&f^v0h~wmp)_0`7c>6lq)sdGH+2qr<0rbz|F#WmHP3NiteKzxK#S6)6`B z$DCPL|3T1Bso@PFc{nKP%Xi`%-p#64P_XMI>p%nQmy_TZw&U?pyYt+s@h$3auIO&T zF0tVl7ZyYsHz}uFD~C4TwcA|d{&NEif*ZrSKa7|rIJ9Lt9o&G0-$u3Uq~zr*`CEDv zPTw1G4Ahe(DRKd*=$Ni7Y)soYJNt7xp|2a70n?#W(7SX%l-axc>iH49=p7L-Z2pqc zRi2>PP7?PUIBSh<(3e&G*TFLkXvB$NCTs4?x2RkF_1~8-FS=f%>g0=#pJ zDwBb7Ci@^fdxIt{sQ9rO^t@bI(YC{!sKK{`(Xo!YssY+J$4BuN)`q$qjDcSnb?C1I z@-_E4d1e5!2ul;dsP;IRb^=4+_zwCn-Wl}cC9f^%%m-uwn-5kM0U=bt zny|JN9%>sfq(t->I=0t5W<A$k-eXPO^w3)bnbDk;;s1NI3Ptow~Tea{O?PwXk;DxZCJrxhPR zsbLTK!2)BRZB_4BjoWqZ#aL?EWM#lB4fl#%Ph-!NSI+fh`a0YY|0eLh4ilOj5Jydlk!>7%>>u``w%_K8n%m<1Lj3fZZl~%loP7NJJgDn zlhLNzrv%DoQ)7C?L#sxZaUyx0D3@%3Zj=|ZC}W?U@C|IO82KD~&|ljK++e_P$Q3?^ zfMIt}t4N}RGMsC@0d!8SOQ2v>i{-;eEv$QDV0`mHu}Z$pH72nk9nb~)7wa88Ii*NE z$&t;a?wzs&{IqjBoj5ohdbyM$Ae{~P)M_cqi)6Cuo<-QY^bWPEV*9#{Wfs=Fpia9Q zb}h_Fl{fbQn2a=H+h)D^*IMiKmL`YDA0fW%Nki*AX_2K|xC|-p`{4%on4QG^M%BD zA}lPH7}7~kOS@wb7H)52&N+h?U3PtqB+mN9w--7mPm_WspfaP?crR@Gq_Uq2XRdU# z#%km80|Lw!83NhkK;t84EAaeLN$Z3wH+2pt9)IfHT$v9yEc)Ps*PN+l3zT8@AxXf7 zK~Q*Ka3iY9hK9i!p!sO^;mrif)rO?EE0Aqu!;45*AV15SFwct5M^mk-8iM;DDmOoo zoO6jmjXNv6=h01zTtqgkAG%~gHhweiq5m{M17+A|HGZ$Ju2bQ|ETiHlbXKj?`qI{} z7$D0&;A*-2;?UEfu5Izj)nV&|nqYubqNjN-y? z76E5YJW)G6vz%)95!ljA84_PvMi0Mrf=2Ks)TuP^eYvTEA}YZ!`N^>n{_iQ zDrmKIWfQ_OkUUjOq&xj`_YWh=B1#gWf?)D4%Hkne@@*V~yHZ6Ipf8HZF(^f}271A^ z)DC@Uri7qS4b|cY@ zB2&;}sa@((M9dQ1xrY>4v;dqpKR2OLx=zUs4g+2YVl;UDVQ3%Ovxu^j6ZzhcP}Hi$ZkRBGh8aR}fM2=Kj z6VXwYkYFR-sozZ*f1W9r%DTQ^zy3%9e6ikpV6PwDRJu((X3EofPr0`O1knq4Hwq=2 z6N$@d_*F*T>YZi>@g^}hlm`@^f-Yig;(0tj3`9D$))b9v3*(rYUBQW%NH<`rkLB=m z+{P_T;AB(#1P%UKou($_@e;h$#pdM67|v$Gs=snASNR(28KjFOTJh!$Sqq*G*45Kg z$AXyaLwhqCV+Y0PA)-45!__^fnn^K&z1q)=Z(PQ4%$(?)cTt#!4O{@%m18B<_-fM3 z$387axxXiCF#sLPu<)w+Q&j-6%mTZvq0XxXb4AM`+AGwL0UzYdB~iH7#0mv^qA58w znUQOt*ZLqJ2-SzD0M@Y2>Cygl|2G=_k@m7_QYv436@H@5;ORVQajdN{2gKocis4$E zh7SfF#OSYs{c`zy4$m9fK2M$Lc@9-61E{qS{rQ_md4IzXk^~L~RRI0S%-(CJ?kVdk zYo<0iU;J_tZp8GGffidW50&57FJG@yR<5(MZchrL?Zq-_7=~}MoQ66y&pjfu$ z-_*6`P{D0s(QA{rW!Kc225-Q<1iCoEv_Y-jR8JwIRxMWV$UidCdEWjl()Xh@?P8UT zec*Rbqx2pHm$bKLg3G<{#;b8{4r^x(V}1iwI%68 z2j?ISE=)|t&s}*Ji;f3}AJ%Hf7pvnvVkR0`GNLiFCL0y%GYb!{9Sy9dio;MSUnWF_ zHDVx_Unr_AD^?uWG$FDBwr;FsPMhi#fvdB`KQ>OYT48%B(*cWEJ^H(i4Vn4~ayWej z#yX#anyIUxdMXhPc%IYy;~9&S_0=y;nOS_I-enPsIbZLOPjlD0M(`OMt<-*UYrlV0 zY1L65T#JIbT2Fir#uXP2wI!xJf2IDLg?Rpeb1$dWikny*wBa zEV2UHx%katU+U*g$|he_L=CcT_qPnr$Xv=cj#MG^P+)?mBq}u-hWq=M8p;GbXNsNc z>Kd$jM5-=}sYiXw0tDj)Oo_Ev-$h*fcuES3O9l<)!^`KidAB4?F_$iLm-D4BP8#06&Z%`37Z4~Sq^M(4yT_|8 zAE`kcyqXNAJkGOEx-@!of=)_zHyR9wz7ia^U03sLf3u;7j{6n(-(7}M#~5bfsYQW4 z*~fAz_l6p{2QRUfW@ykPkaINVe~*fMxT~45q&)KZ*?@p#^>cPE>MIF8_6@;V&(_R} z*Zu`(R1MjMyGSGB@euZr6Jq*lrN$#{b9z4Dzc62k&~D5H(j=5g(SmGdv0L2AZ!Jy^ zH-j!_pXfYcb7ZDkZMphukKjATQ~aSGvV9#8a=QFUVvnT0ZE~9gXM7b@pT}o%%a>v}uMSSNMyX6sqmG2)Zu4t!LR`Sxw zQ_IFc738nQm8yC!pq%8WUT^faWmT8pK;#dwSQBMFoNnlesi2Tx^g6=9N_j5#ZX(OthIH<{7!%} zpQ}o4^kgTBv3Z}!ek*?(0_*@TH(Px$bf60oYh{8!w(3i;ul=#Kb<LI zY+2Exe)XIM9T8QMskZ~Kb(@Q0q*vdZyH21@iVM;MYF9)Q1uNM1!S1#;R685aNWsMF zwKfz`NP~rXW;Tr9N-#_Ga~1v~(eDN=rLU*Xh1XOF zVMFu&q?qBmwn@WeyApKc4PN_%m1q!G&j)WAadK!Aeo@J9x9cS&Y7HPtu0Je+?UVwY z%DpbF1Or|QP-RAA%)+mo8^0ClKmQ{gS6f6Ogto~N^Tqpw4KAEqSIL~dBqF1Lm%whY3EPY^Az`n`eb+;6)pYG$AA=%8 z-`dBn>Cus2_df-=fR4nQVu&N%KkaH(a{OP+7MyEVc;D?M2d%d89ExZm81F!9k%^rD(Ij#t*{oAe?vQyA>uxuF@|GHbCES=xL z;^zbDMh;{>px<0cvSK}-M2Sy`ZuR4A3c=qhJKVcoYteUPgICds-Gr<6S92eJQAeH8 zrKhw#oG(;R7!KWKbKk6<`|1Hwu=F*B+1`W*G)l1&_`M?S2frwIg1NIIXQSTw>Xl`T zU=M+E^0>PZo2>ugN!t~3yf2u!v6O?ULJR~L?N#;Xh}I+Lw}nfNEO|eM!y~`xcXV-N znSKQsT*bw#ox)6tbp1RCM6v?(^c}X5Ws^XhQa>{Rl}LD(V6oeUBN(WGcur;P4tXht z^7H-WjHo1dDLaS(mJQ6v|Kdk`N%BU&Hy`BCfdog7_TW@NV>U5f;WrG-92^OaG8zYa z#W@wpI;gn7$G^T%VX+&-a=TsKaphqgh7+VF+HF|!T~_c{eM_WWpl&%I54w9s5y4Jk zbYetpJ_r6MH)}|bs8o&7ePi0kzUkS5>1^v}RmUFR))|EYM#X^JdJWJ_$Pn%OvSnv2 zbV6KC;9XwUzjCp}5*9s>`d-5Z2IL7%Krb2q`;0V(`rR5Jw`X-(M>k;9{$bzvdBR&P zu0({mW9H$_OMOEa&!KPro%ZHc%d(%z0oOBuN5mPhDp*|mA*bq+nt@k|;_(HBpxC*5 zpjgClpMa@RIIJ%9{OCE&c`T#0J4)@NjEoTrRQ}YG%Co%wYG8FKv%64MvSCJP-;_*r zY&tJcS5$rAnPG7?HApnv%&E3H-DK`nrEV)bYN!Xmf9=RM6*Qvd9q~n;vYBHmS2g~M zcnVESxRFO?zcP`Qy);p*Es{Y2r-W|UOmWrg6X>5FqWdWIMvr1YK@~3C^KK(64hW6S zCHkf%EDs>q`$Bwyt=?CGQWb7!A*EvPjnnRBLQj7ku*S#W!a z_V3lVuL&s4njD=^eQy)Iw5y<%K~O$=>;hM6TTToaE@+ZK3&CRZmIYDV1vnKIx&j+s z&Jg9^JBG_Cfjddt8sW8vJUChKx1GP((yQ!k`2ptBF5IYIW3?U*_exVX+sNSp8)cUD za>2N$bf$xnaA95kqNIL-GP7)3N`k$Gxb}g4pR69af&4MdGq!gxZP0^2(bXaI*6HdK z_OY7;&=B=9syvz8AD*eg4s@DaMGXd)jvJDurkF^U_9RurmeP1mKLZ=Eo8x8}HO@2ApN7i`{! zicJZ!{jFwat$n8gVaiu(r8nVM4Z7}t@QTgr($_q8SOS(NT&6E-?ktfhiv;Rxz+A&R zREe=%3{>MxROf}-z0UhC>Zr+Avda>5 zX@{H&kRbr6E&>~N6X?nv;N8Ca&Z)tL9PcTG`bFGsjP5MCrN58wf2vWL<<2L@QleRb zqw!XWm>Z#Ec8V&A8AhcGq$4XOk7OraL;$@kvOOo_;L(Q#z~A}(QwRO!4h*J7wLu|P zA^e27z-}UBzFH1Znl3q*Oe2rq?cub~r|*3I*Fha-!i+~uk%f@C{*}R72cK+q+sZPo za7{_V-4N1BBMrPiw{<{>eWLa;g(@;A+*YXAWQ6P<qVaaH!qlaUl(Js6V(}YuF zg|r2aG?vB z6F7TRa)$Foy7rTpJL=*yb)_(#mKUDx7M%*5CO$XSWNQJQ>J{(i5OkmMvx&ce5jNaO zkVs%rKel8Dj9z63CjO!?onCBTyD3e~1c2gWT;4BC1Sm?^uAy>v&Ran*&<6P$`(^fZ zaJu;&@PB~}v3d6XS)*GoFk^giKTGxW~NCBs2ct-xu4 zx?sZFU*=ZUT5b5?n!zX+Yh^#R@LSgVj`a^OHnJGk)Q8h9N7|3;6nPh>@_S}$gc$s; zqY$FA$1d*C^IDsf7!WW(hgvZu|>AU$6VXI zcf*h+A=7^hjY#ju7_S~Bn?#GwD>O#$L{1iMz~P$X+SYWBUcEuUS1N$hf{Ba0=ZHhp z6kl2vaNiI%7JndwP#_mlEQEZ{@Sn^pQO<~l`okag`f+Qufg2RAMk5;y!{Z?xCa^9q zZfq8^54=^U`S(;sDbe!>;Y_YnmF^Mk=gXpTV9qM+ieQM%Qk8^TO81+nHEsD0eDn|RVn(}uXplbS zFD1kF;Gk2E5M29Rt!J^o4B;(?O1k>M%|}Sux_jgd{g+JFcBVjqmG%D6&i6~s0A#Lb3>9}Ia{IG%q)X0L zZ{zpgxh_P*=@RbF`egnEA9YiFR|P?7tC-ABFhLQidsV?6wmT7l^dQDYu`L<*+e4$EqMIL5cS^#T>qbgMZ^$e;n2Upv>8Z)%7mbWKl z6GX)l8p2>enqpmySuwd8?rj_H`>k5rv^0}1CevT_)TpbjlUXkIKg{nRhCj~E=k2{~ zTQn+B4$bSm-;=O1G3$M)bz#e6IH+ML_M9 ze;P|X!=UR{wF*pVUOq6f4(j82^LvJYd007(W^pdgXx=@FcY1ZY=XIzVY*!wWJ1RU4 zzQm2`dX**$n^CVJ^rJTfiv^1eO8KR+zL85;t4)qcio1nDIa9TSGNz|swq5e>E}=zZ z2j#C3ky6W9pQCt@z2xxN*zlLHmC}sul7c(jqiZq1o8pOHmW zq+Jg9!In-E=P(@#k^Ta$7~zv)CZpuSKTDM#akiLm+xaZZpZ3W6=;%jTmsVBh1vobO znRg9!e-7L*3`YOtWbV?Wl~lo47YF@o@llV#+Ow{TBr7rM2Bdi~>)mohaID7c?^(Bs z?g^DKoxvATKVSsl4h2OiXY_Y+0*(K0OSyYOHZR)H!(d6eAFW!XsmKD;Pk;Qbb$Bm} zK*S~f{!!Jxd%}J@4MwgV(WE3@3;_|54jkxvr8@#MZ>j?rv#b8ampw@X`+yTQEu$(A zm~K!-s*5MvofxPOZ3Y?PpN^m8ztQoTE0V49hDSM)LSc&|8AeQ!8;ac>F}Hd;y1g?W z6M#n&R4*zJAUMIW{4gSIv@P8l<)qg<7T;T0#HGEG_meicj4nGx@TM%OnllMIjPKGj zd1>{BfA?*4HY0uXeO8;^!<-7^u!si6g?Z1mfVwS-gf;0DiH{01SgR;ZfxbKA3hw~`mkZPhIzPU9I~{5gMa7QbY;b8q2hiZ!%BQier08gOYJ`i(l=-^# zjhGN5A%Pqv4q8zLT7hgQj;9zIEAyKuI}er?K5Aog9^9Xl?568<1RvrEWVXu{dv33; z@z)0$QxuON{{;0kO+X3}@_8$=CShXCLDtFW;ULfU{^;zj7c?39Ure91FNoQ&MLt>P z^NY49B#5e_ny&9+_Y5`Sih$>W(NS z9OBe-0_ySuLR;MnruGfV=wh%Y$Hx|&?*5|1Zz1*|E8=uip5bqQ3D6`FTM$dlnEmGe z?1pvq$8}bupGj>3fqluIh6&0hE;GX^qGs?Hi4OBmIqH^z>ZTr!WKdF*O#rn>?lC?) z4f(E)T=`3?SQO)5v@!eBZP%NN-gzTc^x$r9$rj_k`~gX{TrR|I`ziW^S_`r;`r(pY zedmaq)4oM0ForBhgEbST<6QtjEaW4oX@52o3eir!jgZEB3@_;nM_Zu={G{ru0mw-jAhU!vr3J)0cE>${ zpNTm$!$=TYi?tfYT=iKxq)*zWyi6=Cm`tKr5pntpUh9CiFFLMuZ(_U_)nsVC^OR_R z60G(j+vYX|dIyP`V0!XtFQ3)QZs2w_Hq?6|UQ*RocaLy)7|}_`biv?B!4&w@A`8q6 zTup`1B$3gF)cJ=w9ucjXqV3_T8L8s)bim4jUGGPxwb*I%xAG=1-|C;hNu(waev8RV z{NePpr354s7&uEf2X3k&`93Ypw>q2~YJioa(taqErQ#y9*`y{64&IVcC5DKVV0Ps( zkWI`qqfLKoX?!6TP!$XQ;j{F=tEEvRMN+{nn6z=Q7PQLHIA;OOc#QE{k;!gN4q#eb z2sPa6egh~Nq9k7!zb1YvMPRZjDvh!E6Qim^ehfHMTiM^3k4@@6-PMj6z3e8s#o`FQ znkrXP&G~2L#-1reTWd3#pJWpmt+CNWLLRd1xq9^K3rm}a< zy7F0>#SRs(TGa?yV3jj=D7I+q6E(IY!s>@gOW7a0y0Q6{gML&;y);=hki0tBjx+Jl zJ;(Zx+pq|HC=B918x60tiqf-dtB@>g0mGsbd97NLrd8-L3iTRw<+{Lb$%8~gU~f62 zIC;@fQl8Ocp_rR2w5lVWT?vom=De_kZ`PmrBv0gOmg`H_2S5R-sg%N0qFh11lY8y! zPJ%f`9hRC(2|w>jcdKt@LqkierNCsbu7BoRSri0qhHFtyXiE296=wvIGUjqNgit@+ z^}570Q53LC7bDGdxxg)jFN_Gk>trZ>_9VR(;VD+9HvBb*DFlbZSFLI^7xKyhes1W) zrX*`CXeB1r2N(CfONN%AKP{{vu~0~qFp=g7`#7O~enmHezI3B&hVO1^baznmxj(u0 zd|wA1C(pQlw@E`_DWf=yNIh5u&-DWai$jXN6jVq)i z$%kwFW9lLxr68t&D`;eC=4@oIr*CQW)A>ci=j3Q=V^1n%WoGGyD`;<|_j69*=i|o( zhV<(jKnlPNzyQD=zy`qK=Vc7w2v7xp3!w5dw+Ar%nb8B#0?+}_{^uey8*9Ozn4eUT zot~DCiI$a~g_ebmg_enemY#%`mgMI$DI3H8iz{U9Z48|ZjQ;Qa{eKPA|1k&owd(z5)_EFF#PX?`qE9E}8x{=?qm#~jAm#L*O&j*X7_--Gx= z)pctGF<38=J)Ad~jm76A*tx4;>H|V>e0zF>0b<4ig8BseqBqYT=H?eGdKb5de!!K1 z3Jx5_ZRO={()(q#LmUX@w_CD!`vG<>53?=se`Q>=puQFX=TiKV1cyilW|ym$p4 zzUylS&MW?v;Pkf89Kw-p^=CD_NeK72QDhwrjViRHWt0h36^=~7L3o6o9l?~Z`z`PU zc!0Sc>ZX6jt!E3uH?>0rXjiDqx`reH_(zALOGFai03WDcZ^ejzEwVPWHqsPOgi(#EZCxk> z-ijdvHLnn}L7}S^ZQ}`@H6=DRJ=iYe?`afKaA>k!CjK!L>~oV^{{e{9mtPaBbeJ;s zdi=D>6DT)ISe|ex>wb;n<3J995Q3pG24OLw2b|Qf5C@P+86ju*)U+BQOphbfUDc{Y z1JoMYRu!quq1;Pz1RTGv7`Xco%K`$Nw=m^CtP~hhM52jBCQK&NM{f^I@1E9=jqN)$ zH8Ux*wHcG+QNDMOIMHf4S>p2U43OUgAnv%%UL#>8sWcQZBl-mP9CNUWN%*i}C$}fmF<7#g zC$1-)vVgKE6=b1CLQ9b_Q1D|wmyqs2f(iOOz>%BGY|GatB&z$_6zZF-hp^dcB$1hrkvP$Z!k9T_<43kQLaf#5Kmcc0Fyr zM1bXh$iIF}6F(h}NtB}E42WWtM*7YWK|*S44sO#j{f!86aYyQhq$(V4ffyh#2-!du zxqbU`dN=@6)L=oBr&1RgymgHaC(F{2SjsO^8MRfD>xpe1SyR+P>VKPj{#_tB;C^89 z?!egPIN%{#x~N#b#i9^K1g!mKv=~xRG_js!&L#UNL1|TO%>l?8HKNQvbdbV4bdU#W z%ZUydIhK^L%o82ZL5VK^1ME?Rv`5)fWoyPwWH>1*+`frxe?(u!cZBrtCE#GFgEF4At2KmEV zCn@=F+h5kionrAWA{WjD_*nOY?H zK_Pz`5`I-)f~9%RMOG&=`3qo2N_v1$KkC2i5acBLOv!XVPFaJ}R{Bo6JmPe0`&9}^ zM@*5eZc5JrgJvifDl`w5;@FETpE6zCqJwtE%~`CSI%Rs(yce$$ubE$}jMs+Gm`{Wc z5KAG&F8libE+A7rt6s{D5B|NNVF(}sON+LWr2udd>2~R+F z6oJ|cLLody1ttNTgiFb%>R$uw2kIyC?*mN`F^QB?Of{~CP*1EcE|3UZ0zQfGpA&|9 zqrayAZP5Ipp%2BU6jBYZLDVDblMgHelR$F)_i?$SwW+bbTJ=?VZh2yPVR`lxWW618 zw3bDne$I})eA^N=?DQUX{-W7j?Fil+t80TIb#KhABfT|2lcq91T~Wx26dO8O;Wa)N zo^6Xkbv$Z!5b6*|5e`Lt^+Mb%l4AE*l zarXB5BU-hD>638>_S%cXKr5Mie6Qxxt(x`CF(~BmY~A(ppvV2q=tj@e+BT4~Mxw*b zJSlH}y7*v7x83r6PVi;D@sq&Qo|tCF#?;BkX2#eK$MJM-O3{|i%FNcHO0%x2uBPs; z3BKJVuNm2g7&bX;dV85!Uy}34(W2>X%X&^#s{A%Sa&9V`Ei$3;uwk9^U}?}6=pXt7 z-fxy{K|;7*DA0@dNhE95KdWXck9ti@`+ZkiCedltT{)v(~Ma&z_ep_#oaz+DXXu;Z^58kC6EXSeS4s&D&= zFX-$l#CVLGrfa(=7B-LG5WTi3wT=fLXTOS|I4;gky4lZM3Kn)t-lMEvyMJSIzrZ;1 zije)cG1k9qxc+mK|DQK<2A2QDfG9{|+&X|3w&Na&yC?)~oij}oj4VcQZze?i9T1p? zOr9^RNCKNmULU+-GcyxS!-8e9DYe35uj{;NB9}yoDk!*$>lA(jFsjj!l_-z; zoviM=jx1q6?a1@Q-IQLfQ5q5MxgW7z8^*8}?h-Hy^H~aFrjavlP$ey$m51yR2x=rt zmLw|7cMP@@@vPC*x24G{6~v5b@t(%rnd=s$l3Xx z*@w`$tJOx2yPfFKq<~ZKk|~eNB9z3$gSoYj(EaI#+q2;cBxT^qcl-GOPp_uy@nDkk z^-E2EgWovOlhfJvPES7`a11om(;N4HW9%)1+X|Mg(KsS)C8fDF7*D9wmlq>$McHaR`g?g;s-UHmeHCV&{2YUbibn!S?{-H!O_ns!^$%X(OST@M$COx z`+?HD?K`iAej0e%Q4Wl1tG3Wipa(KkcWg$T)>H)rEY(6^Tpo20GJQibtD&{guQw~H>VUQ^4xNan(G4ePMiJ)#Ap?Gd)XzH=<-2ANNNeU@) zM}vu%&*o^kSl4=}AvZeVDSY8aJ2hAD(O6;23Hh1({btiaRqriia7SGGOb|+PlIybs z(;Ob{B?}6Mcm$nu*&+t|s${l5L0pNXH=wz)==33vw+D8(m*`-&sgjaYuJgW_F@mHG zmAf{px83vjh?gT<_>9wR*<$FGH4Vc4w)+~%_`#NZZZWSOG%z@wx6vN9{IgE@X&x<0 zCtaBa$Du3Bk?$q4EZeuQr}t8t;@*&D7Kay$LDNV5;Et1Dg3W}i0rssg?GU0ew#j+Jnk@XV=Ukr(vZH_DElf?R7F)M?p|+0xc}z2ch^zoq`ri@9(=r z8%AQ{+pTtez38lI?GwI9AMpDR>=!5nJNaz|elDn+ZcuTT#ZMNkXuy{>ky51vZ&U%B>;w1-PE~!6qFrGxChj(m zEro`<8dAQla|zm>w*gO9M@26tKu>F%(^9L1%J*|p3m`#e=7O)Qzm+>LwbQI#6z zpoX<;y3_52-X<;c;yZK_IP!h)Zk+44t~@sLJEP`O&`aM6Ze?n2Uap6I(9e{!O>pO6 z>b0|3VXVl{SnknlOch7liU_FnVr~se=ld)7j>&YBF)SH}{W7QwV!ELGEE87^g_ltT z_rDzpew*HClZiUjhsrA7zh2K~`SHH(>F<<3HM!%!g^zfYj-*5RlhBgLj|TU0dRPN7 zydOsjdo=5giTBzwx&J@E3IE@3$sQ?}e-WFJ@Damred&fzuuUGUQZHX@T99+p%K&ag zfQs%$HuG&z?1NSFxUWJUph9c!wr;sW+ipSmp307@tfbas0%|yxyN1hIHHTwK>vcb; zj-Oc&jKPMQJA+MdQ&QoNCwDKj=B3_yaBa5!A3D|M6xN^3wryXCy*#-T=pAUy?fMxoggVXP@w=S48f)zt8`3fvln31)tdN+VjLauRd!{I4Zu`EX%3MX`w%rzr7uyMX{bz_wFGj}gvFJiT5`uGen_LxgsRVI zT9T&u@ey2I(@4s3kVCGbRh@1S8j@Eh%U|10Bc+jKpenM z7v48qFDN~@?qt7j-O;tlTLqoRZ8uv$LTv;+$t6+$x|42~ZyhZZ3E`KurogkXb&`3BPwv6kvx95 z!2?NlU_Dc+waxg>)VK(Ora@mo%wEXPT>NCc3W`6_pRrC742me#e4}^@6aijOYF=R+ zLU|?O1=F(PKgF6=#(FtkU`KgFOxBcBma1)>DnG($Y|*rk5R z{49T_;D_{$CJgV9R}}gvJ>dmm0XsotAbu|yzsT0Aj^NzHw%HdDoeL#D)JDmPy%*s# zSofE=1pN>{F~(8Gx#3Db5&zKl9Q`zdeE%8R8AY`X(K->qqNRf)E5>fHjk1#?5Ctd? zgbDHo+5tZ*pCP(Q1tmWU-3tunyl4DH^GfP0c|kU-U~gfY;eJ&oeyikyqEMEcs-;Nz zJ_?Gj+3!!&J_;Yhin##6V{9s% zq__3?xzhQ0O7swvbCTVok^^ujWGUnqOq!=%%yuXxL_#JB|w(d;%Y9u zpg=YoD;UvS2FDWXUwG<2M(J_d2az7Ce%qy0QeI5jxK6Fj^6)7E;K6(4{QYi?!9F0v zqw?xK%%j{#pHuF#6h&bs2tyt#Ty%T@_vZtJhr9>Xze|yEGW)MA5ycPR-7ahw=)?Iy zx4?f9IGb>XR#HLG_!=9fHX`%lQReH`poRCLw5t4n z6$uR--&voT*kU4Yjc16LSs+&-KCQ9i;1yDb&;1s`Z>YXYOOJyXSqHx{ut%Fb8j~<) zi+V>9JZL&(&hkr+Lxrw~CE+<$cr-s2TPv=ri^)Y(X*G} zW%<~;lrD8fYX3Ylsej!D<#l(#qh7lkWE+6{{t}Y^Y={@Xcpd>z-DlyWP^b*g$< zHF?QrhZUbNnl)(FU^Y#DZYPoBfa6G^OCyWcvSUx2HD$|arYIuAA>(bNs8KRuqe@i& zs>_k6u(US*9p!<3|CI#T4{ojS&sB)2KX1{t|E*%G^VAb)ZJRS zYS;YEdPG>HSH}~f=~T06%p_3nT(ED-tieoQsBF#rXSix{E(#p-&YR;j#M!h_b2f64 z9v0ebHAbQz*N;(vZ=ds_|Id6n`u-n~d!Gi5C6&W@QEGt*W7^6^OSEmqOUHB@10Mln z=I&f)tz_YgwrynGNoUfCoeM_JYiHI~5Z73rKDtmjo7pm|9=%Y>d0I^oKAQdMOLX9Z zo}cbC{cl$PApo=MqfqCcf2o2({MF|m;yolOY280qX>6opZ(Iesh3nc}i{jtFQUMv+ zXD;nYAk4DKoPDSEq@0KbAH=d%YtpPq>!xE{j+(_vd8K<+%{vZR)Sz1Mc3aZN71=L? zd$bBjAR|jI)T6@u6-eAa~AH8t< zoxIL4Pi96&UQy%LxMl~mX*+dM*UN0on=NhA(Z!5r2V+=+@w>laks5eF{Y*TbnF1-u zr=o?!Q}lWMn|bi{?1D%GrD$;ADbTo?n^RuEaOEI_n?B*9(Pd~`OU*vySk_ahB{+<;v4Jb?U-}Ptp0;%2~%Q@-ZwmdE0`K)9>gSqYUc#Dj96_ zKafF?{1>vM2m|z8c>nK`wvk~{}RJ5#F zPo^Fx9(hFap2oosp(_8KYmB4bd?d7TT1S0&o?^p;{|$~Q!2xN}tf|ss63-`XB${S{ zCqvjTkqgaib)1tq7wlvuzh5^&%`PcjRx4KaEeqnKwPYGBZUCGl7e6z>CIHaMgWy_l z=EOi3T+sW;i2jrOUinCZqiLC3jF1GG)kXhhKN(8z@)%BY$mus|jcN{&@?wpPHv87h z$qV~k&M%-R78aje!?2YD=Wv#wp6@a^J@rdvtsSH1ZofA$+wcl9m{nG$Gh>2_%i2+| zVFI!~Ee3}EaX|9v3&fy%ihuY}=nDQ9pI84w?l-CT?1Y=sziu~%mel?XW(``OduQny z@V-31{mtJ>$6@Py%dIvn6+|n^7u?D#X!RP|bM)p@j~}*l!D~u=v$c;NCJ@U{{gTcP zE*LAg89uC$O$apG$CvT?7l|!zkNz7Xq=?d>@D+ZdGmKDFEnJWhg{Acio4RV&^w{tA ze#eJ5Cn+8qZ7zlI6=ih};-)f#gbNmKS&$Skz) z$}1(hOpbWLbn-(18GS_{n~3}y-s-Qa=`+zE8Nt1_Ch49sUISM3M0P}Gm zh2OV76BGC$syp~uoUEjbl-W2E)RfLHRK>04KP1Aid_N_SFzd(}30}CnTU~y}4WCK} zjN|-+E+FcIh3?b;m;w={{{^QFpvr%t3-P~=1jMH>;7Pc7C&@nbdL`d@tKXA#^3TL> z)P71I!h}1EcpB+=Ddd08PEQX1LYu9UnOf5dNrfyWxh3?+c(gv|$Gxmf8`NC*^R9pX zLN7S^s`lgfbif4Q8fkC}$AU{K!CjJzWwQ`wl-TwIJyUP4B0 z=8EHElJce;MrH;9 z_w||)`JPehbCxjqsE%7AQ;b0ZKCWz>{|Et6OGo^_%Lw#Go~MGKa%YFw)14t>Xv2-_ zyY5)(p;KsQC;bzer=cS4ZmC&FzkW?-pbqwa;bnm$c*-_j z`kb4F8_-k4xW{W90rm)3B3Gin{G2@ON5YAYW#{7w&)JSDeg0L`^m}{(ITJ|11KBE(;06 zdoaoPce)xxY)UpBUnCMF;M ze?vky9UXVJ0Ljp#q#XTEAsFt~46=^ElulKs1hfS6xgWT)v25v61v;qB!E$y7QK1$Z2poJdlD5Bt~y%g40?n)r+CTPOtG}54EKCY)S)O%W+9lW zJXe<@+f1<=9R4P2P%hfTD>0A?jn(CEgMiJ)2o6VBXhkBqiNN6BiE>U5{LygQHLL&;drfA)#vS$@P7t<7+L#Sw) z+!f5n9(ey8_Jc|L0)d@F^vV@T3bXoWk+ptZu);*)tD9v86cX`2^p+II99zu93abZ=TGc3_?)q#>{ z{}d2aq@d*f3#zU_W|+;|x~6u(I1xOJ;uVG-N@lo7vz?b{HGaP5ra~0@K8HjoMTyzz zU(6-Bl9F>n*@p{x;+TDeljwDf1q=6&rWKW>&&s(HT4V8SZ3C+|ry?x?3r=wB)vVp6 z*4FoWlLz_WoIQ6Tj!YWtlF909-e1L2mR};ZP5;zW0=;b7Hw^KNH+aHqI0fB zJc3XZ?-2e9sim0jre=it>)kA(4&rvtLNjQk&VlVQs$(z`F3#djbAB~*IYh_`h^+1Q z6`^7(=&tDgEo+~J1-mSIo)t12GQ66;$VPzArFU~k+cgWL!Lh4NZ(8D^1g*M)VoY1+ zF19?@v4W6w=Fz69wKYS{R8U#b*g%SAhmiI4*ZP9CaD^I8s)!Kv5BmP#Gjx!(|79t( zQr0R>1%|b!9~Nngf`5J7>?;GYx`m)7Wxhhxg7`cSgjrlgpA_%4bAq=uZNp+w7 zZ47yGJ_BcDS08SuW61co{xE>125cF1S$i3=L|hKbHwUb@n?zEszsJf0o?}+t+lWPu zOtAS22L=aLD{L!fsoD!QyR0ErU+bUy3VM{;4Np51A9r{C0*X^bo{}H*9K%u0aVpWL z@m4V<$z{WHC!{7DGA0`mF)?aK8bfp0Mh){BYRjd?60$psQRvJNNGuR>jG-($FpbO- zejREqO6U|3s~+-VF16DW47#1-DG`xDBbH!K2Q?(8&0MgwF+p@^r)b-VeS*P_FlgN4U6^&#_~-zlpgSW>e>a8Be`lZ0-cN zi{r1(w|76pI+fDLuyZg~7iKJGwwEy!;U$JIvR5I6KbOJYw?$s+mPUW$4%4{^<@DC3 z4v(c@LM5m5t0#)JR|agEO%u(QS}uD1bfjCsuHMG5t*?+NhNYYU6FE1OAIUo>te>Rb zimCfbnNk5jZhJaW3(_ctW`tEt#M5|%*s)^w)%Q@A&qI4JES>&7DfC=@Woi+YM@x~#iQ^Gki11pZie+kN+Y{7jRV$h5+< znEYkw+8sLgDA8zb-xqkQBt0HP?vd3$tG2{R-Om!}7^6MU+WY9EJ^M1Bt-uk6&zGFK zXJZ}*aWASSavu@lWsRe$RZ?pWe$kEB#>U7FtG+c_QwPU}H@D@Wk%P!)+|UkX@gAD? zZ;7QzB0@OEu$Z#eT2u8o*y7^YYNM78rp>si9hf@)F=|kbBxZ$lY-V-c4}BM@;n?9b z6SScALgARF?}s7uGj>c`^x~h~BU|LA7nKgLMoJ$ZdnyT)rJ;a{HyIwjX5&*>GeXVH zA7+jr92O=V2D6=U`m~k$vi>i4K;Z*2SC5PuUh@}q#4NZ@#p zGbNikv6CjjT23hpB0mBx7HY8yjO5EczLKv11-Ce7{TmhSEF;4)YTE*92jP ztL`UnCAA$VV&9#%uHPFq>y*X>@ZS1&MC|GC!kR>VPozb0PQWZM-5Wv^jXD-OAU9Mu zEcFWPe=(Hbp3b@I>osmxw4K&?HEotJowj&MGXkaa*2ym;_GwV;8W(HHw564#C)Xgv zQ@1rTK)>|!i>NZm7GYalQ>!^TTm=@U;KV-EuuhC6s@2&FWH4P9mF;}Zn#tN)Whtj4 zFpm}`Tmf-*K*O^WiFt|8RFCx9pFrbA<(9sx0f?*!=HaNSE*Ykqwvaa1SUtX zLbv!Op0?#3!H4tnoGufQ&8qHku`x9;>>8Z4d0cj;*G5MjT`#(%Wp97}mQq9ERb<;3 zUn8+$(N3bJI%Cit(Wp}=X#nnmMkB6Q_YpYMOPAB*G@ve* z4No98CpBxTNzp_IS^F&D>Y_H|ej$5z|R|sFFI3O06MOw^| zW7k|8rnyzps#J|Kc9$%vm8)RI-X-Y$cx8+)QyZ(wm-jH`k2bA0n_s1pV6{Glkb}6p zMmA?%R32LswIL-mq#ZY_fr>|Q=jBW{Hd7|N71n9x%Z)aOHoInPrF666_mJ*TVoAHB z-U~YL52SLM(1HtVj^xs;nTJkRZ05KXBnQGtor%>ABu)O>)sP!rcRsj73+~bu#a|7wEg5a?cwK6hynn$%MmR=&g>4#>swT-g zNv?udwj+2eL^Jf#3ncydu9{+AS?Uj3f- zo@b3*6~;L+o}_5Of36POC6P6Xtu7xv53^+3G72n?u#-{dsmg_(Y^ zj%g1EVwexL+}1PUO~(zTW{fKsmo+pwkTV+DEbCQXA~i}nrfwQ~?=*>DRR|ox6@|zc z(X{S`V(zff4b@_BK-a+;MDxs&t%{{%V^T&9N7C=IT-!RfU}NNAZDF`aeW3OZQpie- zG9n~4mgrg)vT0~DY>@bp`4(psc`DonE|%+6cdM?Iyx~`6UUyh^9Cz%wRJq`})}3TA z@eq}TA0vgo6EUw5>ys@;AORLc5>vvE55;4Sem4tc(-{`So-WJm__PX-%x9Mn(8idl zSmvd~+PoFlt3ReQsb^1EYZ2s-4fOVw$fsS1D^u_*co$1vFY6B^PS0hoK=kR?Wbiad z;08Oti{mpKL`~1G?YfmF+ZXjpOB|Yehj7+Ek=LRXM(p?lrADiyTuLdt&%XH+@CnywGRYc@S63uRSsKGB} zS0dQxo#7ZI&NGlTAdpG*4j19|vt*P@m&z_X?&6;7@6c;2tdWs+Q*I(%w!t7pC71YS z;@A@FgB<}%Trz!7a%!v+^vx-gM$DDcn!h!zc^Vg>i+K^7r*i)SaO^I0=Z)~tPBn`v56Az94cHqU|ux1-2wWmfQ%AxS=!|W>aZJx8~ z^+?{clG3Lr7F2+!Hc9|Lni#OA9aFkvhP@eDpjr3LjK>4T+YzfAFi6_9$C*EL;}+_9 zcC1q3HC)7mC1(;L{*GnzAVlc&###dLV5M|Yr{fB*+%PuH*i7?pd7H=l*<4|Zk5LJu zeu2!iiwaa}0BJ1h_1+)$G+Q4=zuWrDTFr~pzSqoxvMs3=Ql!jOgZzv$zJp_%Oyk6s zMhCTR1f*V~zkCpCaIEwU_uz#u+kM20jZ>~Y_(!B(dLdv^Oz4|4+StDO7yH6^s4lF0 za39q=U*=?ZTNosb%2BXtL5|4u2~jQ4fJ`E{`%n$R#f5^=MShG^2%{h?3DYu&57q?9 z2%~-n*G^PcT2WKk$b=7W<~qsw{`o-|3UV!>74%if&b{OyVsrD zJ-@MU6lVc)7@^wDU;jaRvgzlJ4i_9@?xy>@!Ev6OtCCjT-s;G?oI1uv2bS*sN^75H z?98n9B3(@SVtL`$VDR6`-y=?>qv@RSg_Csamg#FSjRU3ry6Bvbj&+}+CZ@W-ctS%l&P(qr&FLRk-Uej| z$u-${V;g-+vMk{n;8Y;JBM(m$sTK<7UX3Herf@CCxfx+yTmE-^LbmeC%4T$dw}fM1 z`*hmG@@iEz@ro}KEro4h>I7n}^nC$op3hD>z??@vvR&a)-(O7Xnhbp3uYv?UAN4t= zD#9)RlN;!$&!Jnn(e5WZriCvqoVaedae1{w5*l99j`!(2_FP?~3$0+03$141XICm( zJDom>+%(E%+|kCfnnp2b1ddr7)|AG2rrVmjdS9#jroc>;LLsYGm-8FAP;2p2Rdm@g z)imxnQ5|@8TvFF)camh}#Z|+^+)`JJal2E=$JDF;uwl#Xq%b*rp{~94;MXVB$B##< zuBfW{_G9LoGM~P!M;Gy~TVzrent0pzp6lWwVs#|e9_XY-Hbw6u&?NJaK0861wWQ`a zvZC#Y=Po085!BgA?Rk?f&&inCU3`4#UAyJbyz$G!L2oCFwzSH${G~Ap>nFFv3)gT6 z%zYT1{+Nxm8|c-&fOQeH{ph=;?G{b`oH;*V(m)vRsxpqymJTTPVEOV{y;64Fg*33g zPdca_!>Ef8ZJkVc{nSF4X<~yb_!7Q-3EnWl?e#YAIN2e+){x$^Cit~KX1|7d+J)`s)q#jN8yLC^jZt9(sJ3UHthh|Nu> z`t^VsvA>moe^Afj6v)3&duqzZHr2XzUhUYmVQm)Mo8cx-ym#LE6|bTDY-CJo;hBIt zN6B;^Jy;>SN;tzl2lOKc3z1&G%lKnItZhzXNAcR={&J(;?S^Rj&c}h}%~czc+Ca`f z<}%1bU0CBnIl#pLmG_E^bqa_~+fGOw5==mbm;@OQVIYXaw`4vuVV#OV&IW}7_Sss23$5^8Z=FL z%RLu>x1FdY_O;Ka{m=AtZ~W@Ub&B8DR8AKS^?Y;S{-1~!7Ud{jxAQ`&gDC`W4+(kL_Y^ycjw)PIefWFh#&41Deq-T6^g*pC9Yb4Bl~~=@Z0_JtMrKuWb*>| zWJ6fQS8XaLLSaJDxfwp-c{s9b71cKMTA|S;osjnDn5-AQrbE@aD!3}% z84zTXPAXY&{dAnZRzzYTX^U>Fh(50xlq`vT&gwxLVZQ$LT);m=X&*fpBW6QGhppvu z<$4MigDFP60V&xZp+HxIqy$--57kwciMFA|>{yADM0X$i6<*e)NX30#UBit~O~G(cXcCv-)a+#2x$a|sX^~=YlV$&AjcmI8hS%_%615Zhtp{)%usYXG zR17#a`04F}oKpzw4C_IC(!XnDFm zGVE+q0UusAjFsxm52zIjYq4vueuxe*Vl}XO;U``_myOV|&WhrG;PVd*2*zXY{6h!i zdm(@^r_=>^US?&#^ia4i2)p}1p`D!_Lydf|JB46{>RnN>$fI<+NYMm|)g~NTbilW- zYFFU6{?$B}P1$C?wq;jz5Fkx8!csfeHV>0pbFM?MxkY|5rEl^YR19ZJk!d)%CL1#yk*b1@Z zl!|l1VTb(bWwf-7`AvGwGsAVeJ}V;8XNV;%ST@JG)<1G&3>pLdSM zhXZKBzsun&qoTlWjiD;faXU^lZ!+_CrnF_MZS%u=tr+V;uA?Z)7 z)?kHSp7iimdN@<4wMa05F0NX&+a#fKin2RZJW}c*Ovz%o+U?Wdw@_Eu_j>d)?c(&| zaq1VBRDi+06e1p^LNOj_>8<0vgS3K3Ms+syq)x2ftGd6Ys`}Nzq|i|(p>x$adUL;H z*15_x(I(Zk<}`QvR$Uz08J@G!yyY4-?8vwhlgF+b37{N>5hNw=d@F$a^LbR>oLP!G z;Fr4Oc=J^k6U+-$Qh$xIY__8ceo;Fi<@f7jevq7xufG8lVKcxV9l(VyJiGvByHNK{ z@KGkN{ud^-MUFx-OV@&Pc2E;98nXF3OeriZxXs{X>=X~u0bMEAr=mgzfLN_iY>7%6 zJ8wq+>MHwSEl*3Gf9T+c4v#wfM%UB=;nNA0AUBJ}Vyt_uqQB!=i@s0#Wy1pRh3<3n zsq{^<8S91aZQiyE!^-pTBBP}lZ=GdZi9*3J9 zI69P@x*r*?@88YOkF4mOyXNaRe|uc^x18uAlf~h(I2veumGdh3`9Y0455lz>sGT{dSj+YS^&3R^6XCxGT1a9Yg7nX5%UhU9}%n@V~2N zpo@MfxzGQ-> zuprp-O+=5ddhZYw@-T# z=yfxrW+JMxDE3xjOp(yUCSXX+!MUec(7faNo2JW#^Bp(oilL58jwv@{rq-*=u%6Ss zvH9TAEg(kd=Yvily&NhmiY-iEL+;H&4J-bP&#-i*7*KIm!8PmDM0YSK59*&C>#@!v3$z3hO*24{&?->yPLD{JyJTr5*(?ht`D{5-j;dB1hR22Pf zT;%lYLm1(MEy5X+&jB}z0Gb=(XWh${!yU-cAYDN4WuGQinCq2vVhn83+nU0mr zr_}yJkc;Rlt)cW^nYiK8ScaK{W3r5_-Z`e{PV2NdYB85CvN~V*()9iFy+?Qb`EGBZ z_S>czUq`1t6Hflvx>>9bkBOUyLz^BL=la)8N=<*hx4h#zKwjCJ-!+ZKZPP|LN6oh} zh>5dMkOc;jMe3U{vLv)r3Y}Q>(Qhxh8`z5Qc1V;=Wg5agzqwUT`W=rbSby}9;k=RAI$7U6l8N-#boiAY)9bdw1KW>(T3a=&LvD@Uf$b@vB3XI%U4_tL8l4YcJ$^^$}`4hx9ymP!$P7b)b zYxT{ciYW1I&yiSDr6e}X@j?ot5TI^I&H{N~(qWKF$R3cHlYc1Ga}px2F$7!~F*18u z_%I8T%*G%S9BnRAEgx>d#nOmPWw(}axOdRM&-v77n}>;G!EqJr7%f((&M5Zc)a{r) zk}h4FoP^(0@ZR3s@U8w&9#R;~_7YfskI`M=h0*Y-m2X3q`VuPgQw`y^$=bvjWXRof zfoQ8}xH?=0eat(M;Do)%J)}01uOg?-xp5xGiuZ(HRz4qv(Ne*zl3YnQwn#U`S)$#e zfy%M?8Od}`lJV~K?D*kYkPuJlmj=CyAMe*oMFU}qy;$#`y_fnY(VQadSLBvshS&Md zjJv{=f`w{qxkM;A$T=8x4b{yNoKW@{hdN(E`}8U`&l((hb{i8Yw~QTmM9j=eN~jnG z!S~dWVR5AH2gPG~3{e_Mnlh8pfcYWhQ7-%98Jl{h9hiFPP`fP+?P-#N1=Jv(*xf$) zy1B1!H=;)BF0dA~3KrOKjS{V^AUj?ar&40`6Ghl6?h;hd(&y(BX&0VjnO4AzFOQD# z*dmD`m~lZe(Wq0f0`ra>s_d!!g2a9y-GW3RmvSn#*g#PNi`s(HVZnJUS0q44C0|C#g7Nk1apJ+UI4^v$iM+<{5Iu^Yw-ASFR zR}|FRhvV8gvM>ub8f3q|UP>sW3y^iqwWuN8$>z~X- z=^weLKfJeY(mH(Gx_vZ)xu?iM=~NJKG53v+9`BM)nq_IBm#kt9qi?`pbzD?y_QNuc>ouxyII;bf&3Rr%?` zxo(H(N4Jyp?v&Hpxdy7;5V$l!Ur<%OD75N4ef2iY#X;bnpj32S@&0G0`}(a5~17wAm5z>s(Z%0AlnP`sCMo3yYpfPg9+c;C*afJ6z&{S%zmw*F?+6Xi@P23lq&lIhuCqUH~E)Q`I1 z(?FNtF9Ifsm9{1DPKhJQkG%$&K9YNVX|z~BfgQYWunP7bJx(6|q;0yt>ECz@06Bt( zVIZAweW|iGeS?;oR;R~wLBZ=fmgl!%ivS!TuOf}tvP-mxR2n&qBOig(AgXdAos!G` zX&mmcw!Nw*j7}tK{Y}~jlJi2C+~^l7UQ2`tLluOwc*-7|vQ&&28+Wo!zJ9D6|0LP$ z541LA;CdS2z0+z(tTsxB+v~;*6kNx&T)hC__njVlAuNtiX-#snd_Sb$^6acOiR^u# z-p>;a8D5ExSfl=Y$!xRB2c3;ScLaDoa8_nnR_3PiT-7*97X@L}g z=xf(TG~V_?5_CroY4}iR)+we`Fq2ulMn~j99i}*};ix`*s5hG2sVKQ&EyZ6Clj>Ol zhPZ~CoKk{{n9Z1byRROae_`QFG5mdoQUp}&XH-7rnZS0ecGuDg7nvVEQ?T*bWN@F^&eV8pnWtBBQnHn`O74&T;1eeq~D__`QYr5>ku zJ6`}=Sv)ho?Ma{B|%wZYDZ)ku|<+J;dG9a7Gs>7bb;ru|_;h%}Ui z$&^1RLrx;!boiuPqi#!X&Ba^f^hb5ObnBa+6Q&;)a~!1&zY#5>&ahUQ&XLX& zacqxRUzm5_jMz-vNEh|mUK;%NM@})LgujL6O~IL zp?7_5VD+$nSHD@Zt_D6jnHD+%(Oh6*;+XJtB8J4( zJE{1LxLLi&B+8RR;Td$^wlH+9w3!_r(7QVrnOIx z(XEC@w@D?UM*FR{-kI%^btCW~z(qWUI>DX>efrqa7yYWyn1AK*-9M)6^4iB*8$S`3 zK~4jit=UQ%ihmXI#mQ|PU?;FfXzA<$ypEqN@bfUI<4|pVd=vfaLLVir4jy;ZAGC`K zzWmJ@mDm~!0|Mr=Y^bss87;mN^Dgg*AwZvad$JF4C*Z2$4_uL{mt0MP1NP_bJSwGY zf?8>5*hk$I@Dy&!5)NUn2|MVl>37!Q&y>WIil_M{0EA`&q>d(M z!{LSE+&^s}ZMnki*nwX^wJzdY%31-pJl^9<#FkEKoUTVkb=ziD)y!!~)sna>#j7zk zT>WO7+)n*!x0tuAu49%8?KG!tgC{HDtRYppZunLp@0r3kWS7D*rqhl^HY*$1&Zs$9q z-Gj&qZr7La-c8o0+i$nxw*9^BzkeKaTgPMt9K%_H$E0`v z9{^oIqQBx$b8&|3(>$y${)HK#Et!B9mSmt?nMfQbTX;e&lFV~qQ516iR_F_9gp4IY z5Ml-xoKs;Hht+ZFbalSkstT$M(KHKctnje!7gqEC9@q4R)fYMQL@L1|ndZ}%L^2Lq zUQQ-g^GriIqUCx&-2?n8hhc>nnbM#VbkHuFBa+bl1G`5gWwR>NtV&A2t~B-C?T2Pn zrb&-RGw)HU(WGQ^!Q!O*r*}J{nV)IqL(@&0XJ6@~TYQn}fC{TIjjyn==`cq+51&ti z!dCFhL0PTmT4~-o1ET(qgm;h)1W9y2};x27^4W^Dfn^2KlYt-L}_loY(6M zl5oChjCGFnnt@5eB+Ep7yfMu=**ncQAuus`ulF&c`$HV(2&oo#JPb(>jWVbbq+HY_ z(Rm6w^b(Cb=;%wi`nE*X5@FO6XwAp@_Bhp{coB8@^K!X>_-lS0~r1SKI{KA1^o96)_<`Z%T}D4Q<<7mUlN#! zxgnKdi93Bcl|&*2wEJ>)Qu<)SEe|%HOuw04gO}`oGBu`hW%?eW)8?4Dd+xq;PtVI7 zUblSeU2ZEy&ZOS^g_D3BH!8t5nGa8kKNTl_U!9w%d3*uQ##{xis8}ZS_a@>)gnIAb z_!wb~cVs*zjE_!=&l8q#i-mREI^kjTIQJZSiTe}!ljk$^nfEhaAWul3GGU0or-TQ6 z8{>b9^D$3ZyvCD^kMxbq8(uIxIyyc%bjdH2UZ z^!+*RSAEzG?6xzQMD*2!LBS;NbNR}I!2(Y>PYEZL#C;wCi4o2j5D48tLQyDW=ZIVs zk}QF^(?>Po%pupAi#l_-9c__s=9IefQ+n`9Vix>0% zT)iOqS=5Tud_8oZmn-uUr?m4k#?n{94_tSsH!9U+Lb;`^qQi;{cB~uRIsUN(L zZ|r<6{rm^J(x2Q{p4x5Ri?K?qd zQC!C3Ohx z^}+&J`kYMTMdfL)$Lox80|-z^l+g*BFO57+)*kxZ;v+{JO2&`rJ$-Qek0}9JbN;`Cqo{(o z&Egr{48Db1$n&w{fm|~0a&DwFCVzOr6-6V8ui+Y{sreI2?s3|pwA@6;yC~O)9-cO#8z=@)qAXK?f2<-7u^+m(7MsS(H+W0=lvsbM=&0+#7iLwN2LJ= zUsV}LGr_p5{TBuA36fyUW9=U*j^UW#5h$@_W~oB`EuoNyV}33H9FfYD!00B$-hM0Z z&in?={;?vPRTUz6`JtdJi9AO{94jh>W1>Gq)htf0ptD;piIi{fFsb7;PRV&Fn&U5Hdy zWh>4_>?;_VSNpPceYeZ&;k^u`lrQ5`_gJUBv25Op*NmGwBz?z_XR->Za9 z`?jq+o=y(J?@wx7yz1N&htuCYhTqkHeBZ<$wp=lMcGP=)qVCz5^Ip60=HIQb-FyFv zDPyav=adZDb=$3PwJiLSBDDhIflfB>c#mlnNC*ZTv46_V(m`6<{vTss0v}a%_I=N} z`@YO_XG><1%w(HLfJ}f1(Oi@rA?&h6qXNpJ5=6iX8mj^>MQT4Q*0!MX;!-VJSVXP) zl+wEJf)#1SBD8|yLgj5Kt-ws)bI!dJg7*9UzL2^1%w^W|Ea!Rt=l?uOxVv{dxdec< zn8*OYcHrS}Cmor%2f_0Ve=nq}e=RtP3k9c;catXkio%X3duFYqlqPq)NZ}lnR<6b-P1}@zO}w9ZKEqP-+R_ko=-MOt)Z=*n_9s2#`cLX{rU(nO@{a z@F@aSnM~`OGxO&U{&)V|f;We~y!_A(cK3xXNAee*T@BPP=;jMs-`IY`o1{vC645$0 z6!SR26&_d3VgV(Ph)$wdQD6aNYme+Rj_fn*>d>4w5n58zN!GHUnyREzQmxWkX;mH+ z9u(IooyuuNPAFp)$Us?u9??St3QC^QOExu;U0C#NNfZ+T>lXx;LMj4TKZLA^-s+2l zgtF0D0+Gaw>gaWhTTllkFv?Fl#V3vKU+l$;1f#5QCQ>> zYH-q7i5}LEB%Ks#$wdNjOie2Rb#4w>2jHOG@BaXn_llQZ1|Hd)dlO|Me{5f{bSYDH zZYZAfFh%i;acluTcFL=$abgqDb_V1W38}O_a@S* zGe9Jq4rJJjGMF8#j0#L-Co0neGufHSyuc!Mk#bi+X9F0mumogkkjSyAiAc>R-V;xL zG0m_n_`SRAm>&@vTWPZ*}(FicBSgiwIhO#|5#`baDtGIU)O1p%VZ6tXPSq=blV zM~p!t7)K>21swzE=1?pcw|Il0(yX>>K^0&U4 zf473S{rR_%tu{UJ_*Y5#lUyYK^*e05=t-(L&?XHB|+Mp_-P@C!;xos!S_B zNd}w&eWK*^B`6X3Kaqy2nowxJqR_}A(KLiU6)p9YP#XXNq@4-HQJ}I5T(>hJt&ut< zTG|D6ZNJWQKD!)=>u`**#(sk~(1RQ)L52N+H%qYdNsl>$b+#pRB7CalR0|pqwQadX zZ&$LHs3>MBqaR(zTG=S<>3MRsa?ex}*t+>`H+)C}S{Xwq;Vi(xY$%$wFvlR8^|>bo z6F8$;p){Js)xle17!d1p;<2m`1->-8sanu(^jSgsasg!sjWmNsGKOV(p;WEZ%F0Sn z$>o45DruA@Jc4+n_-u5|XQOL)1kvb{7(5Mnj8Wu`oMj!j=qU>(A;SK7<#QlSDC=_- zsQ4h4gXz=xN8=@Z0{J!Y0{l&W)g4V^uK^F_Mql_A%9quTEzSedB*|O76fk#(AU4p< zK=kE4-)7lZu|Ib-G+@H$K;wgm^QsWh`9C=W(SWH$2MejXP%YJJ%+26t?q>NDj=@UA z3B1U0B1emof;kKcN%l*U%+Z`k<4`$>uhIz!(82{cMdknsg@C*Zh8&FzG@(4+H1 zmo2+}4cK&HTka=FN?m`+&q0CNR}@X5fE+a8dQB?KTs4SPq!ns4X%xi8nHTbNe)vO- zxs2>O$;6l|s7k6oyv(T)Rk1p(MyjjS>guf8FVH{QP(7l$MQy2`tInxz?fsCtqUvYC zry?(?fy%<3U!K}a1a#ZsNTeZmt|cf$JJwhI0=v9 zc081>sm^4XY|RK}c+F&CYI?RXC%sr%sl2UxtA3j{`)4%37`4fa-M7Rax~}TBDp(b( z)ta9g$Pza=-?ay^f-;+2802@^%>Bk3=t(oX#<65 zq!yq%=xxlUPn^K9?(uY?2&(Y-Ha8_K6hl!Y@h5d1R9lMd(c%=TKlxXmsc=g?u7D(G z3I=eIdRaNm@fvh_tLQ;==2f1if@j?c)T=L7rQdHAigHf zHTW8XjghN^S4Uce7Ili=61+AtSD3Hftlt{EHPRXXNI7gD4*%8nwf%MY)1qVXu6Q`X z*6OwX-fWZZuvhD2+1c#jqJJ{y48;g&3;x#cUJo{d(}0PC zCeRFMfKxlHv;Y(Li?DhDqAGx-R=~ol0*I>Mc%TDo7^qJO4tFg8RKK@CfD;T(D{dxx?>ZC5uc z+r=Hyc0~y)E0j+mt(9J<-=^QA(>g#d#<{aMVS%)wkF|zcPaUI9qo7jPW$NN*jG>R7 z)CA(6N~7reCFOJ+tyBP$bFqLNBAwwxCJ`c&5wSpWKM&%36AyWf>~~1`K|FDy;^WXa5(3@n9 z8H!|f)aB-aNzMidGHOcAsDo9u-d`WP22Pa5`zOS1f-~7!;*I{+SZDko`=Reh_=N9- z{~P*$h7_(O1r&>{a{uJXwAC zaB*gAPtIW5=u^3#Mn@VrG#)3A1ioFgGrYT6QjdKxa>lN}Fd3p}(aC^Wd+z!0j=2Z# zYyD~Mwp`++I~M=f^LH(Mdc`jvIsfcBKtD8Y5Y)~Mh1PrT{NKHY-`j&_HVS#sVq|9l zB(n*Q9j9Ue6o<92E#f437Cn!>O`IhQ0k<0lnSkTYcsweKk@`35BlevCY=r4!HH7=b z23eycgJR>X8R7A<>#bWN*Tmkw z=;7LM@30eI5PnMex%z@CMAS-kbGS3igzD<`+W?}QPMg;@OSwf z#!fL54Icw!D|}m@0U5F-o{q&cYbX$Qu$hD%6`6?_U{{jhx)d7@RpW)&fA_W~{NC2Y zmt@%?jL-XOFba%M887`h_&K^@c|-%tjV*Wqus}C9()yS#_J!D$A_DMo#&!mWTK` zu_#su?N| zEg4cZv1DS^9R9|V8>?Dt+G`G1oGkfU**6uY9pnPL;FgZcn2#qbiIJdslXaw>>ZA@( zC~SqxoxW@=rb|OgV~P|E)TQdAR48=728Qj}t#-T3)SxMclWK@tvx!@?yWN^i+!`(t zC0D<6-5P!rE*kaRnvH{kk))1vkq%N+X*~IczF$A8cj-)AZ_=C5LPsn{k6_vArKE6? zptf$ovrc@Q9!}RRD#7jzrRo>m+nH0wcRXC~_*q)lF)f?~kQHua z6!vp=eSs+0v%+rnCb{obi~}u=M#U zk#VWMGpF_6{4i)dvKD|x*0x`m`|tfre??cn-}%OSZ|!{x=e#Q^ipIQgKe+xCDu@(6 zU}s4G0uo-Qn0k5$y<26-r3O2ku?15x{WJ?GJ;w5WSyED>Q`axkC4x>71j!l`bO=$u zk{tb51R_o>OhVZwv7H#fj}u9bO8Ub1u}DO`z>qRxO!6o9&+Z`fsxbs+w=?}Rn}er= za6xc=aC5LL$ONH3%Imd8gt*&zgLfARSCRWN6D7ifdEa%*Kkb=Z4 zAqhFh1cr_6!3!XrO$du6-6KLImr3Ux5)R@_nOLXBX?#lKlqgUIWS11iEbgU{QMVOkEXAy2)-#)#PUaZHbuy+Ypb_L7Y0?YCY0~yvw0ab>yUtvsE=J7X_IX-6UYmi5`ZDf^dN|M&d zATBq_%`%PYf=++@jXe4wNfcy~Q_968Gg0uDk_D2J5Zji+KL5)l!+KgZv0}`vA7fwy zu8nFMO-KlqM?!Gn;<~z(hTztWXo8`a3x*U0qQ*xlS0ivMsk#7gJ8a;+7ThObMMwVT z(th#&{W|IfJu!m$;{Er(z3WMB#AD2i^XvDFo{8-h=>q+4%ms$mJ5kP!t+>hDG?CWT zf3RmcS}YWExikT(Fc1p^!XqOzgGuxf30hpjM^LQO+pG$VYMt&tXNx5l2()|JxgTBO z7=~rI{^Bqs3hpv#inN5jLpn@<%JCaHP{x(>DIv=Z5S!Fybt*HJo5D{Omos;=Pl|iF zKQM>57z-OZHpS7uf?SJhiiU=Z7iKi7~I3M`9NmX>#=NXLXba z;^O@@6hkVewxQg^?E&IQVogz26pD%(F&}tq5vBzn+?pV#EhS#355g;KqdZ)e>+0NE zLMU)sgZT8xR)dg<(TUts$Z3mQ;3Z3i7S7hVIK^NVvcVf+XA=~yrCLx=vvUO(Nz z5(h;J2>K6j3kfpy?zwj#_w06`>~vCSxzX7;yN*4|GR^34nx*6H0=Av)Vj1MkB}lst z9={TC^Z^vvtfN3DN;6?kZ~yO$-oB`Zw|8aj#$$pPj1{(oySfUS#Gdb>#xR%qF6_K8 zbmSHv0CEri;F-CvgOnk-YbaNaVx}_iJ4_cnQ(*s|DRe*klQUXYGb!dcb6ot3eImhr z$ev9=TS%0Np=d&+>9XP&7r-F}54f^O*pLpSz?#(h6igvMrlr=Hz+_0qMyORLf$2!b z<|j4fq#qXkq9!DH8*yVM0qD#E@69amhs|A}#Zf}3HBk^HFBk28xhQ$LDCS_B_~oKx zm5h?aJBn?IEY48{zi_mG{6+EW1u0lpmI4PTfH43Vr?CCe#QuuDXMe=wQbBJ8zEFsf z&p3Xv6uY9(T$4O*&OWOt-(q09Vla*f!udsaSair-i6 zSIj7|)IedO_EHzzSBH=yY|`m~EY~EC?zwP3-FM^M#ZScVe&?4jZY!H{#e)CSF=gh} z_ck!)kB_bZX;5dI}NbbI1oA(>IyLl!LRv)7K*t57gQxxQ?z7=#91K{bIByy zl1a2BcSlMi;@6SLk#I zE(om;Z4PyYm=F!?0zqP%XFE*OD;W5X0hjchfXnO=a50`Gb~@H~1Gq6ZX(rJ9gRJlj z3BoS9nkEG{gjS5!;O;0a$eE%fNW4UIM!CspQJ_nfCuCfh)`q<>k+O&4_7L&PXYM%C z`t(>s>ZqPK{PyRV@+US8Suncq^4#rk#jUptdhER%sazf0b&{z-QdFrhn71Pk@(7J5 ziIL$BC(iA76ej;+@lseB#tj!Hb5n(zxH*E5F&eCfV0~zaG0GYh91@zr&Jf2NEmli# zeCQVT7ICI=i*-wIW@rfrh#adGW^LX$$g?k4fyUR ze>?$mJRq>r2AvD+x(UJDZ=u~04GQ*w`oh!^!<`}ow^P-)J5Bx_$M0n@|5`+0D~C8%mm^%Ij` z&wq2<2Y3Ir?U`K3OG|IxxM}en&*tYqVc;0h3-Ign_ibE#?kf7_ef!?}-N8e@!z@M#a#7i$WP9=_($AI0 zDxau%y!Qs_1?Aa_4VBxFV%$DSh1__Ts9eIG zW#roN0Dpi4>2ZcXL?WpZ2dtBirzboQan4B)zd@=CJ(#idXd$f)_wm4aWaNcX2y`>h zY2g@e>pPup>(MzS?e2u7aXZ>Jvh|H~8B7_*r|zx*wi`V;6_*v4vHqHJ)36MmL35>Q zB1(ysd=#*kp+m7B-7V3|qEu;_st8q56jWA-5|?J8RNN@SaaQ_bFL)~9~5_sQl#1FC;KVfpLR%+1Q} zbC%5w25Y1DzwyN6IeVAy{|HbTAjE#fg*nQYg(`ItBG zD!a}R?Z7b^Ui&e$nsnDq?2@e#n!&;RI=+)qZ= zL`Z&*eAzMlca}i&D^vvUIibuQCVW9$NOIb#v;3K~4sqAn23@RyB7}J*E=B|5RZwBSXem3?uElcqa}ht6CxJDok?yY5-?aC6TSoz zz@YEeb69@z2oj^Vd7*WV5w%WeBnpJC%BJh}>I&mTt8iC`2T zNk;--dVB$!6(~vI0M|{sPLit7+H_C$H6dT`tY-mLYGx(u-&Hd!qBJuj-~&XSZW}rS z?<`>`Lo6=IP?hLF;!d$Nm7#*@fbJc3?yl^Wp%UnzD^*mbST1F$dTBT{OqvWP!>Pg) zaWXQUeRb)*m#lqxCQR;`(GB$0KjV1`Aik}32L$DDHx2NYPPbV7osh!4ec zfv=Hp7S9T~3RzZ>F(K$k8qE#5?Mv@VQ?=dX^!^er2q{tWi=sr)5T;z#GAl`xUfLST&^2e zG_#kME@LL0$49#O<8s6aCD>O7z_0W3e{(z)52e3;C4VbZp1c31+a@lCt1y=C@)~y{ z?XZ}lLjApkBU9piToM@P%6kjc*wG36yHwXi@!SpcB;YSOjJgZteHXA?_pbBy&># z+&aUZ6Js)|aZ||A;9Qy>S<=bT^3*meX*y$3roam+UQcN_jnjBq1xiZY)pf|}kG+(N zw6B`vYAW#iI7v3krL;Mb886K+=bOvShfK+o7^I6>9Ijx#OWChYpQ&{Vg^c6)pS${_ z->BoK36-B`MM)A+jv^VRiTwMhZ7gM>m}P`BThg_}TP80gc+;}dEbnJoUPE$DshVF^ zH36kNX-V*-r(=GGxI+~-9ZSb`zmor~p#t0tr(LDhUEn!K zN;FI0Ht8PBb%m20vDpN-nfI8utY(rU8!TugI5CZk>$&aVtnch>5)y?+pJ{0cp|}S9 zVk2t_{bz2!XLTky{(n&WdCh3VH$29-QJdovrgW$YB>`XSI)-A}W0cl)po8kICoH6+ z-F;K1j@q1=KssI=*uvvZnCL>ugi)L82vJGsI<|#RxK}N&I{_{xJg@_Wg6Or8w>q$u z?~Pw^D>VS_cHgP{#k-$pljoUT$F@lcCP5AG>IS^h#DhDmELCHXg5E8@i~L&`&&K9Q zIu~GvLi~x(CItp`1r0{!U)}ve6I1uXE9>en-?1s*@#+gze?$)EspIB5@YdYgclW{B z=MTeW+b`_Le<&EOL;r(3jRF4btwRAF$Q%Pj4st5eNS#FFdTp90CFwL5-KkqZFAcjb zQO1U|)AXM*KNX(Tex`S_om?mXt}g0MFdLzLVnB@;^`Jq%7p#_rTI(8SDnC`8qCElD zN^9kvaF_CX`5o;&<1qc9_`dqFaYC}Ji!}h2sfSdfPy>KRI;jDWB*=Zg24FVF(QXw0 zCz3ha-l9S|FZWr;87J<|7Ygz+}&jFZbA}50s)o? zAwUQrd?x0_NMnk~M+_0OOB%`dCWIurNeEC%ky@%2L@A|yP^1(oQmaT25u^BlR;*Pq z)nf4rMG-$y5e0?)|7PypWVP70Z{PR-f8PJ|u=D(8&Ye4R=FB-~=FXkHyVt3uB*(<* zPCY(9F2>``H$0ZFB##==_tm~hf9abXD-(5-t}Yw>{uqExb*lbiQYJGytj9KTz!0f??w6o z*P>pF6BhUWsq6Y)E8|wiUzc!m^j2qQ?1R1bB)k`WG~sjCnb=bap_Bn(k4lVpru4JL z6vSK;qs1h5i*Ifs#C88XYC=qm5sSGJD~IHS`1m1l(Fr(+F)$epaYo}dI67WFGVatR z14@Za;iFRartp;A{G$6}po{#3-Ml2$fA9ZFgg~Ny2RNAQ_=|$r*Z=Mb0$|q1Sdz$cav!kmJTEyRUan zFYCw8Ub$YDe_{mpi63e{!|(lPh^6@KMr_vE|c zcJuuX9>=oHA8$OH9|eL<8lb-Eek^|~h+#ZEYE*0v%Za{}74kyIrBO3u%UB67armN& zVjEc%uW~d*{gAaeei-$0_EX1oQK#4m-Y?ma#)dgYMCCZ{aQuzgxsSVrde(oiJmqeq=%tL^Lu@8BQ;0NDf0#hYF|lof>0TUkQe(lZV}&B4_8`C%~+g^PKTyjtSo6MNEX^S|WlZfk zq%Lvv*!@zAQkCZ4{sp}1S03_O_S%jZsRS!|_x^r4QI5oZ{~;G=JNo3P+pg%u9G(F5 zP3)Oi#*Ab71@dRN%szh1px)_xb8G3@nOgOkN1GQlu=m$!4t-6>nerb--6ntk@ilwe z)(lN)G$22Qjg!CsP`{B@FT{#`Uzhw1h|Si@p1$cOxl=q#`;7ZU7dhp9ety~Q$@e7l zkL@4F^VjXK$Mfgx&&Bh-_Pz1^9{WA<{C4~8@qD#?bv$2cUmDN9a(tD*8y$@a+~@Em zaKm9F@Pv4W9e1Wq(qc}zwNu>f;>^f%QJ#FGK~esw_-6Z$?W^sYoyAW~$aA}lJS=qb z`}7^_ZfEw1jy%pNPt#U&#*>q*S1FqR*(hJvcT)XXPOQAGlz&U|VeB{l=GpwGXL)Z= z!9XCu0@jE9fc3sWy-}}^uGrBKTbOsCTw3qK^I;=?E8sV&FZ1#tkb9+WB;La)s~;uWq-@g z@3lW}=bt**FC4#d@K(oi2fxBmgPTMLb3g-DhX<$*Gbg%C-Mv%YOE!MJsM{H=UY&`2 zwH<}cF6|!Kg(c^bR?7G!qQ&ap$s6wD^0rvW2btBILBwy>0~X{_56c`0@2h{X(`Ej! z{&>$n?u9qk^Ue2!^;Z+lZ*AuNthG4;SA9n=?efgOfqQbNdYp@e_OKyrE0gcKOL~Yn z|CktmA7k?Py@HL3J)&NX$1nk~t!LxdM{LO5WY!V={_{Gb-|5>$MNb_@-&N=Bo_6T$ z9#+^>$MG-JanKig91(S5|AjiS^zok9a2@qT8>|pRMGp|i5;W6cjCJc#DYh8WnM>1M zLnxo}$4(qe`Ms0I#?V0GGcmXGf%40bUa{&OCUU{faLt~6X5UriKahJ)a@H2=>9L{m zVX_Hw>xku!nY`}Og4FQ?rzb}5%zb=Db^I;v85cCz%G67Cds|^1?WMik{0!kWe76cG zv_9H6ZNBX?+XLcR{XzRY$CRisQP)LxIX^V|8H;;@Yo@!Odv{D(%)_zCv4?wA_j)OA zYJ5%nw%!*dCM4e7XLQntd<}ZMZ?w)?>izpqj$#1kq0w>J1Q;f^yrn@bH+4`yM6q<6JDKo;Qy2G;lvMf zmggoRH2k;1@6U(x;e0qB{!8JB|1073^Wl8>Ul>kZ7=Pi&^Wl6rAI^vK;e0qB&WH2i zd^jJ@hx6gT90KRV`EWj*5C6LY$!{`=FGcKU%Sfl=q|xBeYQz&lhY;r>PN0O4p9YhL z{K3eVbdHL1Lpu@YDcXyYgUP4jG8OMa{xFIO^+()G#gg+V@Y#u2@)@Q0i~=7S=c%|% zo!y0!V^H!C;+V5vBJQQ)!6-9M$uy&E1l8^Y>aXGfDwZ53 zP_`;rpmGXTJVnLR(E0=_R`eB$o~`IoMf()bGQ>G(r2uiPqI)U2Kg#5w6&cG`a=>54 zQ&gF0XfX$zC4Ge|Q>tRw-&}B8jW`x%a=}f~{S`ex#e-Fu0u@hDIn!XdTyT^06)G-O zaargi%2RsCQ+mq-&jQ4~6x|=3^T6|mh^2&iO2Rzwlx1Y!^T1Qmvs8YGqDxgRFXBt- zQgFVMcF_>JLdkrElJ*MZOd~IH{D^xY_NlWzb+%09m#O?+%KE#Y)kBDPA(o$9{xHcm zG0RVbiZ$h#(dtOjoZR%DMQc<}&selAqKu#sgUS zyZAOHpZPaG<80ShG$Ubqz@jG2#wm3x_5&3RO+fx-CD`m51 zD>@!@oIPLB2@&OctNxmFVnlwjs#~n+eyS~#Xa9&Y10(3cs{C9<4_9=PqDLxviKHD7 z@;f5hG9vPga9{2u4`o9mqiHOt67o|G(&^MpO+Xthq863&Jsbr=%eVsh^{PZB&Rk55 z2p%d%ULESUQL8$tL0W^-3lLYMZuB6n{i%B(}vmqT;-+adfJ!{ng3DR zl5VO%$=iX_O_0PxGr_r5wIt7uR5CWhQ|lG~8S0E5Ia1Tgh;saN`&g}5E% zt1am~=tB-ogk)aSY{#+G>msD>${teVeoOzgO4c@&*NnJY<+rHz7AgBkz8>TRl}xf^ zl~t$4I<8QhT2$-vQL0UyleH=pk2cGSjaEOKx}`8{gyjfElxg9ZGJg zk#qOKJeFmv&|16FNVW3NZ)-x$`3;-y|2=e``o;n{u_Po;a=Ts`=A;hVOxfM z_*^{*xBicET^L~_*%PxbZK}QS=#c!)zE&frL-o8_jktg22^HV4dX2J9vlW}YGU;|4 zwW!#mq+QVM%_bjNvJoZznGa>&>B-I-J=Rm=uklQ8Zfb5@)KcU5UURUeIatwF-`tex zxwx^>Q(Rx?Z)^1w*R<9I7t~Z|UL35iX!O*#dMZ3^!HVjd`4z!=p61%`<`T}#HER~v z)U`KO1aoKC1Y2?1GcI%Vcu)HD`l?`aYjbVeu%7(vELCHANjKXP85IO8I_jJ1JTq%+ z>#J%!BR$2^!4$CT4q^+dcCu7J1rR zYdmd!$Y0ys)aGex_Egumwlv~IMN_q>C0LKlDx9f7TG8rhsR_=nZ)>Zm_EauHwHi+& z+H8_6a64V`@eY zpPvPvGe?aa9o5>c+P&IC+FsxRZI5^Z1$nj=g75r>F`wfvF8|d|XJ?LNa4WMu5$3cI>zXW|sg9KWfhBc8EuN8v+zIGYtX&Uasv>$6f zCax{hPJsSg`x^8a?JVe!2AOSSYsFfn&DI9G-L?qyV%uWSKeXKhdX4QDpx4^gg8rrL zm!Q{)Y+_=J7)zQMCnkWNC@ut@rxy^@FVWGiK24tvdWJp=bcuWwu0C785_G9v3fimB z0bQoIfo|8^K`+odKrhsPN?c!|{|xlC`gNeMw{Iq9zr%h9Y4$Dl`#|qG{Z&U|qQ45_|u{xujF4CNCXFBL%PTU1L$2xxp zdaLsu(A%Alf_}`o5A+kxKZAb8`4{5OXPw7DzvuiA`5!qy1AW4I67(0&FF=3kgyx;6 zoTov51>sJy{KWAS(APLt zfc}}|I?&fUeh&IZ=t^qoQ%fft+86;k!-;!nXO=Td_4j?yA2>fyeR%@$lLpqO#-GqH z*^5NPeO!Iemn2sb=w#V1t3T1Sj&+i#2v$^*r)p8KktWpzYv$1me@$hO${Q=%nlSpK ziCs}#;GqPJtPpfyBd0~-UPtMM)M%3TJFbXhhIBksD&D5zXI1>>{CV@|(Mc7bl`+#*>{fB2 ziU(NzKUd6=@`zOZ&KI%^c{c}nqtSaq-9bWHilcbwr8j!ihmt6n`cgkiq5d?02I4Ax z?t16SlXq^mZ=^Bc|6S=Ytcc4nA2wpvTSC{+N?J?nX*1nLJE@cQ;lA##^a>rJ59kDa z&1}qIeOWpi&kEQyR>I0ykgZ|2vQ2Co+rjp*$Jo>C1#or{V=G9$BSEs)IPTBi&%;SMN5{noKjTOH}1-^_lgP>u1+DSVsrzKWLza1oNoj zrH1z!&d!T7kLE3#w|3svd7Wnc#-(ODzrjqK3REda^MK~;<|)nP&27!sH*aj-rE*;@ z>sz+B>}xsL@XSZGX=!*HLbz zwaVLA#|^|{T9k(B=@q8KZrLoKm9rMMoIS%iAIpP$3BR7N1vc=_dx<_x&Tl6jZE1KJ`+Y?X&!9LkuYA?4} z+qc<|IC33#Ii7Sp?>HTm5|tg5A5|N*HtJ;b*ytV3Y0f6+O6NM~M&~x?5hKnhFlHNT zjh9^HigsnWCc9c(x4JgFcDVlPI_Y+}v)yg(HSXQ+r`-qLZ^qbSQe!e=ro!9h?w{Pb z%L^T1pM+MkQ@~fD)tmuQp+h_xh{1WL_8X(rexuwalzW77r%~=yGuQF{Hl)JVUzobHnlG%cg5sxnB4!eDS6~RVy-C{MzkseesX6|@|Ams z0~CM1+BKAWhH}SH?ib1(Gr3nN_w(dFq1@4vdxUa_(4}?=O)dp$Z&2?f?VHJcK)G`!_WB${Eu6Fd~ex9aUmaWRYJg)ZacSWrp5jqkz%C7@Um-`T!mv6-Wa{ zpkx%w2))Qgf}04v2=DTPs~=qbJQ3|dr{D=slWkD~%C17$Rp4F-&V}Gy2+6lW8b4(8 zLqLgL_i0IeOs3@^PHp87Azqs!8= zq*dy=a4CvG?xU!`8ZsV*2983`qmc6`NBj-~rNrVZeyc(SP9E-Fmkj zUi^j~bjzns!=Fw^YJoUxvH`Z(K!dE2qU;Qx8wj5ph&B#E%0rNHAj<+q17nmQbbd>l zhoH?vkbEFVeV!1S0Zq(+RvVO7`y(BIdBKBo7lewSoz;8@@`h3;Pe-|7$R8e>f$MEp z(pcyn(puiX`a5j;Z7IHK(?rncw(BBgSLuH{p#2@-xC0z_K>i)j`pYP_0~+6fQahmW z9as}UuK#hriUX$(w7(PFI$()y;Mf5fI#Bx%q~C_xhak@ea5w}G(zCXKLkDE*0EZ69 z)&c8ngXd#hk?SA4>0F+a`YmsgwGN}!VbnT|TGEP#QTi}SA4cf|u-J2`aTqlY!%EMg z)?uZ){iwAcwf3Xde$?8Jw)Ugue$?ELn)^{>KW2gOxR+zz`JMH`b<)gwXk|avEioY- z9;wrvp$^&x>2f7R>N13aDO3*bxEl>yek=KB9KGJri3xI{d zBJkJwbm(G+>ggU{0e$*$JRiE@s=axTD%#Rem#HC~pALPO08*z{!Jqs}E62!TX(6o3 zE@E3Q6e z!@2197W8`y??B!nTrFd|3=^!8B;SId@jyc zD5*B{D$vzPYmi@yv<{FyS&y^-Z9)+Rj4__oUa1t zNerxgK$W=)Idg#u<=?Wr8mF?qyh-_crA zKVi)`TiTZ;4p?XReEY2GwM|*wA2CBkhsU(iz4QyEcg(S-#;o3;WGqUKLCG<+4fTE2 zT-Z~ikE&r>=_tmGSySqu!}2hDx5gr+56c$SZT+x5d#oMSWfywzt+UY5Ro2mbrM*Us zfPfm6$~IElVf$NG*XC|{!Ws=r9zH8u;@$nVcVF>(W}dm2dFHAsew4aX_|NVVIE_<# zPb8mlk^fmq^4sBI2pWw-u+bO_k3mY zX$QIw_fWC44jbfuH5%=?Bs1N&ueL~6XbM^)GWvAFF>d(GnU(o=L#WfA& zf(shN?L3-NxxrnO#$$L4rSm?#4-MnVJeh{`emsRn@PT{~Ja;f3Oj$gQr_pFWj1Qx1 zK7x;+F+7uJ(pWy0Lw26aFQy5+fEUt5dz>oAG@EULgb>2n#9&j8u34Dz*9B=?`AOYwL zcz`q@19d(^nhi`;=UDKBI?sZqkxl{%fT=(cFq>E_%pNEMDv8>+0Cxd9h_&xV`Y^DM zRkUmh<_2x8OIscZ7T1;st6Sa+wkUiZTo7;sH-f$^P}XXww6fI*d=Oj$T-&lWnBQ_Y zurrunmlezpJlk5*q6Z6G_5=&N%Nz`rA}=3#`6mCm8v~nz<$-O%@|Guq#p?VsNMA$R z)9#W8y1eB$QXs%l&yBJtfvqkO(Yp9j>sVbv*P|99S8=RrVpU z9dd4he7jmH(AkOSkWo}f6%$N3^3S_`vHd%fR8-us$-?PmW`L7^9F6{Rz^{ezWj+2nyfHW?g zA83MqEQ4=IMAB_NG<;|<{3lCcCG>eP*brC)-Q5hR*O$$ zPlO?Ttsxe)Wu# zkAM@>@1f5r(Ax}oUSWN3tQwQj54dIHr(l!EFb=G=<&oB<%Kw#5s&NqZ*;2G8(^M&= znU6F)H$?iZ<%7~6VWSr5bIPZzvETNk)$G4}W?`lqHT^d-~o+41s*YfL3UhSoa&oXQs0?6)VHNk>N`!h`ZhCGeUF)-zQOFLzPlWxzO}qSePfuW zzVFKfm&f_X9M=h280|srK^m()q&-CAw7uG18m~R7JxUX_C$uMMqPAZdrip1ZU(66Qs7VxwB5D@JqL^Ali726fm@Q^gP?U;NY85`=qc%|{ z%BWqGi*i~Z=8C!0Au2^BEfm$Fnih##;itu-K{V2jM3ZQtWg;lr=qF-GpF71z>D;(BpCtr085O8SMkLEJ!V#f{=d z`lVPS*3de!R;;C8iFINf-7FC37ICY%m2MU5#d^9;Y!Dl0z1S!=(yzrPv57W_&0;g% zF1Cm*v{7soTj@7qo7hI1#9iVp`mMNI+)bOscCnrA5Ie*U+9Gy}o%B1gOFT$h#Y18* z-7Ov!kJG*43GpY|DfWv$)BWNv;yKzQ4u}KvkmwR!^ssnQyhwY+-^AbO5%IEknI08~ z#36c2yeeL$$HnX7b=oHmi^KGUcuTxRPl~t2+w>=KR2-$J#4&M<_KWw$`}DNZ=2gFz6D|$hk5h3c*nXb`Gy3p

-|I;_X*@${zNTklP8>3#G*bVN_q`_bEae?67n)d%Z? z=_5T&Pot0ZbUmGp>%;Zo^ogFKXV9m5rk+Wk=~;RfozS!O@$|VqQJ+Ys^<4cz`bwXq ze~-@SWqKLY^m4tN+4Q;kTqg8Ny^`rzHP$h^Ua!|Pr#??_WQHEpTbbJ#<&0vn&U>A^ zSuX?2UzTjx3>)if=!VYv84kn2QjBOLn)NsEVFL`e;bsGkSR4Pm<>15j5IdVNH@}1rZL5UShg|A$Y&QBlZ_%a*(f%O+2uxwQNoIi*~V-(%P2KUS&88@eC!IN%qU~C zjdG)$U1`iU=CV?w(x_x!quQuuKBLy~vpGhC(ZI@$Mx&8kWi%O0Y%VcAkuU98Ki6PA zT2o1^4(sR|tch!yKyO0Y1}p}aSy%zAw6KP#HXZ5Bzy@G5>R|0%vklk|>;gK0$AG7R zXMw*0e+S+G-T^*9ox72K3Vf-~vAUh=JgdXHz2+?1umRCPERcwNtmA7_fK;M}TA&dK z5^Gq9bSZER^`nVYNJY3al27j}q~)}d*3m}XtL~(S=_z`FUZHpBIGtuT=4MGOm5pVE z@_Az4t~sf`&N=D6$L3(>_FeCL&9~ln1k^I$8@@HZcR(%hJ?&fWdmdDy?-}1h-wU8B zeY<>q-?N}feY<_-zNbOW@NM#y__l&7@NM=@_2F*Cm+QO1SLj;{D$94HFVD9QRGM#t zFT=M6RElqjFV%Mgs5oD(FUi+P@(&9AKDVz4RHCogXY-YUGJGZ8(>@<4?wjO2?kgbf z{nD53eaBY_>LcH9?<>A6P)B?j-WPn?pdQ27r+g`(cKhTSoTv`>ly$hD zti%0e9quFRj!=d--J1!F1#;`$-a_v*Z=yHFo9cbqTkXyFHh7D@rQR0r0&lr@3F776 zYY}enuJzvP-H4nm-n$TXcz1(-*t@T8YF$y?Y)Q$d$e@4pke}e66X##R7B*!IUD?8} zY+=9_Ik3ou-4^Kui(F1g`YhNbMcJjl?$doV5O%qXJkGmeogvPzoM&jLGXxtA|9{vL zqkL*pw$3ESKerR+3rA^N>EhC5r7KETmaZwixmG@%;^3e0&p@2yCy9w%kxN`J){9Al z?|I3l&w&RD=O3JZAl-S^d6w+|Rvi}iQM`QK-(U|D<{Up{^}B%tpfB-d@HM{&NCV)r z{%q@bA}|Rku#Tr%D6-1T2Fkj@{B6Xqwh_m?$ghr8Dfufw$AW$`0(+2`2&9;hd2msF zb*fokA>BfzRemgho?e{~6n2;IkqL9ZzX`y+?_aEVNSRd~t6lQrI^bWS%JHkGS$Qk} z4dD9Wzc~W9hWIxteelX<#IIV>4f1a@^D1TA+y4)F-vZRuawXWh#zNv30tE9gCbEoq zgy--GWi%KoJPO@7aPMx`#A-o>e@j5Iaj+b?@tcNfzhPYV9 zMOcSX91rWIC=cN|UY2pZjKi=L!?;{5OSu@z+0(6i#g!g@elIgSwN+DHr~BM_nDNfA=UBUUj!-7p3ywMOW7h6??0v#EI-WosT>lxgo${`-9>AXy zZkuck^s>rU0=^A3pFzzU$0~=6!}c4Tlnq#txCBB;VY?mAy+iC($0nD-_BrMt@3*u< zK4@`r*~V$dHkZQ=Tc30JY`+t6h3qKQ$!5oGEu4y-gj~%A31!;8&Q-9pPAON(&N~x; zvH*F8aoU*zt@@oAoPmAn%;r?aWoHgo!!A4Xxq6_dK+QF0A=k*hfVM4wrvSd@RB`8w z3r;n6f!%Uea0v2BkRR;E+1VYZ!8>80oHgG27MZi&`wZ|#(6P@sinS2sqt0=HLvE=i z6s%o8&?iB!kK`7kGsx9j&N!z*-xlXAHwgK>cgDEoT;Q@TP0pvl=QTMSbS`tlB*!%& zX9r0>3T<;NNzN9|!`3^`fwZm8HEz^$9_Zt&-5qy!%97^1z#&Vf(+;`J>47><=N30> z;ha0%yoH6Dlg5CH@~(c+=nOy|1+hS=Rj$*(1$fFaXE)bvDT4f}rNns^@-k;1*Jq&# zPjSvT`@wpQbCBd1zi8h8e;c(0xdnET9p;`|F1uu0f~Cim#5G#3K`-N=(ImG_{B4Zr z6@;-E=2AiuvIgf1@H$MNw%l-~d7l`!T$$XOrO2fK8+JRUxEIC+u>Y3jrYo1*G0wY= zf%R@-+;SV^#(Bq-k79RRMc|)!>=rC{TqQo4<*rlZOS0Sp$;T`Yz|V)s+?lXEbd~wi zEO%Wr+#MJ>r;T`4Zd9Cj?2j{TV6RPe8;RY zF3wkEje}7b0{o({#F~tGTGL&ZxttKr23 zIctIImUk8VgD=;59BX7P1r8%1RTJRluG?Y!ln=z;>UsdU-;u?2TQ9jDdS@&p zu1DS(>m}zb!50Y*v%`AD(sOnSVnV=IZS8d}`Ha@j3a?Vn>bRzEpmLh^(sWId1s-Iw#Yz|XV&9nENC9z;4-WumLy-3bZoI3_| ze++d7U`#j8Ua}bNXDb=PbC> z!E+kjBcRcO>lT+|o3{o1L$(FSrhnvvM!X8xo^}NMW7g;HA^!x9vHmHG!ad}juq}6V z!#EP$xP@b{ZLQ;~|Gw=-M;}*V+p-1xGhjWBe-1}}|6_=*3H~P*8t`Y(wx0{yb{x%o!Acg>byZ}QIAQrvDX!P?;V;}y!92a@;L zq`n)r4EH6d+332c?1VWsPH55SzNbo;?8M%+WbTWkQY zs;~y-aE-Qnh+PS`Ldyzxatzz=yA7WF1ftL|+vvN4ao=6&T?f{<>R9#Nv#H!;z6X{j z_lWNySYyKX2>7Ucix4>{d`l29AQG}cET_%mQ3NtUUldT-FMDzWx%M8~}rYfokKl`#G0mzvnRqjP?i4wZIve z*Ee8?0P8jAV)mQ?d=SrfdlHP@g#DqXsk5G~w~hK3>_5JjFutum29Gb`_dMqVO>EG^ zLVTF^I0LQrM;;EOS_G-i+m}Ep*1qCN6Jm&Q)N_&B!7D<*32igE07O(+ZK1Er;8#6> z2f?oZ$9}~Hp-vAM2>FloF~Q0DXj_BTYS4Pglf-okxHIU#Z=JxtXKnCY!_ffa>?q(l zz~_c{)4uMx8Q?4mjI+a@o1Dt3^V|~r6WWGx_JXG;aM2oL-40x42W>%Lt9_#*JJ4g# zb=?kJv%mD*1|JxO2$N=i1v{T{+c2zyIe6>>H}Kd6ZsOSy(!#f5eeRg(yozTov0i9) zJmqp6F`hf%GdrMZzb)H!%eTVzyC;0>HZ_dJI$H@ls2p1bc)|w6AC-@?!EVs^66TH@ z`@DOK&`Do7_ouVt>>5OmMw=&`x3HD|tWeHQT6+9S@cd`Ko3?ZARev7I3rK#P%$HUo ze{0CophpBfUT|-EpV;i~Z5*GmXWBd+$X{*?um;FIww$wB?9&dZ{}joUIOkNhZj;Ps z1kY4qO~F1+cC919uLDVH{HJYK*~TWdtq*22%&Cr)v)i_Q+f~1rUAA34yA76n%w?No z9T{Lxu!hfRtLexF4lg=#xE5O_%yg%92;_9)@#3~{?r&iGUAO$rI1c-pZC9a=(b|AV z7UZl4N#>#Vw$QE&xaITmwA%(d3PDrYo%*e|VPhZk4)n8^Y=#b%-)-D-yM44RU>x=t zElsdW=GaC%)PBDusiVSw$u{0m>Azx=b`<)0Y?B=ZuwJmE#@`Ehz5hB}-_ZzBqOYUH zy9p7}&n?@g-G2W7StGWMvyRP9WKV+K`!+<0IhfaJ7N>v6p6QtDl)_5q>`cHr@XnME z@Dss+wE^x9;Qf4O2F5$H37%tV!Z={!zIW#eFb9UO)+kL3^vTQ8?h%_2SDaN`PE z+c_`77YP0o<9;Q`T-vz|URvl+CwL9UaZDEQ&NaM0fjy+MBf+-_>zW((0BlD>=L_o$ zeiDQ|%u}w#IBvhuxdrp+Y3B~?2cF>i77oTJ5-0lv3&-_?pG@IBkA)*E+EjqDQx+~D z!+7T`!IO+zHYx0CiaM49X?ADF8rNdyI$l6jeA=<)Td`m4*x^)N)-HFK-{JNqa}^G& zH@T}EW|kkk5h4=!41S7yfg?6oZ<~eL#DsE3oab)fmLu77FL2wD?z|AV06%F49^$9Sz#~V2=Mn4*LQlBl*_MB*6+N-?&#L4p)p6Xj82PLk zdKz_m-=M|UXX!gbgUgCZO zuSmazxZkcA{%IONI~U?-=dL&`NmnwFq;OY~uJn)=p$Lhel)JL)yOBGyl$k*o}XyK%U;y{BGFfe6#42fMphv+ zqy6Md!z}Wp;bHQnVUElybE9`9sh;+LR1sK7Qc?pkS`zKC*L`K z6Z$AZIq1s>AsT%HWuhkJL&wn{L8?Jl(GO598bJRMna~iVIy8cAqk8l+G>P6v)9Bae zELuW;gT9CU7g|R)w1s|$IwX`NAN^}dx8yRqE$Nf|8vSRK*xq@Iss7UE0W-(ro;_mZlG& zA7Bt*7-eeuHG`UA&8TKvGpPvzHm#Y}%xe}jPc_S$HO&hsw=_F6Ma$?UI*rbx6?88C z_K%D$l4)cbM9CN#L%xwrp^j0<5TZ(`5+tEYsZvBy?@{leeN+XdK{4d_TvAF;=}|0I zOVuJ7WuoeloO+*nA0<*v)HhKQ`8`)M^&RRv=(CiCvH(vT~k`YY+L z@cVwWfSwY~Qt%g%nr76bY1Xu9+BH^YOZSrG((yZ&6s9FGo`t&nbFK? z9&4Uxo@rL0e6HElY}1IA(g}15ok3^QIdncA}N)h791}zeZm}Ymlmmjs7t9 zNbFH`I`-|@w^42EJF)K|W9%1W3y>+cFt!lY#j0Xes6MtdwiJCmRvoKGXJWq^TZz6A z`}No}=>6D+*any{64Vbf30ql-_7k5$no)ppfJuNLQfrnpE1Gr9hUTT_6&<5_NypL2 zbUK|yD>WN*9$i2mr%UN_`V_5${4{`>ZlIg#Ho6^>m3Gs9`VxJG?uGn1JwOiuZ3Jjz z^aSnJENULoQ<{g69svFb@`sw+nmd}intS+LMA`Rb7V@=eT!gh8kdC9jgj9@v3rPjD z{%_D9pjAjEvDLBF=tOL7Y%MB{ZH{e5Cy^v!Gm-qq9F&h@5voZ7NJA3i3n()I6o795 z?CdM5kr|f>BpKHTU_8zEq9)V0MXnXbotj(|Md-&&vYH}O5~1V!m?qQ{+6j1xDJ{$! z({Wo2n3sTK-U41`$|QjA;}Z8H+!KH{Dad`H9ma8gxD{!j0_`XnIDDgekR1&tWz#ErNUIvVFrZQ4qG|^$Z3#HIE zzQ*Gzl!A=dURWor!(|imk@kXaLfK=guDND1*4!|iiI7vQOSG&^lpTaJQzRSKN3dVC zFEoj8vCqnQ9R&Mfn!w|xsVSllp-g&>{(`CS8IvRCQ+g!kW6@6+_t#M@V}b7s_deO&3>y*4I<^nP6#wo8<)jVU2J zy{Qb3JF`bA)8Fmr1|a?}d2%$kbD_ zXu1}*nQYfLNV#OX5!MmcUoqXRS%*3srd#28&bO(JG2N|=Gu^HqW$Fn`L@LY?yDJFczApj4JbequM-!5HDf9-(zH1YfT-9Ex&-e`V?bqL$~O}^I@HMgUEDmq?8$0goISSDkO zc~yuZ#&hQ9#tY_6qusn6ww2IlbUYUPX0P=rie9TUEfPCpC@`(m9yhIv*Qwf4(?)H% z>1FLH)2j$x!a563t24*co;Jr3+-y!JYpwtSp9XU}DVxn%wQXi)ZM!*-=>Hn1wVDes z2!2=VHXkRY-&`tQOKUHg%WJQgPl?x_+FrAcl-Gd=*pZB{cx}%O`9bZF*^KoiI*ynd zYRAmYq}_zMO>D2)DRX=6eY3T8#_X=0Gy7{Fn=jQqF<+^DX6~(BHD9lNZXT%JG!NBo zn@2tp3-?<4gf&GRhhJAl`&TqSfsWU)CXv7G75ANc@E2mDus;yyi7@A7B45JwurFrw z>vP#|Y0L?Yw@`-RO?tj2)<*cUxD@71Qq(+(UjIa~l;|TW!|Q%jOo}L9CvSC>J)`;y zua(j3YIJ#C6z{~PFeXC0J{Gd~ciHbch52Um)FC_%jDb3-vAZt8h|FUIuGXbs2=BuM zegbbSUte8Dcn;%!#QS4m{t0_yzCDTGuud5J>$1c19@Amo;rS=#XB@1{*>msB^ED3F znaI;tjPoN}dP76?NxGo$0y@_$glYec8W7DE>?2KUe)-{NEw`Ut4qk zY2UBx--muj-lM!v-lLqA2Bp80^pZCy*T@@`LGlJ=p1eW%Yw`x=w{mY>8dX8wi!6}$ zBL9QD7x^plUgWRIdy&7z??v`y;`bu^^6-0+eP6)uMfMfq_aghg1W&X#(XHLL2Pz6x zs>)QficwXojH)xLW2z=qtLnUph1>}^rQ%c_f!v54^@v;Nyq)FMb(mOMYXOx2>MKwfyN9ffp)Jm;38U!i$;l6?f}%aZ>lnL%YSb1@&Ha{Rsu zT1t=^HHh?8ASEwB5%d?*yolFb(A+7~`7&sX^}P*x-hy-oYBj0u5*hKEzXRlpLhs3n?3P{}6p%k|aq&hsm!)J-fPAJ=|AR z^-%qy>QU8V)l%7&s+Fqs;+gk?RqIt7RWGYvRXt*2sy3K7Cb`(mB&(O1bSA5;jZp$E zuS}=PQLm|Ym;&Z_@c>hbbCpzu%5+RQbEWw`v3AOU8186pQcmm9;^uD~!Ktg(-mA*O`H;M`bz;#jC()gBfB*suoo_ zRg26RGf}mqUc(&1@JfXUKz$|-IL9$lg!_GFrr4~WW|Bc`4A2`7bIfDRSLlUs6aZwv zz&wF+9k>E8y^IwnYzgKWv-)0;DLn}?GRL9bb7m7H+}0w28xyCM;{GH02GAyGQmj97@jmgtym$@O&0k3ouu8UQVwE4xW+Cr_WtX-?FTG3W$E47B=nW}Z- zr$}2<^-5b0wHmc8Wxb4Fdyb6Zw)TS7jxDM6XanFo$H8-947J_btKc1GZ68yvZ`WJ( zZoOZBNqhwX0tgw-aBz&a~qe*f#1lRZej^B(v_8 z?zVuFRIa-NzEc3@U4VO_KPv9U>AlhSMs*K#4|R`pi@GIMj&23)Q?6UrZRlRUH~rqU z?iJ%_o)r&#`Mi!Q)9GVQ=IP_~$+}j3x;~5a(5}kSD`9p{>GQzXp$~n*m#MOH?FBNQ zplAJYeW~^;*slJ|=hd_Na{Vd2j@j0qu6m_6<5AK#Fvqbb>K8DA)7n|>ymo;xgH|vD zwNC+-wF_F%jJbZ&AGX(Z?F;Reb_Z);c167-*u839M}zG0h_8ncd&PaTS z$B7p$Kma?VYtmlOwQ4JL=XI>kspE7P1@DH4s)M?hLo-v?1JTuu0gq-VcIYVGHQf!} zP4#ru3V8oUaqs(cINItT!#F(FKhZbq+w{+vQ#c-ij2kfa$Fvn?*O@$s&O4wJV#^{p5)V9ZNF-6acxAaz^M9Eo-zLqRZ$$qsKxF zVxJXs5bU?S%cJzz$Mm(A{?Rf-mrq6GAoMTLqD#I`X%RpP00(gKW9;((ODWh_C|@^T zZz#ihzoCq_v0$e+l@aqRx}4ubeu014iSXPhr2!ZoXGHZxzFb-@s$&fCCw|Yz>(Vm- zO(L6#eFKkw>xqbYSb83S1#pV&F8Io2fSwcKxfq_4*LYcOoQRAylPAKluJks*%@BU_ z3P3Nwb%22rB(9$v;%OrQV|?E@CT{I9hJp^!bm;43UPw1_AHw~U6CoWUV&I#6Ejr$Q zT)f&VE=`AIIytpVKY1Tu24GHPtJlRLLD#+3rzm>qE#A%;?f~395wT8{-UE05@Gy$k z@-CD<0$AknrO?=fLEy8(m+Jr<055s{UjwDDLLm6v$r!$jI}x##o=gTvKM@h9PiFC@ zlDA`?NOu9iRwoNW`eGeV9tSAp+m%P!>*Of_9l&V-Ge84CGe8?aJAf6y4dDL-{vlpd zJ}xeQQhyUlVQ#%{?Ri}(j*a5E9$gA!{;IIPMqA_m4VE?^w9hh^Efo@hQa zkJSmg`l(Yye!~^?I`1R_q=_I?R7U}j3vdjeh;Ls4 zP{z~g-vbzcY7rO#&hTRZnIzPDJM@~?_gzkt2f zlRub0{MKdu{vg2UTh;mF`QvZr;2f7cHW|8tnuDYsZX3)W&Y#Yoh8nY?gwJ3|`RFfw z$;l!yTp1w!ICk~QdawBqbOz6y* z{p6S2apafWiR8?f4029P7C9m25IGx0LC%0tlG9&u$%!v{&g|DW-dpiwlw z`!}FNy-0s_@z4ZLN0$znkFFeDKe};rom{`fC4pCmCURqP(=xyhK0Q*Jt@&OkL0gHoCH3H%!ET6)EUCS)urTB4K^1`d zV8y{o!s8nL1updy>L<|mpHhDcl%G;RMHDqgjiG(ipHY7XlKmHuWLq*9jRAdKT?>Pebi^R&|CSEqupUWJx{ss~ zz5JlBfL}V2LB%0Pwc}I$p|@I2o;n~10 zKi`s_b>I%9>cbNXTG4d)65N@|p22mX)^-Kc;?+;^cMmI`Du7c>{RBH|5_14``F0M@jPU z$-jqE$*E^)@tg6R=s^5d{1(a}=bF9ssbZWNpc>#jiE>KvjY&QEErXhmeB}IG?b-LCGzy~a*vR{j}V%lNG(A@5$z!_x47OUky?VJni=xr8kZH>*Vf36C$}ov`KVRtvG1=>H>7=Dsb z_=k-0Ubc{+J7|{d3NrD3A5S|S27MX>DKo7)&6suu@+P=CLujoe58({lWzx<=YD#0t zHO3h}agdm_i##wQjxtCL0fC>uNzCUwDe)aA>Ay8}jdhWqm7fKj+vVV8a*G^$z$adt z&=?s({x6%U4FE$(pE?Msg5<;Daxk2RQ%A%2I3&nZ#!{}NwBsbI8B7@?AY6wyjgoSg z!)TaOh>tZjAw)?r1Kdw(PPv~tnL3H{l>6Ar<=>LG{=OQfJO|iB`ji(bTPZuKRH`gB zDK!mpTxO;!QgaD@EVT%7DzzlF3}}i}I+X#uI@L&06V%L1ZG}|AC)`FB=6F7pC3$A5 z6Y5}YGM*F1^Jz-if_s=EBdsye33&dN`Yptq$@oc#IX{P8`R8C){^#HucyIp$ zl7FA%KmG{*0}1o!?Vf+mwB!PSEZ z8n&+t0QQ0#JAKDv?f8aYZC1OGr${(fAx$@gl4$Z~KTOSl*Ek0Y{+q$1K0V9g^)55RgkL_D}Y`JDFx_;#2To9(>cD(A??H|8|tM% zTWR72;9-Xn*Gb^-ssTKS_2gctHHLbU3KJV4Z%k|v?HfMn^GuSYhG=*J^hPOh0LdbN z=Z}>C%ig&_Sy5bjzfMswuxNz7XORi2a@CRgs+z0V)^YXzoq_j?tF7e z)~wn)YhNa~ulAwZpVj_Keh$^H%nP$-=}%r(?Mgl7_Nu)zFSqu-yxhD~^KwP|GyTcS z%4?R_482_cR$11P$x(mLm)~B=v2RkQdIOT*E5x7EvkRmjv$NZ0mt=R% z?jb+DvoFh`Qi|0HMq&Eoj)+f!SKrSI&N zWEY5Lf!fNNnpKfikv%+nj2x$DRs1*iC;zR;&5^m8EBQHBA~RPaG*==wS0Xo8A~#ne zH&-Gzw>Z)3Bfqj5%pD}ZvP#O8yqP;rekUenQ{-2oHn%kSmCx;`n@iFga|&wB7c9&v zk)N*eQ(BU{F*#!>ALxIQv;N*fd$kqSHd*XX50Nw9Il@m|y{qE;KxMHY& ziqX>?yrHV(yPRxiMHRyLMLM?o(zC%qDo?L7sc^d6E}8joq*t*McC$&j?UC$~!}=<( z(bn!asdU4zk4Sb$w@Qo*aYoOr(kt9PMbVJ_pX$w3U|;1#<%)KeO6;tY@2QSrI9(;d zIy6rxN*#jXNaTkV(`A)QL_W1juI9F%VydueoURn21B&ToU{fRmzzR^?zdh1-FONn) zQA}?_^A^2AMLPxON4k@1pUxmJLq~BjXq@g(jh2f3PmpjQ!L31}=bCUgycY89=r01X zkkqvmRBxZ)tP|QJb3%I|e6yBTb_I(;cE6P}ZdG;Ea^?HjuMs{?jcdg-E7Cm#mxA*m z8R_6z@G$tE%54MX_8BCb;ID(NkhBh;6YK$A7Hy7v34ldf63*a#asMQ64^x{CY)qW%!`*O693(incGMze93~`-?2w^3Y6y z*I;2iHV1(nNssV{H%U?Ju!QwC~`(R-)Z*ajVrcDhc|zjl%barwcx= zl2l=+>(Db5ZAW;4>PLBrg@**6Q+aS>*hu(4SZPn{^YAR;Pjc2=MK=jP3S0<2q8JUq z&bNxuPHG&l@-RYv0L^~zdeoHbjuXdB49Oa(>CgGKOL zY%h%m_+fB|N`j@}CY7WbA^%EIvWor%(+TBv6xfQ=O<{fQueYN-SOy;rzK7;U_)>5X z*g7TIGU!WtT7#WwZ3x%@DJDG%S1H1Gd5N|`YFC|Z;2`8jIrlh{9g0;)!}j9UK5o3= zDxLfGYDVNbT006p7rsPMbjB0&q8YxX7%b(iR!Hh=sojsx zFG2qj9IjleeMe_I z*OZCM9kqzQYR=O9EPH7gcbN%X-4w$n@aw>7XpRYgCz@C4RUkDm=%hU8Cti9im;pWp z?!_Cs1oskGH3P{)L5kVb4_rXhT^t_N>wUOKB=@Lgn~(iL@coLZ<4D#anFaP!4C^B= zK(ZEm9lTo6wM6GP@Vf9-@Tu5bkE9R!3&4qr=0vD>H8+5_DW>Yd7b{Aul`9JgLA;~id945Bfu_d z#};Fm@k-rCU7P6XX8h38TdU#JqP9Ef7P*ITfSyuD>u99y$6O3(xi9tiI4?t#I5 za3{FCYtXI`aE(L_gqNedVo(o(drL7IIX zaKxYe^JTQS&jrQOt!hRa`Q(D0)z(>QtslxR2wZ*=2(4F<9|{Ord%ILPRAa9ty7$`Z ziy@G7A{g-E7FC{YD%u21z*ndQyufd*yg7=i{>rIE6D|0&C|LllAFz#>kc@d{3gZ!& zaPwhR`&#kOk5(6?Hr1(W*lAHxS2d5vnq46Wk7VvjS&-g}+)zF3-{V6JDVr=Me=o~P$gpub|^h*lZ$x?5iJvTFG(5H&(tb4HUl>%CQaNV_bdw`lRo#NqCl)&#AH za(>(`Ox;33JI(n7Kf3VCiS`)rR7TM_VKUZ|CrDr;1JgaRPhQrjcKdv zBv!|Y9?~s8D5r6yt*D@xsac_2t6lRDAJAal53?9D)&0Gu`&_%-@!lm9iXP)+u@ui3 zwE@isQy2LJ+{=1)9I6+p&pKjDdsDW*Zt~ejii$(1E9wosT99njpIum+hL?u5^4GvDS^a&&M{FG(m^VPUb3g1peH8hGeI|aU z-_{AZ#41194VqsIG5l~CoVJeMk2uKj&N*&6LO;Yi=RSF3Aflu{MXf#vsl(Aw=ZsZJ zql_s=5uWofbx?6_ENF5X-&)W4f?g&>qxE>p%FiiHKZ8CRFdvvjBNHtAzEy6CEA+AX zoxwNm3DJt2Q$VCV&v8}Xnm^SGT1S@H3+of-+3hbgx~`M4;2Hx#C0D8Aw5F*G+NEHz zFAo?p#Pse3rT~Q#dH0#b!&)7RC75uT4)V1)L*Bv?{+x#ix*4<+*bD3S&+R8`^1A-G zL1TkzhKBi?XW~5$(MD6!tWaVw3ZgH+j2=*XupZvUBJ=G_;GNX}^8Yz8)Ugf1X(+@ih+$=MJ{gYXnPA9>gn1IZ|t+2`Uek%?DH{grF@ZugR?hx;MsO%+-!vuCg!TH&2bZ2x&;y|n!oc_M33Am}Gw87GV-V)GHkbfHn z^bd355aPU8jsUF_^%TY#L4_`TMy4k9S7P=3ZiM&@6%M$ACi8h$1rZ^i(NW5@+hU|g zL-Vp83>q5ODz_MSF9kE+bTLZlgIA8v>>LngB!Gxnp)V$tu{gbkLU~!)_r@M5e{@cBeujSh`WdbX92

4@+o^W>VaQIc%93|-p(KNG*_h^!tqtqn=-d=u+P zT!V68ks|IYu?)9gDIVL>k0=}KbAavJrrH?-=5b@HUHJo=Ju!NZ;x~PUhyl@wGlLW zL2z5;pGF~e-0znVa7d}ki_51V4%6Fe7`tk|4aGvLp5bdmXWHV6O0013@JGQ!{tt|-zm5}cg_`u^somabd8&t3SK)Vz@I|&+%Ml!~#Luk&v$H&o! zRs7<|=QN7A0$l;$9OMt51u&;GANewYwnFeil&9~z{v@$Rw`FjiZt-V`3H@tAX)6Vp2Ua zccmrQECq9V8)kLO=4cT@W)b0?WoM^Q#_xoyEqVN5+8}} zYjY%>w;0kViZQHV-qOVgcbT&<^vcy2Ocq;vg7`k`4mwZ!+~H)_a0U6pC}h_VCrkWB zZsD?`n2X=7mXE<|zpPXW$o&rHeSh+Hm+@Hh^LEy8pt!(21g$hEWV7G>+hy$TXjAW8 zr^=3xxCU<8Wo$y)L8hZ`mP>fV0EBO3kg>POb8Pex^7btB*vHkO>& zO0~2YT@Tcsf}a?y z1cI~&W8&8#ba%)ct1#A9%+RkUOA|@lPj?pz;?_r%gSF=1HdF%$)Tyi`vxgYZp&A}- zttave`>7g3{V&05fm_8b%lovc2HfGCf|BvZcYdFcz8BpJzN$mTMvohytgb(9XPq|F z*_vaxw*9%;vs-op+L?cC{5VqaCk2TZpeGB-BKM6ejGwTKzcD@1&#s}uar26LvOZBD z2u3?+tyt1W$&abH?WZ9Ku@4$UxV=wyXRm!8Tn<{R@DVul6>cWZ2)%P7tYsDja(m)# zz?=Or1T81d1ykE=>E^v9na#CQ=&-L>TFBB?C!2@;t@FX_+bqT_LJI#;_K~6R%+&_f zDCC15tY5eDXzkP;DuCK7+?EHD*6%q!hoR6t)Y~h+vZ$E=Es?Ky=_;^R=>i6Pk z2YA1`5*P59MLXfSuP{M*2QHN%E&!V{=H@~aGnM!|Aku!5yMR9M;j~}uhtF{xs;%w& zpM|niX6>B%=^Xf;n=)_gyM=3i#@T1QTO_$h;gdZZI0Sw56?caoK#=;~fkA=Ne&`e5 zWZWtIs+BlH2n5b)5o*mqDOd3wz*gba zaD<(c7-#xAdV*l!u4|p1wcO3#pulPqHHvU%)3YZeSwoXgOf9OAbDA_6I$P4^x$E}T-ILrJa@)}y@j2t&2&oWOF`{S@(ZO~oyw^R znK?a|eSUdC;WNxnPh2M0F++|qiC1h7Sz__boXggFn3WJJB4_q>K(j|JQ%*%}lvHxi zxXc}eP1Ku<_n7hn<|uyH82`8C{aL}`q)@3*s8s}J3bgo6l{0NkGgSDTjyO$^-o*fP@KZx{UTE>PBc8-1Q1Kk9o0*#h?-CcB2|c9i23&+ zj?S)m@PHNjHP|Tyz4}_{Gmj=K=i7T*VDpf;DOrpvN-uxrDTqj;3{a;g@uv^b!y(fA zi^=Mi=b(Hb?^*hmG~!r(iN}PpE4wDVelH{^=#2M4RrI=~wQwPFiwTlilCh>O?oH>z z)qpBZeTUPd%6^7T5kzy0utT1L5WW7rgLaK=tD-9@unjJv9l8=B(b{8R!2S9_;xxb0 z{p(k(yk%9g=C|}|(CTEX?^cWQ0_?kRw!b3WQOO{6cxeg+2y|f{;G88+v3=4H-Ek~+ zydM$2w-_4?e>Kmo?ddz=)cA5UNp*zh&p-V` zp0vCK$GsO9v!?=mV|2F~i9@=Lt<2LTj1N%6@f^1ea#nv%Wc?EUrhW}h)OR?|o7ua{ zuSM{U-rMxqIxeKFC~hRn%ZS5QTfrYvq-ips4SkCicD9pB{B!D-@$Ki#o*Wi#O-txy zUA!gl&wJ}19`;|8z=8=AGiOi521R4@i`rWe?WQa2L@~oq{Exs&QXVwjA3H-Hze=KY zR*BA7cnFpP%rc`1C`@aPZO?wSc?V?>KNd>t!Z~2>wo0~n1&OtjU!9A&5cOR!$DG3U z-Ql6Mfq3@AcChSGYVKaGeJ+~psd-YX>DKW)cwKExO>XzKQjE4OcPu%e7)+0tW+ym! z>8v`^&c1)@>%FqZFFR0FjTDJ1#rAw8y~t_ZrY>Nq#+rTPdQ2I8CL7W#;+;$HV$jcZ zB)hNVbzDrhnbBpB9%C`2b{c1#+n4hrkxUVk@}jC%bhWw@$hVNZe+q5ESb}d27$Hh1 zgGFg!OjWTwhWIJ0cNs51j$ki>1vN$dg>NA{%dy$(`j%tyl@(6lXRRA@u}1!92E|+L z&v7l}KTUD+h&b#t?C5lTzO03`y$ShDPG?wk$=`f9CRRNhx+?KAk0ByW?jpxFtScF>7B36Icx@lL zS1A!unT~Fys+2b!q=uWpd(iVBq@yuGC;g!L%)d}d#Oe0LatV7kHFs`IownQY!$<}6Z=v)zdzPH>qMf z4fpCygpOWiRr}lf*!z9F<#NIu=j&HlJmoU4T2b`D&mo(jE50cDNku0go@cB+wfzEl zl0NgTNttoK#5a`J8*0q)4JGh~Y6IO2ULjrVe;xOWdBefK;h5iWkeJQlt0C~S!vpqx zjZBTfb_3ZneqX}=EU!@dO1Goh1IoDmHM0PCRZeJn_)gJt>+J<(foJuNl#y`rI*QEs zRF56oB6H7&jBepmDnC!=^P#$K=0(itmMo90pl))0jOZh|x8QNnM+ySJsn7dYy2**D zh~|?#w#Ws33!nG*g-fDR5b-8^Y$pU zzYUx7rcjxDgCTE|AQ7 zo7|j&$TGnrmy?KAPGExSTx#*Hi;9R=MqmOpx<*l8g7jR>%q_7j0-BuV8}G%LuHfrW3kSavTMYRM*ZIA0S;lI-FVDfQD!$@@P;pK z5@)+ru~o4(eWxN^$b8r_88q35Gc;Ic##-`iK%$M2?xA@+b~+mJ2eu=rQh)jgY&FxI zs)y|CgP<>{MbEW6JjQeQ$(%s)(V3&|kHrU}ICc*0ofP6HYlD<#Q@!d5fv+p^_m>I7 z={&Ahbi&hgYUu~52MH6m8C^%$Mu+v4yT$XDt5s`iUy%$e)T(Do=JTy?;N>*(9MAGE z45Qb423Lw_7Ia7I+Dknu5{o|DY$Mwa5C+t3%33udUm*iJsJRrG>(p4Kv~WKY$r zZ;R*atm+`C5Q7n+LNos2c?C`FnUQO`)<}Jw$#IttCbl1!$gd%QvRhbY(2QU}DORBP zg(vxhcn5q86QY~i;zGt98Q~J1s#FUDD$&Og(+;ON>{4X))O16&v#t1BH{m*u21pPY@;ytV8#(yB&@E88=Zv)oc_%8NkHr@RI~gUsG+UDqrB z+@V2@3mXS_hk8pa24tMnUZYLR$>6r9lU@VAq>B-Et|rDN&Ogh6wW{{jHi;|Wf3w~I zy8H+@f8*a56-rO3>Llaa5dB85!CaiEtFyKBUK}5-sXk)7apPZHvGljxoi|uqT@ZH* z_icX}7c$Y9`+iJ*!}>`5nCm<9GHq8=G0%O3^H}b?dh(kXR3>(V={@DQqunIxUVgYU z>b$InHan@e<<;C;p7nXJ+(B%~fqOykn5seg#Os!wdwIlxeVM_%qMaNyv;$CDq_&wx;Q+Y)pur(@58E;m#*9~|TEt{O<}@ajQGn{MY?js*>}y7&ek z4X_L_3~LTuqD6G&agF47aYno zCG(Dh4CEe<+?d6opRO8N%`G0;QVqQFI7D8$8hcTdHQdk;T}NSrC= zw?=NnSXvkyY&2ztP)f1daRf#*jNjZsoU+1RCE2aT6 z;svx3wBx=TV--WRg`oV9$S3OjJVB%AWcH(i8tPt$`t`-U7RxkbI8uEfO)w| zJu=(GebRBal134-6Sqkfuw7lF5}AF}KIOQ3L8BB|W#?5QP0NrjLk!Q@Rg6WtJyT4W zuHl1>>WVE>LcgvBQ{0}ei5~@e)7(`Y4P@*pNlMQQUaE$PJ4v>?oDGK3YBrg;xz?@> zFL&J9kL>)hrV(g#$IGs{aVLI>hB3sPMv5_3k>($t?AL|tYTsBt%yL`jy@;H2w_;Wv z`)T#7gjD(|EBUhI2|4>9p$o!@g?l$4tML-6`*5VIK@;-`Px!0-@O1g0S_)eV!i+At zGpTLwkWW7srisETS+364P zT{-IkdCEnNoP5H3t4mbuHkFNfX7fsymlgny&f%!R9H+~OBgx;ytj@oQN8Tb1$2@D^ z81E>g_y*kP4Y&8J_A?B#wY@!d9a^HSW*r+&!1F9lp|1Yjdhfc#V`sC|H?m>2!_6j! zGz^`R$2ekdnqSA}K4inl(H0T0K~~Me6csTd=qRmggfnn-Y;=-H_$8!c`mZ{diGJ2u!*x+c=WLV>fs(HTExPCsvE&5sNVw==GRB&h1 zq3oDhm)Je!^BR0(hh5?4_1*?H?s0iHm1PvWaPM}(J@uw(3|W7tvSk%Jhf*a-ZX2>iH+)Su=T1MKnx>?8f`1##x7 zaprzfnY1KhHE##SSo)VtOYuxg`Ak}hu^LjC8cLXSX?Pkkm>P1J8fq995*VzwccWx5 z>GJS2q%baIFfLRu>0}j2y zY5E_6csTIIg~Cq`mTUzY1rj6~(_u9)y~OX)$PwbMDYq2P_{8 zImbUz9Hq(A&r1%xjQBBC2~7IY@(lSgdNe;voQ>|eVKzAD6a_AWEdzJOx!=3Jax?e@ zgj7^IKqIXht?z2y(c<`phWK{|9=(G1i{CX@rM@|IbE{RSOdsu7ah0SlLmNvH5~~mq zzbcT;n-#F0b2>v>Q79Yp7HVXLFYG?ino$gZGo}_rlY8;2|golLKWJs3m+a<$* z9E+)0ZVE%2-gQCY{%vH4tN+6bb2L-q;hv|KJtxEG--UZs9nPcnRUSLE>=9<6W7s1# zXpD7V=-wZ={G`I+w%2%=*f96^LO@|+D%M(Fh>vsAQ)EBh{;Epd(Bj|BCtiCkmai}q z{aqfP-R)^_0JFD#h_N`Y(dbmCI z@f(0!UUZ@1t7sURKL$lCK3DF!tmcHinngcEGi0&d6vv3OtBkasuE(>xnbGxy3D75} z$fTeh7HF7^yzW|!3J?uKo;TTt=h9f};(ZNzm)MP?k4$hyIb&RZy8h-+P5whR{UOHn zV~npffFL1`5o?fCYp9i))YFd7H9d3GdGxaHlD}frfPMD%5mNE!r#HLnHFo{HQZXy# zuGY_2+ke44({9tRe7k3m=6;`xvYFSHxNOg?(H|cyP86VU=q=Umk%XO7+L-9ydy*Oh z5qgdoT|5{9pp_%7iLLbj1izo~UkYDJjw&NGwTZ1P#sss-Lx^XB0R zk?HX9;bGAAMWpIa>k z$B&SVC&Fii?6y2d`iMnoST$N0rgt_Ld+nXUU6$EO$>@eq1W#5lsxfqJ%Oor;XOi3w zR4)i)eo#(_p5lgbP+b~HQ!cC66xWF|Zq}*FO`b?R(|4bK=V38n+9*+e+ka`4oUxl6 z&5%Gb>+Vq@BbMkY!hgEGU$EF_k5EpbyxJh6Hk=$x5JvnthK zX$!2bR({JI?-6V@cxG6r!s?;tYps$eD0ww-(%3$QUP#M1>|u~i^BuhKdxXSF83|~K z3dvMevVi#g-E6e;N0q1|)R}BP3si@>!wF{YLmB>C7~elEx4EAiXa!VMPvc zRJS2kqv@6CO1WdLpoHv5F0j^8j$MGHH~&kd>v6j#t1P;hYTrxEi!Cy)e>CgFD=d!a zxAr9P?h5be*0BA$#2GZ?1PTwHKB8yCfhUidB<|S^`s?m1v&hY&(}A$oOOhczbEo;) z=>v^lK0FZtkcA)nC$n94{!)Qo-4WeMMy>V?shieN>CHu7Wz{rEc+DBs5^=D(AVU#pS6vQ4`m0hPq&bf1! zQ2}Vg%Lz1CycF4F6=*o}&aq_mV~BoB`aSP~pbGedX=C^o!@HCBs`~aY@@{B3`lAWn zgw`3q?dC#AZfW(6p9L=1`cJ`=Kf5r|@di4vn1o>MdveIuor1MS(tKGxo^2)|pw>FI zEJH^NkGx!fw;mIL5J$t}tVa$Mvx~mbfo0H_%?3@6-A03&Pn#rX7%Jwgp%sRF?<8Pf zb42r2zLb!+&PzJ>LO#@Fr>(ct;;M&h{t#dLGsA&|ywzi?C-V6C^bK*IZCy&5Kte%U zL1w0B1QC{J`o4@79qhqUIqpAnU#GsD4VZ%_I}EvUtw&4KRX;9 zRPiX;&fcjTKv^Jud!PI5edN@A1=M>hJXJOtBYqL|kgi{qQ1EjSYvY9PIo^r9KM`3A zX#3tSe13dOzVcPyQ~I~|W@nR%Uy8Qc$plxvY(_1igRooHltO|o=31(kpkT_mqf~DK z+$Msf%waS9_t+I;+!YA-16lJ$N^4-nennF&7g5G@Ar0KI0eYpNp4)u<+dBvgg< z0aN`&jiY*t12;BK4W1VF9V*kcsbgOE6CbhfQz7ia)gc5vX1c`?z6y-ZqIq_|9YSi# zf$0Q&p9DI;sE~(u9WB57z(=Y#NPXt;T?i6Ma$H=K2qi^7AEPhZcuNztJoE^2_L%LE zhNiE5>Incq|NdJW-GXL^ySo6>*Md`B0>v6P>QI9)9C-B|6Mh0u8IBL|@4NU+yLH9W zF9>^-V?Mjg9hSStBMC{sayJ4z^_A54UY7TjIWHP7<8?UO{eYcNG^op&3#*E(PWVL z@Ez`J=<`UoUCP@#%&#EByl(P4!EY*riW?vN{6=)%;SeF*v|icSY9$NY^JWHlI*81l z3f%f~!0|)wcVhCxmAKI-sLe+liW+|!ygs*Bw^n_1nGuW4wvQ#UJq_&_0loIzG#Au} z>4#i13hKtUEeFqf>Z$(XqdCDJ^QDgP7_Q{FCl|j?Nz;vhD0Z0f`gS;^4 z#ZW=p8;Rp21sk7!Ze?>N@D6a&{G&`bR1oCzM_$p_?+8@b4LrOhU{R>M`xCmc{)x(8pE-AaT`?@Dt-7cxNhR5 zQHw7eFYRmqq5I&b1kEQM^eyTEQuv4l@|^m2)yxc&2v<;qARKXW;PGko(IN+W{0&ZE z9j#eokP*VWkAwU)`FE=vPC9To*FA@Aml24FykHj+fNH(PpbiAqd(0Ox;AU|AEwRaE z7VAQ^SDsq?U85;<$N-j=pmE|yItKv*Y}+dm@;*Ax?t-S@PvrZVLXO+*xe`*BA2ADb zWYyV(t$vIjg-^3jg>^*WXH})^;Z13&2PGt-l;Li2#Nj6Hm`Re|o2b#1VeB#nlTp~m z-S!~&O-A^GF+vQJh3S?l9_OXv1-z3yiUq3t-Vx@@iX} z6L{6}#aJ3oX94nZe$;ud>dcAvdigdHekaIq`aCr9v)ne`NP@=zGF_iu)k`OHTKcK^ zW4F1|vroTO%jT6llTRGMcRhdP=od9r+kn!WRxL9(yZ&>(Mq_B(4~qNd?a%r>kteWl|>nsWBp( z<47>t5;pWaY@fd3UBB<<>ZI^9vwe_%HV@&BsbGh_l)PsONkZehlbB11rQ#lMmJ&DZ zOgdKzEfUE!OaFxT2~y7)3OU2$YJNrAv@w%|%pAw&PhJ%S-1qoVlOLVE37i?rX`85} ze>va^c?#vQOk4}Z@fY*0Q3UUrb&yG(Aw*qvs^Km!J72Nvb)8}< zX^VZ#Ib>IhD4bg6UXHaxW#45?04w6yr*H|D#|{k`OftL^p~^9ddcN(+jj zjsSJeN}?*+7IVoeXh*ny`IX+QAkRA<`HHZG)N?0yI5Ycu7dc8j>W38Unrr8j_otb@ ze!Gpz0mSWNY~qWyczxx>%^H^yU!jRU9*3k8p!xCmhP&M&LMO8L7bR4{QTvdZo(q1> zx+++!iV%o1rb^kr7R4DEx8^&(BCHc9>`ASRoVJPn)JcCn+l12-LulXQYTA84E{~SR z{sSmm(QMF$>Y=B}2c27*;f-g&#q`ntWD{u%W7!u;@zN>d&=P?Z-iwLB2!o0DJST(W zD?DDwy1V9EzOw<#b@uOy{-IPC$>ZW8$?uj^9_@o&O0s@2OoBWVtqq}d;^1$xqNVE# zn)<3s-k#I|X=~*F{Bd%|ez`+`3+Uyw8-U(;nYH)a_2Z0qZ=@w|W$iued)Yha)yhK= z&8z71v=fiT7k?&2Huj=#2th#EJ=BCvnzd%W-f%@lo_H&x> zI=&HjbQ}7+zNk^|#!IV81*ON^nk}o2Xi1E$F(HB58UE<{F5vki4-T}4dW;VxR+a*{ zjZ{KKqst@!bwt1M70<)3`!(1O9z=?php@LuSd(HXNM$kmkN@Nj9u7!mn)}e{Etjj^ zxVb(YL1Gqp{hSi0P+CPx!S5pJb~JpV53H)D;}ftyW8zP8aEnPpXBQoP8)~2`VRSbx z{w4B#CU^>P{TNg>p(i+}M6Ns#)afQkUAFUkbxFoj{l@PT)sAEr+h-D`BtSWCbt#Rb z1|*)y(BLE?YPh_)gnR4&;)r*s{NTB!w27TfmGqrf09P}kP*qu6vRo|+u?3>BbfoFG zfU%NCYMe-{lkUn_5$QCU^*H+(_vcHXg$-&3?)DsZ4Bw!xM|JxUt^QoTsiF3hMd92?CYU~#%BBkF&f15GYQy08+=p3#dwjDB+y!`Es*rMGLqm1RGopJtW8we{3)r;^MS&5DE^w z75=3mj>v=Yqc zRhQtk?BDd=k3^>+V*g>H;@^{Js=8i2((okmh^uu;V9_GYV8!r_L3+!Y8&_p6UC>{R zrs&*RbF~$&MCrPEaaHNrs|~TL^;BqDHsge5lUoiDzC9bd{ZlttzC2Epz3Ie39o(&p z-s;#Z~{9zxxsP@Z<3tIw@NIu4kpd`m9Hf(;L?%!pDC9j&e zXPev@{2ZPHYYVi}y{oIGA{}Y|X#vJ={=BALG)7pCP*4QV+~Q0n$sy_@P6uhn_?NrX zD_-KlXk&L#vpU+IF}mlnTP73b*@{!=(ICmqNLMs%T{|>cr*@dfxaOrXm7#}RB1uu(Oh|?aAQEl2lqd|_Auh~aL%P&Aw zUS#D1`P&KVLz^sIq6_@8ITWW;G;mIz%IJo4{L!c-bZ|`X8pYG7vzjiKYJS#w+@!+7 zD`#%{Lh{_Zp2fqPLMPlX1thPx`6tbqmTiVUw#JU%$G@m!g*V#& zNATbDZ(P{9bV#_kxc>oeHa3#K@K2kSm4y3^Hj+e&zlVY(7xgS(*8^L zKjZ$J2QLT5fAQktew&HwZKnTP3m4Bnwf~azjqkrw|K|$W{?7XboNxHQ<=;8~rTe%1 ztBZf||E~Ov_OD!j`~DmL>WTY*E0LS`O|k!5gFI|+Dr95RBhe%IPt)-JZ`1r0iRG^? z-oF1%%kuX54>SDJ{!8EH4{m+-Hc|7YdD^nZE&*XRESL;TNN|E}kMr2GHc5dWcJ z_P@*h@6FG~_Fr24R|o&cl8y7tI{!J6_1}>K0?ZPYHZG=4%n~+VT}%O{#`Y$r%yOo7 z<}Ma*JCcou<-Z%OB&=M#Z|9qk5DMbIr=dssk?#ke`02(M-qj-=wh!|N$;_x9WJ%t2 zV&HrwL3+f8#}w(ONTDE~PnUa7Vu1yRujGhZ3u?wm8d$?{SJkyzwk~n)nbBSZP0#3& z-tw;UQ^OX&w7f39Uf-QBvQD!moI$LMZHruIYqd*Y#6a*wXXx8aQ2ysFIwjUe!1YVvVy)2@~e_mL>a zUs_-|4?C^424R@l-6j|#@!)4_XSjV|?xFdO$+=j~28wU%Ykvm}2i>lQK8!x}qPX^w ztS#1V@aWhVRq)Xtdytx=eXU{nj_(4OTsSwIwq>PO{uX0Jty@!JcR{2u zrLDq0tBPF`?Bif8`@?_D`s6rLEk`&Am-~LU-YlB%H`4XEP(IgV8njk@h8N${F8faM z%)$iDiECAv#h8Nf3O-^@IYfoGQ*(XWBO@-nigW4pWJZy>*;{^NYD_afCH$)0fLoCM zE~Ik%hkdJ1OV>sAK9LEd+}C)ex46bEe(g=WX%%fN#`j7QQ_TBrNU|GBbzyiML7nNP z-{3yUE`;1#F+B*hBITKN*@=;gqEgL3`s?V1hvNZ3U>dIsuyB98K67(f(#p_Wpp%-Z zewg4C{N%Ju`QRO=_8)JQ58#5ZOotlIC%7AbAv^=q`sXRzumX>V)x@h!&1uEuP>+WS z>TSHb#{xSsfgY8Aj!AzFVENX}Yk?QM+k9IS<13Ricjob3(c(wNbFBZ%;|h~f4;jXI z6?HL;ARgFvWy5(fF#I9nP9Y^Iqy1tYT75{=M$x`v=h*Oom22e@uk**=bKr7UwU@OK zD`u2$j$Qc)o7onzRik3mt2+LL%n`p0;^TVvW6$HssM=E)`rV7_MV8}^matOYW!qHL z>r3uqlEmX{Q*2AM)oiJd=ky?U0(PtEwrmoEevL!Nlc)3UaHg8NHc-Gh)cv6bvp^w5 zpvYn)_#Ey&M*?+d1aE`4BO@kuOU`Ak6sLN?;?E)0s6?XIVDXfcof;tPFh$TizTf+a zZZI5UYf*0d=A+1fw8+){9*OXIW3)jm)rA4~9xt*LpAwbtt`ekVnL%!-Xg>JBfiXfkFJdFON(7v?VJihWfcBEQ`uXd zI8~G6g4#5+v|i3^WcrMyGL~ww7B27*?e(k#4s#I=qob+0h8353X%FaA1UVIBB0iR_ z8UNHt%wx0L4Ud+qS|(&h<^9GG)bx1wicuhNg0d_zjOMA zietiEn2LV23>NDt?=be4MAE2%P1+cwuft;%v?eqlgK>=c#Wi#{=6Yfhxz*Z)oESM3 z&jTIA@g?YbZ(i2&L5BXnhE#x}n{}mR8;k*G55~TX$3%Ki{{Gl}=vZBqxn#gK%OANO zX0b5H#mPa2o+0X#>Wr~Kg0E_vRoXFu6By%6wKXNh!T2;ro{6eUeTd#@ZqX`wkBIX; z>a+{!()7K#TZwLJQ#0aAYUSFcV|=xp354hBMt5|A*a0%EvP9-4cVAkVbi8xak$m|_ zb@(DO)0~E_LN+GUK=XlL7`wik@2Fz&u$jWWy~C)b zoIT=Zlfb}FCAlpgA5m$8H53Vqujh!ssHn+TQJv!P1?e-hh4jrXvtWXAe8@)>b z5e6%KcHX^n$D)kxnqlbL-=V$qRxQw;**@JrE{?8tCx8JDq<=t zlcncs<^pL@R(txa{7%V{*f>g=KVDxuxxmK0<;7E}XD$h&)1@s>)tVQCHO0Oy ziuB|xAuH{qVJq$rlah^LwSFmoY>9NW%JUlewQcRiGihUHxmlVoNt&jzfHikza%sgC z!y=7`^2vyxKF_KwIa59XMNcik$hnF`j`HQ~{jHoadJlV98oh*f_rZtZ$TKgqwmW!3;M6*F(-Xl8!K&U~-brdE!n=H`DL?Y+5H*$2tG3pU zxVMHwRv7~5lFh~Wte?Py!y2RqsZKjnsz&pJ-yBjft4IPVao!P`Y7Oyy2Yr}2 za3{muFO5{)2~SdorLWySimaT^97uKpS@vTy(-j`c+(b^_P}K!;nx~Ne zFqh2Qg(Yk*RN|Qi9?BeVDN5 z;zds)$5t{OebKqLozC#PQ#T143uU{vFmr0{d%rBAERbGo#8g5KbI68ciRz}RiKrti zYH$XEH^Ruxqlmu?PuF*B(8eZ=Y(!S}7!i<^NM9{QInHh~9PUHrt4W&;@Hr>Q{dmGc z26S(~eytuX-$aQ?@XV1&jjre8aMnngKVQbSXc>+Y!jY)O66X9Aq3vQ7?R2A;h%AI_ z6oF+f?U;|10Zb?D*$3Jr8pUB1NLML?P=KXLU@?#@utpX=5iAc<$+JiRi-XK)Q*$li zjmoeJq|oERUqD{82f6R1l@(N>(eqfd4@o0h6fTi(9Ay^4ORVl|`y| zWls{&hqPxG=tI?00DKYywaK1`V-d@qbJGgNZv4a|mO0m;eIe_~%DWQ*2}_^1V)@5! z2-3cg^ql5-Xn=x%E#y6mz!u7$G++y9&mr(h0W_QIp$1x&IsZ(nAG0wFY+>k;1-8)i zAOQuKdz^s+^gR{19ugn}ne!SfMd|ZgEJZ0t5l~;Aha5;UZ;rW#94NrhBL)

45<* zG57caucRC+ux_Os>#^LWs}wB)0(wqR*XU?AZqDQuX8kb;){qfVvbtAwXS{9wyq+ zqzwVu(FCIcEdJcR*bQ@_O_EU>mQEgzB%`o%)mcJ22eYqX?UBBlyKU48F{mK%rv z8-y6J{}CWj*@ZzwUk7fB@)GBt^<1%1uKmq_8K#k5weSywMPDiaRQxj~# zI!*=-0U(9#V2+Tdes&#sH$s|9=sE&7LPi(Sv=bncQ-1#o18f9NQRNCc@C?safmi~l zG2|)7XaR9W4-{ZBa5w-ntXHMd5fFl9$}s*3JdRcRjV9~h2N}L}yd+1U1Q$hj-Kxff@uAI4t&_|^8W z)sGO-UIR>s+!e-n#MTA$_@#+Y)SedD09{awsg1%bHBu2>Q2GjX{2jP&;F5JvP^Knp z51r0Cd5@G$Na_k|{26eIe*JS765srN&ko!ib|XHS9|Rt+N%&<4em|Z8aR0ch;PQD~ zA8Y`abkM)lp&eudaI4JA1Gq7kMO*~OT>-Ng$D~c6fqL@FehMzw33}2laN~C1p`uRH z_~!UM3~)rz5gEvdbR15#E@ICId>J-Mxged%Pctii#ST6OEQZxds67921{Y2Lst&IM zs2qxzqi5jBUkC8z6!Apf76w@mD)TER7yc0a zUieT1C>x)`S3-ibrW&IHOMq(uZ=115A4XZQwlu03A+AeTE@^WXWp=5}2@n?KU>HAPnU^&S&-edU{ z!BU*d3c*q+Ifj}cnl|Q549yt(#D|IMiHQ%@yl4@Be%{l2b$>1pLgjg_!3d<%TuJn) z^mG{?q^*$S!%cENvDbb~lT}%k4F0+Lt{_m7rGTkmq~yX(S$Y~wl0@NJ0bBI82&V`e zK63SF5^zx^ng72)ZPTe<=#g9BU+ z#|5seiTlI*VE7;`rB?aE`e6DX`k+3D2DBF*<8F&0J|p_PAq#qvSg)jiK>Op5C<62R zrX^Py`fMs5{2;uJ)d3B3Hx@+pL-HW?K)d7Zw1=sLZ-+NwQY1-uIiFSoiBvfres*HL`bJv&U+N!g~dH8@D4hk(#^b+fdr5B(jG#?rB%FBFh#%h_n_W}DM^R|oOtZLeO)w5hZEV|$t1;9h7S zT-n{|XCDsrGiNMS9X(gPDqmVUooXzu3tw{0ZMbMXY5ATVXSat6bZ;m<5%8WT{8N8| zai?YJSi*^ia!@QOjwFGK<_J`RKKs6(Tj!{9R~^`35}cXa1get2%}XD)nQAYCF2BE;aU7tBJm)Q5v@zr}`VEOux>u-@NQd4g0jU4*Tp# z$@$3Lu$(h9= zMO}lgCIilKPe-e9AjhCG=P?G`5v5MaZGaZ{_mf% zFWZZbkUXZs_fo65EHW~F$l?3S=~k7=ZynI|nDzmE^}p>7GRw*DME*QgE1J$8(w^-6 z9+&9yGmg*Dfgv(dh`pLu<(#%ln7uPQFCuRBO*XIbNKcJq_)>mEoIyAXIZy3WRjf zu5%etSHWswxxgF+xV=NKgDr+D|AaP<&IKFOp|g(n4w(z)>JvFOjCCMM9?2QJdIyOS zw*yBNsuoHa3_~F5`UfNab@&w6osO@sSNjrayQ~PHaH?oboekh z@Fz^RH)k+(Fbe^wO@W;q?~LB9!_@@Hzk~mbG#Q}w4uJ^f1N@f&+|O@tV33TEYy$AB zU;rI&h+yIKawkAa}_M7ZTVgFT~L_g#;BJ@9}sU=1D$hZN`@&=}Ylz#GULFc-K6TM1hU*N)%^ z-vakY;z8_z;_=o4)`P+W(}Um^{|x<1Zry7AaP!z`4UT!Z*Tt2O7dO!ZpJ1!t=uN!tuhqHYc!iaNYsH zfYQKRcuiPMI8B)5z~R8*0J%W908k((04)$LK)>Uz!?Oe2p=g9Oj_`;+k7)zn0Jm4Q zNSsafkZbzleC!|lG*e=XYoyf^>y|88Dj2XF>#p|A77^Nqs9{$G{<>jhT#<{!ws zb4{Vn$G)+xW7RkO*CPFYnW9(xkM=nX{)dQ>a_Ci5n`=G~1)0 z#(6>N`0X`fDL^;RtycJ$){PNVC9}Y~Q2H`d8A7>WWNG5I(mFDL$Ts`n3eBhHg%u79 z@k;@HBhAx{)A7n~r6jj_*dLH;9iGfst+|>Z)x#$`%pV{|~hz5LeT)xw# zq4jX@2>>THr2-*XuXMb?yC(79pw31{fg+FLYN-a=~Z$^RYPPXUdbeJ1i6T z{?m*8YJLL@{ae5MsGW;aa1T9>ZVu!Y#;V~fdy9$G^DBaBU1NScELEOftQ784TJTnp zvJ>(GWjVC%g4)tof?A)@8d6un_DW7GBcMi&Ku$vA6{ex<>SngYn<{VZIKWGO4YURd zS}62Qd6<7XhAsORzTlU|6}J(e5^m)E0U(^WK>tGIP3E~F1*Th2<;%}8ZZ{dLA)Ln@ z5U%tUiCG36n_mO38Qed$_B=u-mmrw|ww*WBLPBe=6K?D841|}GC+3gnA=Bt(F|2&{>UE3AskJ)gR1IC%*HtiYK`>jb+p%*bs1~jirG6%*u6Yc zaaZ8Y1_4hmyX`6c+SbpO!V~E5$u<$}TOY2QN0oAvGSrlBPZ^=H#E`_AM6T~2=xJ4> zCY;6FIQ%S6L%O=Er;^UMoP_B<&}Y~#heS@fgqk8T{>HOP{}CZH*ZO#Zx>C?Bz2h== zxf2@JsU7(dvrvpUEndjlI=0rwe02Izj5d3)gfmT{n|4&l*ueAvr7|-CvFHbeEKg=4 zQc)46EC;z?_qVgFH4KzByd%#(T7s~J=O#??Do;mx z5`c$>ZXrCmOrV9^H7|mljXT+d+@OQ6x%>ubN+IpQ&s^6S{ScBN;V-^@jwXtTj0Y{>OsPWTxp&i5m(vdx;75ky#j}}R zm1Pgt@iLvv2zZN2(uogYrao&13wV7F3w0;D)zD25tW47<+O~_;^Kw4p0LAk;J*al$l9ROT~Yo%m)@GFPfy9g(=Gh@ThErJ z_y@X1PghP!^H35Oo7C$Tgl5gzVro~O}q9#s`8M9%9-b}e4n(`y^zy*lL)7 zSYzipe|C3ifBbU(+N=CQDT9kV^A6^|GA4)!o`Mv9LP@pV9G5gu&Gv>QITOFI*G7?& z>jSs*7S0vIx$7n(dfZMME;s^^qM1AJpQf=cH6FmFi94u z^zF)|;A2HUQ*cDa2(c|B^+0~+1hOdo;_po0A334OF|Ia4cW(|i*YRjxV9_z=Jvwcq zTf&g`PI$`vvf#;*2}w@P7G{_N43mXcx0l_ZJ;ofrtF6AY0~{Z$_+ufiT22^W=4>H& z#>En6Q)4#kWdXJ5Tfjz((>{Sev=Q!#0&d-N1zlW+@Wb2|NHtHH_Lwer!PQURxWJYJ zJ~^FVHNE@tN{XYOxqj%X)=Y8Ms4_hcG?>~HI=kwcyWgUHB`0<+gB(oTh0i^YdA#n; zy0E`^JokSoEQ=LAr+a?cy8eAzA*w!L?4^Qs2Wm9TXi!%TSvAOZn&P-S@w@(`Iij*sIW2 zLehAyYcuBsR=U!7YTqtGr|}oN)K&u18W_CqA8l>Gr>$uXwQuhS*-w;N=HznU%vwG+ zKzaFJ5Ap8dvY?&9XD??k>2*S*^m@h2UwEsL-cl&jCeox&7ZbCOzv;^Y|l8a_4vTWNSkzguN}nc_?Q;YeE! z-ILgofBhoGE%}VTbgmdqD-w%IuK&oCzY@QJ(#=1Gf&-GPhAnkkeZ-hn#CYA9RLn?dO+=Qf z2H0LS0?rPV_+c|E!-_rzMO49pF-zE1i>%jt%fswKDu303$?Jjj(Aim_ijIj&_nBo> ztExxIzA5N>G~k+CXCjqf$MDGL9JqFZZq=&HeGP2IgBJNs=b3#c0Dr0FvVQwSL|rr7 z$n{>akjJFFT7##1@_TEtNt9pML;a_gYV{+~<0)$lPrZK2PXy{b>ou?PIqCN$zGLb> z{(NOSl5yR>7hL_cWT$7&@DCtA@DV{%s8=NA+MFnwJ(N+85Qz)P4;`wuZhw>LE#uTX;s{ zvesG+-N;R5;KS~xScv;c>;3$1yORq7##BHH@iVOL$w;^i2I-HO1Bcsb>vMpWt8U$` zu~7NG3~UbO$>7}ebTxE1PKq^PHLtwGt9+*XwcIt>Osd&_Peivr}W`Wt&herkSSs!yJ)m?@jNZr@kPV~stt znRbISscXEIWho!?ETRF0yQy2AQ53FBF+ zO2GOTlAv#qbK6qSG|-CbC~w(^5~yb^l6H4$gxJ{GqlT<65Fi6#7pG^H(H5CAV)kQV zn8~f-Nh%OCb)LA5x#!Emq(sL#)Ko}=As(7?**fH9b8u6juD~l}HOvZ(?b2#HOk35= zM+oV3hMP;yBDr1113bC)KwMi$&^`~tedhGF#yN>(S$Gk1)7#Sx0vF5d{RG34v+#_4 zeUmgG$>V!2ChQ?Yk`jCS%kX=EQH{@)6FTPa!q~A~Esv4BaEa%|Pl=*+8ke8ycK45G zOv`jb!9Nhl?J*G-|Lir+prLWT46T!>V;NZY+V6E4b9~Q!_0ygR|z_XC*G-)-Lu07Dyy=QVNU;=A*}-> z-|vonvidx1iF#X#(NNE`iC|KuBO%5&-N86cHmbSP ztee3e-yPIF^GUV7#Dz<(*5!GW!0OcGqlwO9SH2NOd1_lD$ehYlVSDWcJ6FiQ9> z4q9_VQ6adxckQLfvNl&IDpJOsy-&O@Tz9FP=-Rb2BjC&mnX7?fE}xQ+$ZnVfM<`-`=E^*yhOnd5RMgYq@0s25@*{9$Eb|6#W*VyQ7f!=)rr$y%=Z3+)XeX ztMaz`88dvh{i*++j@J5FSaf#nVER$?)&26N%W&{Dg-7gYmwc!^PCIv}++cmaw!(V} zCCdqIS3fb+{taf5(d_K&DvgLVRPrnH|04RLcI&;Ki}mvJEF-c8+<%ulHzrE{3_hbo zdm%o{h^e9JziXcw6UBY*-VmjDE;`GI<5;VH_R$mdCw!FY^2d4X^_R0m8PXuzTWc2% zUN?k!!QE&_HW*gXpqY(d7=g_8Q?|dgy0NPb%v1ne+@E|tiV?7zraZ~?0)Iq_gZv=bvE{yY{FHsGhS)CHy?DDnRQiZH8o z0{Mzg)~^Cv39ZKzg*2!eGp@XRJ@ytXa$7lVCY@E8w2G4%H6#q{6hoa6I9EbFvHm-P#d1+(uoz?}O$R?~@gHj=&2aI6WoX+9tUjR7oLudlJss?G_K^8XL0VmJUop#spjwudUo8l-6@ zNg9J~@2`a4m_}>=@T~g~IenWh#pjUd!s1}d!oKNew)R(H27Rqg;lCV{_1xx?vUFDgGqm1d4kk* zXk#Dg0`(?BwbU_AbMIS~_lL|H@kY{z(K4l|TlR9OS6?A72)w)RhD&z0wvIC6+ClZd zB-&=Zbjk}0^s?Npxmi!st=Bj0% zlh8fY-0if_iZ{5#eQR4K7sy{R>H!h;v*oiU=Rf`k?zk6>H%worAUE7CJ~v5yX<PQNtJ3YN>= zBwbF#rNGHrO-5?akgy_%ekDopZb2cR;c38Y1%G#Wi04S-pt?%dFb6ubL-o|Yx)<%%CrOaUsw$Ec6`u6V4z0(2 zB!6)As!?CCOj!}tK^5T6X3SOE(N`IB$|?yY2jRH3)~9$X!8+LALm-3 zK>Ce`_vEVXL>k<5RhKQQk)f;f0MwCc;mTs|tNhNL-kxmha4>C9s53NeFr_=R?2#@r zc*)&mA|`>Fag_X>J){!gvCx5?n*&h^N~N{LvZi{YBr|uOCSt7_y&D z1x^G`h&6}}27g8J75_*kl#;;ias6#>lg7dP`mC+HRJz6C3VCQgK3is#BHa^G;c<7F z(K?40OY#W}n7*Ho>7R%ESx#F4@C#laRzrJ-WlTq%o>%8}F3Q}pT(ew{y|)l!{M{al z=P=qF33lcoH*ua7cUH0W5G4f?pb)Rs;dV}9xFUt1=R;B(U@(nij454pR>?DFY~xxvcoBKx59$HA16d}Vq(yEC**yIuB9z0vThbZSI|_v{ zgQMAeHR%ANmvyJJJ35k(EUfwLv?IePr@>S1RC(BRn4vybnbB;$^ebToUPDRCckd8V z>Ru-DTgTt>QKFRMo@+RVTLkDhi=^#cJ6ds2v-`}wG+P3cDTnAaa|&*)ji^)V3sLIx zEt#>38b*75cz|3Kc_QBNn%e*Ar9SO)oXk296*$Vu^wdd4+lxJJ-2<@;ni1x(LN0>X z!y8s6Jnf5PM!Jhkf$7{3{&^vewT9Que=;X)upcMW@i=~6sT@u$s5!qEAzf&8H z$OX?J{udt68BWh({;TNHK0O-|UF&7u+&IS1&6G6RMzm|&Ahci!<1wG-`cylvR&P~0SS$BWz-W7ZL zfgT332GA{=cpA;!g!bs2_4WoA@TFreC~h)x^yBr#fPJbM%fp{b_qm_K`8$QQUiVHt z#d|hfwcK~}bBj1bxodxV5@dVXJ#+24R-BbCSTDL&$V0OnuOcob$Za7DyVsTUzrMR1Sqiqpaa$BsH>4{qMbniuH=9N|_BWXbnd>PXq^LQty#9p09Q2{4 znN0Jx@fr%Z$2J&ziD^qK1^BGk)I0qc@9I6;?nBe)54s&n^QyR6wzqzE-MT3@bKzU{ zgnI&i@|ED0FwL^&HW{;87Q(^c&g3kb)4R;EX|kf9;HSRApMsu*@s>+pmDFYTc-e(A z+t_jIo@8a0^AK(kMw?b1gfaFt?#gqi#9op1*8iynqsL7Hq0(lRts(}owARmHzyva z=trwGC=4r#3NSCtccxh^Z9Zh}LYL+d)QL2s$zxPlg$+i?$G$q-_tfsL*!Ed0D(0*L zj(?;v-~XWGzR^!VPcSw(03QDysg1rY>}$bmmoeVsNovigmf$=r=WSOR@m&;m7VWRy zRV+7e=b%kM3h%S}r#LWz%(HQ@sY8EA{5FsMT)WIHlmafu-hrKnrIR_^<}+`546hnjEUG#$%d}Yf3%HQ$E+KVl z947ZDyJcwa6Y+9;(nG6dDVD8g$rHm9Kdqk6l9d0_N34lBraQuWLD`>4?dpmV`LbH* zs#GR6^t91tX*^CiDO6Q5y`ISDx<#VLw&({TB=J9Um{DDS@fY^wpDA>lqeT6v8Se8 zdT=IVxnHW>IxqjiE)DIbgJVKiEMfxX zXF+p%Gu_~k_AIH%07Uvff23$i{SDMbp72nlwo$}9kKNb%jH-j^@tetsCXdXZkF z9Gt4P@}{3XPkvv=@lAuJIJMvM zCnYn4`}u^F*@l;TrN8k;%3|>r$@Vdr=U)3XA$NQfdl3wBlO7+nt>YZsOf;OB#U2LS zX<9$WT-($&X63BNWu6>pW0ngSsSO}{rBnKGsCRzIQG!)Lj)*Tkk#MgOImtX(r z^{cz)=57aUuZSmchA@hBKVor4ve&jSIellC?JTUKpa|~YK=HuI2`YYX*w^F72ZOYM z?Sp{eKor|Cr;IE{AL#$(W2_i4S-4Y4fGpTBD}Zf!_#0n0pFIqQi)9E=?NZ~ieGqh= z=@H9E$?&@xGaS=ynbyw{+HSv(N{sGKmqSwx)L-j;F+#CJsOZCRZt0T5kz>2s^JM#M zir=BG1)$C-!x!fh9OhAseu5t-T)KI;^UU+nsok_Cn%^#DkPTtdyvI?npO`K4!M!8f zAytjsAPpYN!TxQ3Z&ebM@g1&)(=&FzO)OToSDPr}?fQJjIe+X}H^^rVnYEMlmieT; z^NQJLZRp1R?pb8*1<_->gBpo~|7_rG!lWbK*+8HSrjQd^u_C`33{3nObQTVij1fS-aN8U}X2^3(3ErJB(LTDHu+xdD{x*xL&2*yWLGf1X9L&-` zdI#!=w7(~?3lJA3{)G!~@T0-!yJXA4N0QxdV(!DTHMEkmAp;rM+PG9eaWjR8GL(4k z_y1vbeIciF&6;*(4*|W;nsQ_g0lr_Jbd>G?iCq!mKpk?(t`?W?g+60iLLs4!uda?a zqoO9GLXIy{Qc`Gw{F)GP$k_aJ$lGy^HlqVV*R;Jw)ljv7Shc9ti)r`Lk!NggQ!?*G zdbBM@f9FG~>y()Q)rwwPbi!qc6tiEjj=qPxPIe0%7-wHr{cS%^&Xgs$YBPFs0?>$S zL!%eO`)v44HB3jWqqSq$OW6V3vr~9|HfijnfRQlbTH`(@KhVdrOlqRyo#-i!J}dsM zI{9?!dj|JzpXylGI>94L_t}YxvTTZ3MJ!-(c>PrO;(_tWWtE$kmZ0!|wzbeX3A&?u z*-WdyRTs1Gq7plYMuXXaS>fEH-S@l3z86&$o7we{Q|m=Yx^392uEN6qy37X; ziIyWbl{1&MJ2H~*-1}5Sp<%6r%$QD{zFjlOB=*1{qFB!JR|x)vHaM)7e_B|4r4lTV z^Ly;;johK)54-nQe(#UZ9WR}8(EpgdS5oA;(Ucx-F>P?cy6Ja(!M*`CiDsnate+y) zxd=1wOie0Z-1%ob^qB4zv*0kNMx3TBuu)QktaXTMy#X126dIIW8%S_#!RVJ(VE-@p@&a5^D%#6P+-xg+Kls3|_S zDm$3YWu>hSg3#_ku@jR7AuDqq;^oJFPu5mkmN5z+$^P$hTE1u(&icn!=Rj@F$c!)3 z@&y1K?!=OGNyrClT9v=8V>t-p&xOI|bvD zN*Y@C-7rMR!Rx3*=n_WsdMMpSe9-}=>()dla~)$wc+p`%WAx}yM>dLz;G+%1G#K74 z1qV*~kS}b+KRVQ!5GIXDTHq?XfM)_Nu=ZWLRS2tLf?}` z4ftE!V>r=AViB{(l;LwuZR-V$+-{0nxND~;IpVtQPLYA|Cx=ftbz~tDXZV5<3oYf# zAJJ?Ks}kqY489WjrQbH~$3xaP;T9 zZ>Er~KT<22(=iF#}eMnApjTW-CMo&un(WZ z)Gs;T;7dm%c13Zo1(#CN^d3=P|m#-$TE@DE?rc?x=5wlr0VnsXT0($o7rhWJbzbBZN z1I#GL z|K$BS6m$HofSASSV3uQT*5K1|c%gAzFERUlc;5}D{eE3HeY?yuBt`5S>Fu3c|f4z1j8wzbVUK&I6ONLG=4fzkT zFd<_w{*P{32f>lNHO`GaHZ(t2?V80J#9473A@sOUm}S8-#==5~aqv*mls&V;9ZwHf zgOHdr92>Z;_Vf$<-2u%FZV&R+0NxGec{uxSjay+Gc#TiP|Ec=C+0{XFF5gkALVG;3 z7%*pfL3iukt3qlEV118uEhcgt4zh?R{xdf+S*wM_V!Yd);<}Clcmbx@V=bkf+l+Yd z0E9?6b7F|c`l2mN`)b*@7XFiMO9!Qgb|an9%_I2Ta{3_qC(ks*ZQ$OL`k?xU!#u(} zZE(*2RaN=umm4I`l3!1_rNdeJj;fjYkHW=ed6=qMe2!K-A-!#jgl3xeJaYhXDAH;d zGMA|d9-v^E+>^@%#oUvT$?KaPln10LkhdQj037G>%&Pa0_K@4L#`l7^U!3iiQM;C! zwdZUv+7GWMh#bDoNRMszF!#sHgGJ_PTnCbO8oll z;ua7)jv^pI;u2Ufj%jr8&Eyjxyf)+0jyT-jo`D z(1RDHj#XhxhBm@L!J}5M!yxah*J1K)sEy02lqhru46?9VbJ@YR9`zR%pt zU2i0Q*)400+yX565*q|+Zjdi7VeSFW-N9kuiZQ>}2K(N;SNfne&&Xet5s-rtNw(zJ z+Uk(WDafcMPFLX?#$_a;xDR;LpCmds_f;pL=CVAUaBI{v?6^waT~mpE(ulD%&8GMN zxlAQ$;htgnXbbY5G5O|N60IZC@tFt-cgOhX19(jU!OmDyM1sQ9-7#sUccMqz$$!(v zLtYw}GMsMxiw9~>m_>j)xCi5mObCm$161|aAV}d%cOIR!oAHdH1+hJNZUe&ucQuIl zjK?Nf<>nJHKC19cd94SX!HD3c<$dLZKSV$_?4TXc8n}g9vwZ&n%HkfunATpgKKK;b zIOwo>!iMXI;y(PR$CHhc;I+#_jr$Ta&t)^FN--d?b8f6)eVBr;a1;Z8;6`s z=FS|xGxg=eYfQdxS6ae9xp}u3Rdso zc(eRF>`Z{R*(BmMUi#X$IW7GJ2LN)Z9L_0vWcwEMeKW~G1)`UxI8=6DAElKs z-<{^N;*Et5-&Qv<<>;+LUpS{o*7-&>*1uxm(TfG*{BOuQk0e#@1fd$V%!i{IJkDEW z)3earyA&wJy}Vu~e*16Fl6*_(QIA!5y)h%wvKUTsP!b>epI|V3 zRuD$W-BPk4g~4j=q0$W^`B$v(h0?FPEB_fDp}~5V?@V~#iYoOCNAiUt&tY$%#)nCJ zk6U0Z;^iy675JVfhU#wk;aRw+J^c0t`-NhYmFk)5KX9)iDH^pe^Y)3pfKuwRFv1US zB95vrN~z6x!e{PXMb+vM884d8i1S6-7Dd3_r=`nVk72#k-mGekQ}^-|l{txT|JGe~ zpCNB|2zcPl!aEm&z!Sa8`zCfS?7Y9zNcBfzSazie|IKdMH!*NwXZ@WOy7vJs#Wy>rZ~N@hs!0LIVZ_bGud)qzsb2^s z@txammR{q&ub6O;`PVH{=UJvZrD>6XuH5<&ZD~n!6QZ|wV8hNQ>193;sfFVf(^$%R zS)zr0bdn?$`N-!l9~L{$+hI?7^K1EBQs|!~59nk?Rqi7vm6H4lE^&);|9@DU3{-=i znL;gtwfB;|kAu`f&BU;49B?jF+A<%qH~rHO%pT3dKKlV5xzV71&RDSife4215~u&W za1z~8!)jWS0IiU4=qH0~G(d+U4=7EKCB({0@NuIpv0_U9ULr!py^EVGnoG~%u zMwafmojv9f8Bv&aSmLG*q-4oU4 zrl`*<^t~9iJ&xYjJdXB0&%TE1$G^$}?EI(c>hIA9#nptm5YYNrynvgm=U&fequBU-N{& zizDqLXXkN#7bDzf0FGB7V*C^OxMc~Nq`T|c5c|6Lh_L25uN>gz14uV$n}}(%RT>KTa-&IV7V~A9jFVXhtDQk>RajedZq|T zm3wg*(p;$j4WC;|ALMlj7|O%4u_0Ds*xu*>6X{Rv)Ol&uE&*U;Rtki3`Un|VA=Gsh zm^e5OypBQ`3WPKIfPc{{!HHuy|7Q@tXP}le4=IVpPJUa!A+9DJF@&u0Uz+E90sXK- znCp%(aqu2w9a}IINN0Qz{bE9xn~vCV!5(BiTkj~4&i{KW?`*?}2&tRT1F_wGYtt%= zu@`LbP=UB-{Ws3mVqTgZlzN3{?(ybwIu9`Z#PMl`2CM%AF~P3egKLh}=!C-#D!o$p zgz9=~j(>~pCZfJxHkL3)_Gpl?9{QFE5#j&TQVW*jZu%eK`({Fv90SYGrhgY|VRGh8 z{{m>kHWOmye)E%L>RWb%3h0$|!;&LK-~14mE|*yOcj%M5x=zoiXv+MbibLgMOxJ&c zBDxWPZ+OHZWumeshfXJ#DylfL>sWY=w-Ye?kgDC-TvK|4nA&ANPVNFJkcf4x}IGJ=Do;J=lk#$1w)^idKjWKo;Sc;N+n zc)j`buZsr$JBxenR_8)Aw1uQnt>tUFtr{ScZL!qS-mr1bwx*z}a(6v{?3 zu>bo15G>S$DV0Jyp4U_jCB0CUp{`H*OhwOc`bFAXYXw8guJq|Se|-CZ2!2&#DN5|amfqffn0A~uKo zd$$lM@-HJ%b!JcTARj@uFOHF3tW(US%N{YcgjeoHH6Jd}~z ztZB!PaSYEkITy|SaScxcEb#|B*0yLRyDIbT8JMZ=^!-$O0P7t@DE7g8z$=1xMcj{h zpc?s?WY85JwYq6sX)UgG2(5N8vZtP70Pdv610@w>GUE=h`Rn9F>Gz806nwi%wUwKJ z;8Uak{;ns|STys2R^&9?uiiYsxD`)=t_!U8a<@v{BZ;57%*Gx%qeomOv4E>M%v@jDASu6UYd^K*_nL;(; z{{oJBKffmZlKzNM#FaFu{LA37?(|z}Ipq+RGQ%fKzi{y-HZixc zI-aVjXN_2zv1^8?<-+-$+9+L?cT2&tzb@%ldRt{F!AT>~pXe!bg^NpOFACesr9)a^ zX|Uqz+m|_Q^P#bw%poRzrSrjd(igwT5)os?`)Kt|=i9H(AVZ-@%KqD4wswao4WLzZ z5P=eBiZo|R-HJqPDIpmgaBQ1jHJy{(`VCXFGZ!>`831Tay>3diNBW%@Wt{Qg9rh4N#k2t3F_B zs}Hbn3{-#4c_*m&jht>E8rMvkKV3ypBPkKzVjzmste2RBN?N*SAcBZkMUl2=AcQF0 z0d7xmeVJH~6Y$IsFYkYR>BHFG7`*nxSnY@IS%abXb;LMB-qaJI(~)V9erx6A7Noz6Pq(c;mcRUoCX$iBTLU z_8O#-wcn?1SGnJC_HTl_8P_N7e>xiRZ}y>S1t(N%M*hYqS?ZWCmE1tYOQB~X_D(MO z7CMPT!;{y8m^9yUTPk@%J8dWaij?Sf**-&>U%dHVxYp+Rk1sgx&@s?Mi3i@$7J4aMSrB~w|0)vQ}# zR?BrrKM%lke;6MSe(xjk4!dHZeJ=XoZsB=U+ah~dr(JaQNN{awb!_!vVeG;a(D{8T zT47+6Aad78tcmvF_m-hDs8=fzP6K?S+3#LoO{=Gh8!9@Z7Q)Z{@jH9R-8*!`eA;lq zu57zBf3HVpnoT$cfZm&$LLC;r^J=_ZlSfP=4Qka{1(T?a{0A_?PJ54W>I3nGD~Tk-g)b zh>UR;qsMV$DN<}St{-JosppG`KQ<+5E-rODW6el|bz=FVSt(C?V=kS+Y6@RBCuKif zmlCdp0A`=IvB_p)ti_h<#@FV}<(^{SXZfbZ(ObY+ds?<_xL#@#p8%I5aabtL<`J}} zTU_6buL9NkB%#%9V8v~~zWgaZIdETW}5Hho$4()Al&)*m$O+@q>uv#R+c>F@`quC zk>~f1To35a``|r&-F0xN2x}LpqW$zyVQy{mG*{mn$=|V@0Hjh}?!_b(yr=2G6PJ97 z|IX{;bkOaDe__TrKifN&Nnqkscz z1q*n=elq6ptUJ=PwUJ>NK<`*jfBx_l;8&kCwuX(uvv}@4zmU4PFg9QBe6rZMvrO)G zEa!Ht(_FJ^_gJgnG{9n0btGbMp%0*g)SKGXnyyxv@+{KaEYM)Mb%I)68e3i%TVBjp z4Igt+EzWLfCfXx3m8!PgIc6vSfNQ2XO}d;bgyS@Kz;nyq!c2t1sl$4#AZ=Z<3XAOy z<}%y()|}UP+YYFD#Blr-x&!JhnA6TCw4aUO1!}daw2W4_=#Pv>F7TgkyUvagpaDP# zwc6m+WJ5-4iUpw6bu-n;O*bdU{A+wAJ|^~d2DO5v5OuBnMU4IJszr0F{*G^*DFFY| zR#HbaJB(qetDS;-r`Mb|4Qf2P3|*{*8>vf~N&|qg`AnsGx!SuY8$XdurN#j|{<{zT z_PX0iWQMjI#g!Ms#E(vh?OC0Ky0?oYZ4F_ScXh z?0KYx)aeZ1nmPXW;7FS}U~Q8$^R5qZqDhR)4m*bQb^z(_b1J*&YDLy!g`3S>a4j%sEzxA1 zoB>&Ss+7Hp!k4UWq1RxHnu#*>4 zQBaB6exz)Dfr=Q{5J(zBV~;t$=!={m8=2oLd!sF|p z6$9X3DQ&5iMJn&Yj)I$KqW#GI;<}`*Is98^*49FwxwN6yQV^u0HQiM}Fl%E0aht8H`Vq=qUq(M$ z!#ttlwU}R=?4?s#eC4%hh6&=f&R!L`(kN~eXgwL%&0amcY>=>b-8IPs&;OVse@%1T z_dQ#4=8imDU!5CrueJP}D=)*!8-Z5BqwXu~keSV$>#ClT)P1mOoPx>11=T6)+eR%) zA>F8^k4moB)5_(-FX0E&y@ugT5WQMKg;TE7(Wv^B)kz_Z%a(eGcII^|usxV$bgIr4 z;1TBt7?BJ?&EN{2@tMWcc)tA|PV+Tp|3 zw#c4TE{1p%R-zdM=?meDCWuf4Ph2U)w7Si}_PL>Y1A(WdGmLlsEDZek@cY4m?7Z#X zJ75oK5fn^T?EP#!7sc(K&fc#gdhJ^EGgu*Wp$@!9n&mdzSXG*>e{yVTAtOk-c(sxb z#q@RGcdzy1J#w#o<~g#jZCkvW%8!Fgd@5&UyB8(C(}jX+_%DQXl?3HfxK-~{sd%r; zc4P}FH696t{Xrtqk0}O(`>ufogpbYf#Y9$!9u-99i2MZ9eJ*3qradJL<`X9_9d`Au zL%$7(Dh}`F$mK2{%O~53gkx4ph40GLOVtUPEMDXQR;LeCpV>LLA=55E{gGzUky)2o z?iCM%$wOwHOjCTIRpSo8;Wu%X9Ssn&=^{vFFSA{4S$^JXrnw#CSkGR;)AzcSDFsni zF_^iyG37;Kdq8(br&RC3KHfBd2QloR?>WJ-vSFycXy36(+n(zvrpTV!ErP1K8(6k# zvP-Jn6587fb!bRCk*-}C7-D8xHc26cI2CH!aSg`+z!OZo85`2Vw(Q+8fX0bqo{Sag z+9gZP6KvO;0l${;@DpTKshyg23Rx@nq&(?Wm)Q*))BlIIw*ZRk>E48skYEWA+&#Fv zLvWYDo!}PSJ-E9&48h$Uf(LhZw}HV1mv7$RyYKFQt9G~c`>MXGr_X)*^u1j*(=|P( zPv1U={f|~f$g+5D|BW=gitBKa9;>Owq+3uW`=~mvZ)(&c?QG+SvmUD+c4wDtlXc;= z+cYMNe3z{2X~KG&Ni$=c7xsFmtl4S8a@$dirkQo2fKhspY|(LoUK^0M)tgI}D52e$ zr@iEq^N6DtQHqfj z4ODQx#LN4!>p-(tU`3SPpRHhBH>9&hRQ?g9yGX)xmmyr%A=G+aj2EAu6@fI=oW{<{ ze|DJ_S#MC{VwjWr%rV=WBc#mApei?3B&3YNfFb@_d|E`lLCkXDS$}dB(jptX3Te`@ z10S7bA8ER6a@gT7w72c1m_RUYMv{N4->g= zy5B83kMCdAbhi0pyDK+nC)vGxKA?%WsIw`wZE-gXRFrZT5^() zn-whoWY3H?tDpYKnK3R=pKig4K5mx3OwXPfY*s%-0O6WY8*CZD(ZDrsXE}(f?ZLs1 zs`Xc9@YD;uWLHYAR5dNHtpL(T5-t6pM;e62g>1r;40K?}8KO1TH2s1!IQ8QTQsJAp z$Il%;Xau9Vqlk;|H$Knr7K0>#4%<~0{8d9A*M2n`S~Vb_){e8a_hnBLfd&LYC~hg) zUr$C9`lY#XiTgt@481=VZ>eU5#O^qIe=*|O#e1}_sB3${t^h+ocU@|qtZ8+S`KbPYwL2lycCRS`F?2)=?Pk|dKiId> zJ-`!*S6&ZjelV7IB@g1GL;ixIdV{P&R{}z$Z4Vf!Itmqaz{%*-!?ej+4yfF&nhWQK zA@7ALjlW0rjbho3pKD|Wm-30|l`+!Gl)BFZ_5yD%xk>pm1yPH)3nqlZBm3rVC|c;( z(sKfEEnHt27ye`v>hzKyt2eYS9($X&)YtLPsZqv>eNxWDpraWWp*2y8rnj?rxoRL4Iemd=*bSdxWoJWakrO#gFljM za%a5W{kmeWx_4)fp#`&f+jY&K&jI^(TlR_QF^q&@%W<>wZR)NQ^N0`gu_ z{zKB7>#vg@VTWsfoNT3V?MB=^rYc5=u@5QR=;p-Tc8S&^pX`Oqb{xif(cRJf2Knwk zTh-#oDuqIAdl*N}5dMXb;(?%lqq*Shs2>?5hV2^Ky3?=gU{uA;qLG!BxrT9)z+f?8 z)*$SX5H%fBdGv>~L^C0qx@$4|>%oehV(~ygLuYQ&;_R*GilAaH@rHt5-=&ByC|%ZG zD=qUi|9ToH@bm&*H#XCr4bP1FG2ofY5T|(!$xq(%lOMfDl@bJD&V}%EdL8^ zyw1*U%o_67+q0`OQJ!pVmqQCooRw7lF=k4{FeAD*^rC-WQc*g*gO&6tsJ9o#nH(Cr zzP$AI{z6PVF%)`z2^}N3A)!M;_aL`4-&nKTMZ& zYXLf!-p(dB9~MF!)Sa_13C+d9jllYfBYHaC(TIsUU_Ee$NeYaNUUBlVoVTY;p{5Ld zgy_rYNYOUwGakw=Du2Z07R%TlI~Md^_ctgWgXQp~1uZeSKk9#71H`!u38h4$?UC%|0}jghSKYli@7+ zf&gr_ZzlzU;jm?H>1Ey?NzxTa^=PLS@sMeRaHJUg$Zn*)7M_!A0z$$hfS;*-)C2=oJJMLNay>Yc_xp=9Q-)+i3279=%s6ygP6A2UtBn!HXM*hwX`4FKF zMiTE1#9r6v-UGe~)T7t;^m#w*@=W*$|* zH!qH^pQZdQDc(7wVT?w(%P8mYVmKsOKz>#PjkD!#d;8q32_tBJxMuw?jMX`r6*h~h z9pjwkfSq&SmW9!0^Z?Z(f`(fA|NKTVLi2@?hfsf5Q|QnwYY#7syyu1;G9roTyK8Xy z)D?>`VfUxMrlO3VepDBuYFIZ4!BEVM43rt=lUQrVdMiKJHN3=?zG}~R{wJGxV{E+z z?rukLEtV!N0`7tYI=XU0)rP*Tv0H#=*jPh}xpL2cPqE?5&GQFMkHt0JBqzVcwWYFry=KBf142)4YKhXRJgzp&8jpgAj&oC{Si`UbCQp$UWi1FS31GUn- zPl$Qn-(yh!`taYB!h3w0dwgkV7KIn}d$^j}XKl7S7c?C9SH|4%|Y7Ohe;e4zjsZ3T5A2-9&E zAnAN9Ak>-mw=sZ-)Dvxk;<_I5^T0{RvD931uei9_%wL8RJnsASgS}sQw2`k!B{-QS=$mG^ceI z5?JGZfw)@i}RE>YAnuu_+k`hHj85$z%{ZxbtsX7gYD&nW~XPNZp5kyY48fgh)+5&Sm zq~HkKL(=|IcvEUgvXPM+ElhD?aexv4Llxswx)9y9xf<4|WN}iLAakK##(I1c4)blK(qs9M~yhiu$ML zIB=p_3~@MEqB2?{poqXJ%NbWeNVMxa8`~?v3M35I_1(w%VIH@c7(q~`G35^;><+e?z zv!d|G)J6M`4Ln{`W~vbfRTU)!P|K-|AYv6cVWoMss!AbN@>a zk(xHBD!t?TYMhYmdk2fcDMt+L7?Dvmg{uj|DxvdbEknb7bU~qTLQ(@v zaUYr%-Q-#|LV^PgLNrrW0~Bkv%|BcY0Pfs6KA~%yTtBoGR$~?-KNZhJpDt7`Nv#Mb z*-KNJF8YDg!uvW5gOr_7W$*v5$~R(6gIh4hCh7FqcA{yj_+hdhkxwV6eOhtkmEzHR z`3|UF*3222Jq?&XTdx*Z3@)5LH7s2an!mQLF}HXzsm!f_D5fHP=G$L@cml>tM;N~Z zLL8g)2fty3dwdm>+$Rs1tWC6X@jf9 zlfwrLC4e#Vv=99=7oB3F?t<~x3s+OrbX7o=Ttq*k)m;7uhE}KA;$nACZzD^$=3-*V z4fg)Dd51$b7ZLqS)2^f@pD^d!FVM@t)wRi$p`qqOEKuwr(fP`H+hAn#i^`~mBr)A4 zDfwNvCxsxIZ>A=Wsp)YnP7fGzQ{>4WuUWRBi}gw(t6|Z(8s^9fxzCZyJ}Q+)muO;{ zhVDXE*&*wUyzKp2Owp1VJ8dj6Y@vMogrT)^^f zXiM`;zXMLt?&W+<8R&yIlEDxc^LwrzWR!-iz7e_G|LNZ?B-zw$+jcF`%YpcOD5<9I zIf=RY+4)P)r|s4&gAkF2Y7zfb0}Hj4`(;5v&Pkbu%i8LTTA%Rj^-MH9*Z!(F1x(mq zhK2{Vb#@oz`S*Ipm<4&)L4a}#R<7Sp#Q5s}WZ}BQP6n$DA6|aI`az1dE#487dWrbY z3Q@MN!{lFUjeSjjes$n433fxZG>uv={#=<~Z$-4d0jhRGfe!Qvy`}dS7IHpomkTwt zE<#1TToZG4KAbs8m%pQ^O!-S&tH%3g(_+mpJ5HH?yvGVSqiHIB1zq#qM^66hUs5v$ z)6leRYeV9v1YDCLA8##;o}t>~yPIBrZuroU+w-adEs zx#C<$5aKm$EJ``8B64&xu`B-obOAANXcwHEyy^6Y=uO=1>{E7%vL!6nr?P~vt}bq< zHZL4=tC8%ZHcu=WG&puALdr%!enGAqJYBQNcI!3hJGlhLeG)M4Hn;6NYk_eK=uB^S zKsg`qX(3i&#{8!z(X<$YJ{-3H*p+D-FN*m}FaKqoi9?)I-t~_OZv?fGi|=uLWAGi& zZ3meyWS%=~2SBagb!(8;0Z3qg6V@&6CX-JNRt&%Qs`SFz^GaHpq1vMz#I7|5O=dzLZ*?Nm+x?{b;285kD8<-o(<5zV{4gCp6 z)DLx9uTCm6zb#MlEKiaw ztr9G)!l2NMo+{!Dn}2U}@~i1aIzLXZ^~Nj9roj&|ihTt7V5658{F&X}|26t}GwuIY z=-U)%tRBs$N!XMV6r4#53h6)3H+-GVWa(U1pC9sVqn0aVDV|9}VmB3a69i0qpB)e0f;?Oj15b{DSl{iH=hHpQ(Ty( z+oqY^R5@|V@#-s$_%!{#s`Kop^raik+vesB13nhg!=0aEszC7yVeZ^%>V6+n-F7Ek z@kokZm9Kh}E{RT4if@6t(`7ZF%`>Q8F}X_xbhx~`r1Y%w5g&-+vC}t^A|@JD6YC|3 zXML%$$%xn(K0W>8wmXAAQ=iUlpTQjLu5AlMSk10<JXhbl$>nZmKDGdh+Fp2`G z{|5yq04Nes0DdR{FBE_s3eC$)B;HArieh<`k?0Nuoz}B8Wp$8{a&u<1PXmvKzg{H2 zX~UpCI)t%2GKQf%R)K{rH9d5ag7J2aVwxg+RHmE7P1;Dzy%4(7A8y^3(f=}y8%{Gl z1VPt1-lb0G8D=Y(O$aPd8C#&3j^E%`7An>mpPrufTu}yf&#A~yZgP0AUE0_goIH#Y zcAs)*gw6*ivpeGZbhPgYjTXq*Q2qZi5sa6WQrnLb{ArT9+@*1b5 zEk%nVux;(*Wp`)}r?O}J6s4&&TS&W7FrcgZU@zYb+H*j!E%v z*-D1b*?{iu)9Y2Eg?${$p9M6R6#0QJXM?EMEuuG_eL8kW&D!1Vud}}8koKbcX03(= zoo-C+wfq5223M$rr32jjF@#T~7)nNJ;BeJSTV z6&_C2dbOO7BLDI&W}1V0^g(^T)7v7+qvG31{mtT$vIXF8jBd|WyHbsl^PpBv{*;y+ zgEeBG03q+0sKsLkdrO;?kmJG)N5fWuMaks);vq=|Su4Kf=&ytZ(|nI2k4Cxyqrlx+ z6=s<6iOm7L8n*Rw?c!a9CQQG#+H6zkb`sa90_*uYJ>PK46TTaZkt&|upe7fkx)@wa zhiyKWK4g&B?&j{_f{NdVB$F$N-_CMr^jvR4SHqJ|9R3u(WyMTe~tm{1Ja2|{^Nz!eED2?H~?z#&#)OMkKo?gf%Z8l` zN~bxrSLL#Sr&>Fvr`tL^yUC--O`7V35v$51>-}$>L?y|LmCn|M_p;Z?+V0KwcVSD- zsXkuI|3z>;Dmjba>>oYdzaJDAE%?VXB+9ND+j(;@%u?R_#el?2Ep7jEf5p)F&8(Rx zs*q1&u5azV#wxmENPE;VA+FJs*TP>NacfQhy17K)!_n5>GHI?iH(rMK$5;tbI^?J> z-D%L$LCYtdg8Wi+2UrO)1BK}R*b8HfvvQO938HQq@MY%Jj5elu4aHA-AAFY3bvCb@ zlhtcg1J|J({>mF9FTE+@oRlMFgpHi=)iEqR3YP9as_gBjxK1}Ne0}tW7|mwsWOoP4~7dou3D?#hMHQ9 zotvm7UD-Alr<78(3-E~P;!Sr7Gp(1+DWo(~xbmIPp9MM;imC1R*@`YV0fb{0o&h@jiEof3N&MeKW;&Z;`n!(i} z&-Uq6K6Ee85)krqf9XrKC{GnslgnV;;99YO*Vx3Sh3QxbP}4d5>6|Cisy6zx%-)_R zF4~IaR%@&VX(Id{X>5XXcQCxUyvB`exW!;XBFe z@g$^`J5yiiatZRQBO1IH(uKRc>E?a|j=f!V;P3h|Zx-^so%2h=eR~p98x~!1vq+M@ zU0m7T;0Z9h|1~Mu=9c6&)WS9O;Bb!Q2zGxUNe7jO_N@!7Tyk3{$lp2?g-G4b`uPbE zR23WPNVfSVoxJrSIzE?_FOGbjwsFtNmn%sp0p)(Rq@@6sW}5)E{`=fgepA zYU7&fyxU;p+7RRp0z*u%^Htw7NXQ9wT^Bi;D7>c?$r~$<+K`&kh4+5u=^{Ld+Pn}#VUKNb7 zo-b}by;afUn?m=&>#y-82i+(58@v=UZ<4Ru=MK|7Z#sg&Mie}V->hPXkBIZs+nh#& zqnU%)8{exD#jCFN&|Au6lB4Lj-@Kg+;3cSk;v6gf#u4=p9&pytpL6aCIJ*w_S+4|6 zVggsDfh$`k;%<>)o~;(nK_#yGb!F{(s!z{v`R9CF<P-nWl2pS1OXW*}y zkA>7rm_A4Kf$-`-OHfczX+F@3Cl&n)`1OHys}C6w5lgA|T?9sajPu9ecMpE%=kjuL zBn`#gZ|CMz_4Vc>>jKx=;PhpIOSG7uA6VBBROygZ%fW?&%Yl5#gl@kP&!sS#2oG_K z@Xn>kwAIkv3dzo8K2?94krl3DHyPQYj=Xk^qeE#$j4Ow4m6^(br{_Y-JoPqwtDa0v zLTt)}Ez%*X*deeF*81TkeeU;J-n3a6W+8*ouz9*32`JL#ho2+a6VEi8Ym zT_(*n6)n|?t6N37F8XqW=$S(~CCZ*$v8qdv3L(9{3v}9Q$`yaLdUZgy27~<9t{8 zAc>7op`n$FS8sT)UnsjwwYT2%eyJ{7;A<@q%`1n&-;k>TZzQikyS>ciCvW`C3Ce3i zZ>Fa(@FCo?v+c*)$xqk;J~T=2%k=Tzl$Y+v2;__A`ySqmV7I# zp#Wx-Or(U@_iOzOE}^liO$Nr4jH*XI0^jS<;e}r>c}{Dxo8b?9+WF8Vt^1A9D04s! zh`UNwh0axL18i*xJVQeXYXXH?P!a8Z_BX&8m!jKHu+%k2Oz{qKKKh0z!x zF76m#QlJbF)P@yD&Kt2Y(cQxLm3wrh{yp`y)HmH&vfks^S@b&V)PIJpuD&Dfo_zY7 zIT7kE&?Q1aPL^Tl;P(v zx%lAL_~W|YU+bbO7=TwlJ({RVPlsj2rI+ROnI;k#Oi=(Df)u%^&3^^2w5DZlQ(p$o z9Pc^;9|~)7%p#y7NUw zjU}-Ev-LYa1NQKMQJgMWY8dvOW2;C9_2Q_!QOUC?5n3N64daHAOfnX_s<@iunCfAf zgi)7O1zzO9iHJ+-y|`ZfD@97V^&E#$ben=6m9Gj{34Xu!ylx}f=^WvSLaq3E`8lS} z{7YHEQW0-y)lQA4vddkIrv&7Re_li2RC?Y3>G}ht&U0B7Kt2c0q!z7O(81239u0{o z3Af77Q1vM_^GcqNwaRx(c~m>Qm{4z@dk>~{k-`PHPL8)rI@=;@xznxGg~IsJd9X+v~WxxVp!U2(Osz*XIaTNL6>|pKXzCZ&zU5 zKH7A^1%?K^xyOFY4p7h!&6AxP@S=BTJ=%8p;`zy^gDSv0&{uyk&u?neixmgs%T*hk zXu!69>{j%ae6<@hOWF|xiSkoohj}1jk3zLU4d2q405RzEt;Y-bJ3+he{gLh)d0`P^ zojuTqhbKtUCSt4|Eb&J12^&jN$5NKy@uSA+gN=KOQwwYG`cd{YU*{e0P7Dm$h}|IW z+F;(4^cF$5P_gj&FXcP)x7sO+p7oEkE@7*^;WQ@F?xn zpCEm#z}4ehR%y2>Leq%z-+aTpZS}s|Sks-5>$(P_Jh;Cyo^igy>Ie+Lz8(Y5i)y1)))$8<9@Ura9Rg z#AWU3nbrMu&*BX#z9X2&I8a4w(6{zr{=GWMqhRIRFM-TSlR?9VsLM=pD6{)p%xv_G z2Jo^W`}xE${~Le`X0U|Z8cau>-H)-ovN`#G4~AhA7KtD7>Hx0{P@T>TnG zMl;%=y(^ECXb3BBj`VWIk4!aCpI=4?B zY(MoVP{=sf9`4fU0B%vV+R|0%c4*o!M%}hH-mF{$z*MBA$T=deXJ++YBANBSulF{M zIDxS?<88aHW^*rk87f72u0#7Nd%RDIRrPi;)n9&cWP9t*j*;rKzOqx5xpx-E2=9syUxBdC5UtiRs4l-X8AcPvMl zIpszp2bMjM55iFX{7n=~Rk7};8kk+!I)8D$0dSQ27Ed#g`h7f_WsKS5d=a?jL}1%5 zd3Y-e7F<%n|1E^w{Tls%clWk>uciMi7)QQ=-O6@ETPJt)?7mWbV4QTZS+MY?^Li|K z(N8a!VLjG8mR+Q!>#3UaEbz-{cg$~`|Jo_WM1i4{3L*;fII-(a&u`9aO|(E<+GfvC zXk4oh(R)n5QWkg&UQkxip2S)2*REf(Im8aU64Rm({z3vHE!w$l9`EUBfR zUvaLeX*|{xUvlQtbkTGQ;rJ}JRgWe7RcyJ^9~o`gMmV1&c^wx6IiikJ*i0#F9XsiZ zOnsAZYu*PhZf+*-T!9beXN;lb#UR~9>6{V;1)H1v*meOZI{7GqyEF+`6| zk8bSoB9k1JFgq2{nPudI1f`1=(H?IQJlBh-%1UO-s2i*}XSxe>Y5cK%98T2*|CsNd zQm!dCZNT&SiR4`MrLtIPYS--tlPsSlQ*wdN(&(%&uN>wPJbPW->|Znm^59viGj?TB za^gIb4J^;nZ2h9|OsN3Wt}Lcv)vkbQAkdq`K>pYp>87z|cF{<|U^cr8%k?qi7@E-# z-qp4k;5}*ZwP1Q#m+vt0nsbd+1V%hJ- zsi@Z}Ue@7WryY=Qok$z%G8auA?IpjPS64-)H}t_@ldq6PpXj*Hn06bwgJxgR6rN}Q<^Y1ByLUK}m<=lRBbWzWa-w=24_tv=SoPr3L9jcJb>Oh1$edg<1 zRtzALBkwrgwZfM9$Kh6lkeHU>MWlRD>5B_^l?JQ|0Vbq4&{`!*0aC;TgLzrCR`lPf z%EF~QWaULRn&($rP{1W9_U3}B#0A+Z^Qvo!mR5M$kiv}M1>Zumf-z!Db`=JtDd|Qj z24TzYGE7zNN>yunMPC(srA3Lx@R71{tIy|qU@N+0jnz5MxfZ>%@0o6;dU0!&uDd5h zjc~_a^ZE@Yxht_(C?zn|4|%*{2`HtaNoC08eI+kpya62&xKD3tFu5|C?85N>YmmaS z9|zaCO=Y$WU|i7`eXUOu!AqOLHB7bOl4<%Y^5Jh?oO3TQXaIxqIiV&nfng-BhFTQ& zdpbu_ncr+TAVa@=QMqLC*hN*Wdhyi3C2-^Wv1h@C)BuF?g>Od(qW;%zc9o=F&n|RK zp%eX5&y&maM8FfpqOWm4DANhhFYMZ$faz6DM&<@ znc%)4=JyG_UrM>{88B%q4N*rLjwHl?*`~us1`m*`u+ocL8XniMkI*nwUc;69z=}ZfMjuxyJPSU=F|8GWW=ql4 z_Bi?pWh8zjxREtbr*A2-?kKTN8yewl_BJb#h6d6g!>K$N`lclie4zZS=$`Ze^!aOS z1T`kwxVRH7qjn3|GW~6`{gQ^v8m+CkC*7TE=0Fb`GMsGq>HwiCJwDuG;=2#$z;{b- zVL)UEE8z)dZGF>GuDmMx&Bo`sPu~azKbOt&+|a5BY!ezcI$(5AN@bAjvvw+B{sBmG&hLee0G&HX!aFutnO zDmF>d-+9JRH;+gomfVhN9^pz$Y7yxYXAq(!fZF`8`_Pe(fn~WTp}Lc$hw(-LCi{}& z-4ZS-B$2j(u0MtbMWO=RN|P$p?;v6X5Q*~Xuq;b~=Z8;{NloEgMzN#26!e#0hQ- z`9Pyl#+#%+vg~n+VX&CdSQ;W+qXZS=kI<*7zPg6H<_B4D{ZJ8U@M_>w&WRC}M-5fs zH&p7C?I+y%eZ1+WmBk3bMAnC~d z+rYLI-q&xR93n|d4X10UP3T>J2UGN-Niks##jsNM7)eI-#h8Q=1{1jce#fUToL

  • YNJcs zLHg52yA|Ma<*-(DQKsI?!Lu3mSW$4aGmz_p;~t^>kk8xIZ1>S?jy_p|mbv*ntcWL&x0v&4x_t*hg=-*3E3y9}(uS zGiRsg{c={dnCt07`<-kB|4t-V+t+SRWn{r)c6Sdwd9PPMP6GB7yaS8&sTV;kq4oqd zPI?FSjIG9%vMgfbc+WanQ8DQ9-+~*wq zD#UcJ%KBC6`yj8O^fv*v^$v6cVkx$QG3V5_!I*O%NpRv0N~C`@9ig8lxFuYajgK-t z`JRu3v2nh#*(cH%>lV^#UPYK-s|T!+w?x1@r$X2ZwC5Yhc~k; zj&dFFIvJOEa7m8%m_=DyKQ3wc&NA{fzMm1Sdtn5ZkuP&Bc39_Uj+x&x$SN2pj?cjH z#k}vSbKm|MQ9XI^6ULs$%cj4o7DMR@rMNtrs(qU=_#FJbeIx78%8QLH^(P3-8f9x; z5t1e5^SNSyuWSE2G1|~u2e;cAe!SBx#%se%dXFt6Se0BcU1u7_H@2D)fkbklY<6R5 zUWIt`RX22^Q$HP=zWmN{_ttKy`CvPTj^J*rxVeBU*9;H%fHT+F~)Bfamz0^j9tLBa5aPIJKzM!q;g znU<7sK0+1|(Yx;)KMa_Cps3Tl;LHQNIb?-Z=29HcTw7n~r=v2ljpq!^I^_qlP;F?Z zqIAwZC-|h8wpY~E(zmk?_7eifn;ucUB)@I=xpIryT2{H5v;D0)5Qy4k>4!}-#5pC3 zOikEb$6E8ZESi;WxaFK3=rCI$yZz(|u`Y`43q54U>kN6~?~7u-`|)$#Z1LSXQ>GPV z`gCo^Zh=J6!w!>a71w7&wL#DG<>gv#F#D77&?Vb}t|{2@Mc}D2Z>=B+zqp>kV8~me z?T*N?%fZ3yoJ;++is6p7$}8~rEM0ZiM%Xt((baXg!`=wbp0J9#=6diJT1X>bBZU3Xc_K>1tW^{$>1FI=?GZhU%5L zpEROrykPjvd6zurnD@w#^DsuhrJgX$*vt3JMbIfP!bCRtom*{jM3W}LGpTPA*@oXv z<*WIllW%70>YAw_OJaC?J!28fRGUi_Y8s6h@x){LTbh$R&z1$@bz18k#!1BG&`j~% z1~=uv&lS)elEJtS#2K19%aXd!3fzlR7Pxuf@p%4dbv>I~a3R#5&(RH>Y~@irs%gZi zXGq4G9hk3nAlTQN@AeY)%AH(x>ZvYzO+4dy4B1%Na4cTRtU5rgDaf6EGFmiixzM<- zwKRMrS=gkHF3dL3GsyMyQmh%&~1%8S|coebv5+`x8+VS3?lb*FB;A9A+ce7 z>MZac>li8p9N2I*cR%b|kJOrGr6|W(!(j889$3NV#H3&-NfI3Yu~qcYe`Oaa46xFI zF?$j^rzy6BIbC*HIhPxuY1nnXx$AZi*fD89?J#$tH-8?Dsql#BvCTG|U||!&N%cAG zKYeL$PJDnRQ^b|jL*kJj;?l7*k1$HH|0zM`#lY=J|FkrIW~QW*K&4+j>W60Fkq)s1 z-Cyg}Rq(X#HlCp!&7fC9h}R>seh#7=c#u7*2kNCxG=aw1v0stB8SOcC-d12Yx}T0V z<@VxM@4D?qFKvcG$a}2O`3zk`HUK9RcdL6Jt}2}B)m^{2X>LuJ z0l@=tq@MJ?#}Y~3c)|Bwi(^!8!yRwTo4$6(F#@$t*n{TdvC+tvo67umPZCqrLSwP# zIKtvR(p-ZYiRy!o4YQ3;3LS-?o@15}b&##s8#rUrxyGapxk#R}iDu_I+yW>jpS^JE zZFZ+mStPG?)M6^BUn$OF12h~IT%Evw`{S2E?{b&k`!+1mKcI(?Vf|j_*mW91I)C=D z_#-kqGgfzK7UI$4ZE8NY-q_PRqMwrNE5cx9wvusv5OJR#DGamPa(@b)nBfF)-Zyb# zl2<3E{S;&;?w7RT<1+}dYT-DHIe4Fn!Hbnux$5!KjSm&Q+?NgQ2uR~ z$zY$l7mqLJ(7ZtJ_A`MS3h3mN&n)#}4WYklCAQn}>*7wmV#k7?)l;r_bar!!npPO5 zj@xT-Q=(RJZ{lmV;~1}rmlStSEmbn;iEpvZ-JuL-wZ37r9jn5)5??+7U{n82VD5Z$ z%+ZPQQ5JuOlCx^)O!a0WOPi_>4cCkbc!`}#&PbEea$6gM6_(IaFii)H2 z=ekV-UK|B<|w>A0A?nnWwJz5XEH9e2oZ zcVFjjFu?R`Z+T|}zJ|ZYGI91Go%?Rh)JLw%*ogul+K@B*{NZ_tBlfBGR5+Dw0&zBb zf=^HKFuSVxT46Dj!<@nLU3==fEE9LPGgFi|2eEr7p5&CI% zjG$?5eJgw5;ueP`a&_P73_nzNaDDyoa8nOako;icv83P0H)uTQK+b zGT58+3|l+M`TMs>3|LGW7ZT}+WP?FOCO+mu;YWqfVYU2Qz4y^mN@Qm5OtBMVCChL;^#s*MENE}beRx%3UHQZqe7Pp6}~YKhkG)fNiyyH`A& zcki@fZJ!;UdwNF4|SHjqRM5&nk5eNN94Qwq349{FhM zL44{EEo3cFb?LjXiw7p2`(kzFzW~M~HhHPK?12(L77GIQZPCh2j@JZ8`=F#|xAimT zsatexo$unkbQY<1119=o-=xfR z0B9Xu_kIF+m6>L~Cxx>|=#tP%Fh=NpD-&l7*QG3ztO{eto|(P^=0naYGc>`rJC3K7^16ndjp3n{&77AlkOj&%9XlJKVy_E=TUhvQxd6+! zr!~5PRbgWP-GXAKW}eQGSHJ6Nu{=So?+X9qqvdrHWcEP3GMAI72U%7?CS5Lzudm*~Ni2oPN&{5i+_bFPJh(q&`-fVt&(iovS``yWITWH{w{ z5C)mU%og_Dn1mj$8G6?B-LQuqWAn-hjT%1kAkRj^%nqs02>L7Lp?QE-$UJoEk81K#iBd8%`Z!OXTV&sJ9vBH71B z4d)|+<$OPiJU`xSQdTioHOzFfM8-Pu_d7TUC5RFMGVpYfw10yyf0Zp?zH2>+e1yjj zgKb%nVi$4G;YMM_!T)OX^Lxb0!lUwCCB*dn=|pz@Za%fuu8gUNdpdgJI_Jg{wak7{KAm;>CMv@L%n_**WDTBRffLMh_{Y7s#?YY|zA zp@UC+F|pdgzWNN1=WA19h+-5gSL%xXhT_01k69DLJ^57J zxXGjeYH_So3MEHrt%M4=Iac`5kvi)9EPA+yt2+KYy1yfF)nw&L0FMxUm}50lwJQ@2 zt!Ok;7Z1u2A=#YZ4h|EfBz2XAAUOuD&mPvJE5FaeBHK=eJ*9*s7eY;7mfumZCq)mZ z%I^)tb%^PU$mr8DiDzaGTVJ%lGE_@GFqm4;`DS(yHm;F^C3tN1Ugk6fNr-`zSBA?( z9D=lbQ=hI_5N_gPM-^1X1W9whTl0-p-7~E3B~ll+gJRG;{}NH>7lWh`u4o=GtUR;@ zk&@J6L5x9w}ttN(!73tot7&T|&xGK#{lf2e>_Zo-Di(RL76! zw-!8j+vQgrWu`uVM2K|XQ^+Nuqjpi`7dj?n1$Eesx*ZukRC!}lbW?2(%?~@WUMa+@ z#J$F6Ar4z!p-WA~{)16{4o4$oxPx@B*j776K3?_N#%=$d+;YhS{ zUGR*+dcE)6aADs1&PJaaTiK;miV^7PSgRY=u|@s2QI}D2m~IboPn&76paIDdeUEE& zJPvA@gp3ij!nqk&uR(`DF_gOR3a1Q-2%Rja1Q9@(3{);nlTi^bt&-6gD9xeGmr;?g z$jSDHTHVhu$2hox(=?(Od+6BIs)t0x37Th&^S{mK=OfI`yn0 zC9N6HzZ7M*Jm@=Ha&uFTlp{4=R>xy`(o-K>|768|IQWRmOcnG)L3NRpstoSnqb!L9 zdPBa%mLdv3`NIB!`0p=qQYKA|nI0g?gUQ9Wkz*of$qvaWnByO+7AQEFdrxpLr3%a> zIKOna)Ku|1tl*VHV5i!CXfhLAas_ZHEoSy)I=7l?OTC{3mY8b8_cVMBuq6FBE7HPp zA2@;H`jJm*bm9lq$oo?uUWyB;?FZwxJN2NW9r#G*k(w`25&r%(LBiki>dBW%B);K= zlU0$2!zYsA_>m9Co0Q?xU`PwgSba;zlb9j1ROM6VR!+kcj}VI>6Ch6zb|FiTmn$Qp z!J-Lqzm#&AQzldXpdl+EL-uJ6*}hkIka+wxM7D z(-5I;D|r~WswX=OU1l{z)zaU*gzjQ5&mFXLm$^->JQ)Z0kvt0p(LnFd{d;*MRq*_@mL2^ zsVdVvQ(2N_TdAX><&)VJ9n___8GOI~X#2N$+J?j_whNB+?(_-O?|XCM)uZqWi3!mR zifB=`ZD@Jy(XA@l*cHofw>iRiWZ&?b`tzuo$a9$i7p|9Y$ls~0Qj9gy=bJ=~M5s;hES;y%VVwe0xr#;fJA z>-C*R@lov2mzUa{h$Kr-Jmo)br~zQIXI(#G%$rnCN)xl=>Js3qwja{4-3?dCzLx+t z&Gn5UHTqASeWtn3sEjj_r1fHN5#_QF<)nH!CQ0vLePNeB2^#qg^PU`Pb-L*?0d#kH zJBE`NG_?4FggcD>Tz5rQhPhwwXhGPw1`QjE9Pu9K195C<%ARwW5} zF}TItX5NLygW?2ij3;RhZN`JRJkNLc6Ml+Y|6F3h&v#Xnf7PkZay1K9H9`R+IGn}7z-o4}jnt5*i}s=@arkpANYVQZZ9Goj>UUcDCO z=*Q3|xfcRvh?(l9!=?2y1Z4JGhjHWA`uI6)pKp>tL=DX8&70;EQ3+=i-#Q<;W!ev1 zX3C%+BJiX^Uu6*TgOuf<3{8ZZv|pA6O$0t47s2udjMZ}eG1g-j1Nodi9P)LZ$ zMYnnp;^a{!+gY`E>ZptC@KTa1TRPgNPb@UjmIQI?*n2rwM0Chl=LBcDoj?3PBwb@% zW#8AIiIXQcak6bUak6dOwr$&!ZQpF$w(C|m*VFI+yx3=X9emDUO`N0U` zFzBEB`H#hZr!JlC9`VWElo>Ox=Qod_axNdwHR+!A$>kZ$fzbZopaPQ1#q*DTM7{qy zu`M4YFf?8HW%dbqay`t@bb<^@y{Hk0|IB!2WsqhV>sM;ga`AsRHG9T;<<`r%Oo_A&iF1+R8&hFH!Z~MnCRNE%D#?|c zilwLdBo(QZs6o@-=6&4BKVlYK(F<;Fm#+N#8|YI0afcoo`109FgtOqwSN;hmQcZ+; z<{rVbV~RGNVA>1A1O0#^0`r`;7r6rsoJHa(qyXoSt8vr0<+;dx@%M59v&};_6D7Za z;_^4S|F)R-;Tq2|^X@55MD>BD^p+`in@S<;xA%!c@$m((4lEg?R0wbHJ_AURp_?!b z8j{V6P8eATkjq8N>_ASKdO*GlP(JxT!i3`g7JZPs`G)J^hjstWzVyRT?!BZGLkTVq zSX1ExO{?_iSo%aDIH(&L!Hr=zqS1-1>?Z6uoHrHo$67mZtsSGunaJXtYhh`$w2DB`Iy+$PMPF$e$+3Tf!EDUd zZu=Xn_@W~v)e(~oW((X}nZXAb)e&ZE*M`nayb?90w{dIzX|2*3unt&!(1g#CVp}7wH!4G9BbfU?f zFv<=vjnfP%2=m7Bqe%quR%mhwk>{ zdXiq~RW1!=ALPNj!(~wJq0a}aj&SEYa$g~rMvEM#VMI3xA2f_m<0%d+V-TUiP#id8 z6p;$1G$>CSN)vT+%^)rAqp5R~LiU7I9AGnuPy;UxEBYc-|MUOPkxB|Vau}^H`mreN zzeF^}|0Dlzr@>boQ2H|bm-;_8ji?z}aX{h!&v2VYl;WWqkp`yHpT0K+^rO&0!~f|4QP27{dOjbfNR~ZswMr96iuyh))M*4NvCsMlkB6aU4E!`-K1w_KYzYc>G_rA+Gr3AY zS)gnH`^c`Nz&ZaUzqG^?&xhjII4O_559a;)3bHFah}6LWJIseUi}>`4k5%-(Yj#?-;9GxmDQhoTOzyTO1Ak1uPJ6I~N9pLGD38c=QoS&$E$MJLv5`VNMSTv<#$ zK?L86`Ho5NIgQ`g-LXh#j?oJHS0{W!KM@-{$GhRKWj1Bd+q2o9yAOx;sn6Wm?yhgI zd%3ocW5GUoIdYxfa6dJ7e4(Zr5P7G^Pu!`VjeUNBqyy92&g72%Qhum9H2x8*-kHu)zNdQV)uFK+y|nzWVAmMN z4I%A`nueifei3nVVA61gfpm{Sff$x4Su|%(2*DHkvzQke&%ELOYXI&NX{1s@se0Fo67_F zVZ`0o2}yTI=|m}8{;Bc4T+8=BE?d!EwgoA<{oNNx@|0-XyH(2ng##)+kj@h`MWXwz z{ov}qt=tVKl`W3Ul_>hK9l-1kl{Knw<}2$RgqHUuWREtSNJaFdzwtKWs($);$#@HT zgDt(~zl6@nypJ9)mh|KvRLEAy_Rlr!NWsn|qUDpDE9uI8!l%fT(F<}rlTDXzt9Bz< zD#$AQ`zU&WZTzIaA(;*!e@4HsM$8iD;z|U2==8wfN_|NbyeH39{Zv7~MwaFMvr(vd`SL`9*1>u~5nHKHtpPq)97WzN(L~#^fT=A*>e%-^u%^>@pkB#=5?1zaz z12kk9XF#k0n>kl83}3+Nztc3zwCMBz_cZB@4n7-ip2m5v-irsEW!oT(45qX|%D~ua zS@m34N%JK=d=mr{!zDe$FH$wFl?x+jzNg1VhG=52r?=!W?}6$LpS^;*GXQonkjG!S z-R?up(P+H`$Psvapn0hlz0uwddZ~Ue{P%5hx#8TkW*fmdLn|$MG&okzK_8zC^XQAP zkzrE7G@QC*5De64)MdYA{IrG>fMfV3><3|2)5Wx8@0R?Xu*ao`LJw09NsoW$=gyBE z4m~gi7!K$(u!(Ob-yMSWe#Tnj+hJ=|qw04H;^D~ki`cIpS>SoUX0Xj;0rejhKZZQe?7+^Jm)3|{ zzpF(p(SxTHK6D^M{6)hRK==#s@7o;lIaIx!_gpnN7V&b~X1&WK@%ho7$G^?*H{ag; z?CxU5heo@21)WQ;k!9O_uRB>D$L09M2%G*aDO@? zCzFoT1Pssd2C%+CSKt-fq; z)8BDer**vRQNE1NF*vAidb!OR^RI9!n_h8Q-{7*7=AKn#wxd;u1>!Z>?1Z?~m*BU- zJmD@)>wA}%K)Mx+!SSpce#<#WhPIih^1{#~UQnG(@fW!ijD_%O7)Iz^AV#8@bIBDd zWZ{NNX`<#O-0|dH_r{m5TxGUv$-ew0vK8D3on~7D7IVIel(pdagQMyAhn?v3t$&9T zb#6CrhpFIJp*X{k zvzq$0T1WrbE65^Z0{WoRC6-lYs;}!%RP$}=Uu;_Q6QY^K9V8A8KQT;+KS(Ulv{>MD!I1HK+GzIT7|0yeDuqfYZI8aSTrLsO)u^h z&@sZc021~l-Nu*Yrvz3Sc5|sCY6rcC?0sPYFp?VrERPmscoH|RRDO8qxZf8 z+@{6IeAkSt(@0HS#<6kLkTHM`r`;Bm{Y~eLJ6P(R+S}9!T$>AR$!)U5sQOiB+dZAR z?nqOpA9)F4vc-6I;89x`0D&9&z)?y5p#5FuG8200qysT)(^V4VR7Hr}?^?h+(_J}5 z%H6xgAMW+)Tk8EEIBNpz`6#ud`gNtNe67Q9ytRr|^YCP2#VT_DddjE=qa7$&Y`X?> z)YipB@XEUba2#HddZ`v{F1>m;iO?a|4%X#^xY6CRIH3&h6bN_jLxGf|JW_RhR(GDo z9v|6k9tq8m7}2#tuayL{>p9#8qcKk@ec63%B+up^SLn4+8R6%Dq+(mPYrEz`OErtb zJY+jv_|!MwW8vI3_96MsV8C*3tZ=xDxekBbp0bqCJ_8Boe@##2Gq<)7&!*hvZ1!MM z&Zp$xWi+G^J-41Fm=XYcW6v7BPYR9#ij;B~v~O`!$j!V@63n+8txh6L))WY3GphTO zp+Q+%72CipD8MBroY%19ceh1mT3J|$Y2zKWX=V2W8*Y}GHmkCfY4d80vja-PUdKyW zj#WpYoH?xqmNDiGoD^DMW!#avu#QfJsmIk=LxzZCCJ*_+eIo1B_3;7cWW5MIeWPw2 zBJuUNoZ%PebF3TMbDf>_CGZ~C%Ke^-r9vRs=9sH!Nn_4U_VPwk+Cip_i(xg?F9#n)Xsv#%45p;cDi|wS%V(9v#ki#Nz4AyI3m83r)$6k8Jkhl z4)3fWu1WQT#>cK!+8LX@;%$m&!kNfcT3XVOd#|?7v(Y=)MNh9af7h*z{wBNb0;b!1 z2?elNhxVFunQ1BS(C5BT?emd&1vZ{G8}=lpH1s^Az}aO*HYfIsC)FA2tQ)0+(9f>c zWPB6MI|!^QE-UFf0voh%$jvlqQoTv>EY=%qf|lM#*D!Dz&6-jw+;oruAo(uhSr>4Q z!R8-XHkwdV^_!4W$v^D;2YTD)t*^}xQY--uRc39w6=xJF3%-5E3I#P1)an@CO&Tr6 ztIIR;=9_=iCDiw^DL0q%l4)JNC-EK>FziqrB9q`MlVRV?l@gzrx#1NUPf%x|KC%$y zsc>3n3B{9pY|6-(0$=Y=c~0oh;)*;tyNF3xM^Bx|fT=E4sTwDhB};y8%5$3)mXmtMD~02m27Ox zbjv9PyOUVy`EKUjgegXMH>%puFby!kG-hO-x5!9E@~U@e4>wwdM=B9#a>q9#&*78 zPWm$}CpG1b`@w#0tf!z@rkz~%Eb*e!w}o$U>h;mQd1e2=!#jj`)K@OiQ1*df>0q7t zz{$IrcimMd*L3=hU>J5J!Ef9Rc5Tx*-S5m{ z*p2A5T{d5--{4L_U8Gn&mtol2yy8G~N zc!ccqm?3|hY|a>3@W|}vm}Y zmv`8aS!x&$j-P^CGO<()YwBkVkfOxS2in=_h!t5Y>X&x@_)yBYEA#5dH=-Ma`?l>)x3XFWo=&`=yhyvN)$C@V=BQw$AsdN<6I1#$VJc5 z5Kxvq-+ZPgdTeZJ!@yne-HFWf`vfG%xRXxNzKc=JRp${6;*s-~T?!-|H|D9;dfP>1 zkUElRm0q~bnmQ`YX{Tiu8qM;h)6%N~!oVt;RP@w1bT%!31N?YFfp(W=1P-c6@tf|$SKv>0aaZ7Z!^>WGJPWMgVu* z@ChTtBM||^-zi7}OFM4c7q>vE#UILKA8bM+ZD?ivUeNHGy;?tUOA2l5HflH9P-fA4 z3*|!^ZrHI!vmf;UJzP1V*H4z684e?v!p&fLK8E z{-g@rBb&6|z`KxNs^}9746)EPI40Un0FC~vitlc{i|`F|| zOypMQnEf!dF%XhsFPpnY`lj9RlCF=Tedc|DkIP-DUA<3=)_m{xj)Tj--4EVf+{vkr z_j(%KbAGfbOc@XX3?@v;Yiy{b{!mujBb@0gIdlsQ=F4<2b$Dso83){M2D>slaro+ zE!@IZYlVu;Be9Q;aWE4b6mhy0Wyi25AleQsUTMCgb=4mfB8Cd__F(_f{=%zbh>MZM_$q#Hm zj-_16tEptwE{U10(DZz?uR+G@N>ICQ@-vKZ%Tm5cOEggYRLGl9x^nLM(Co~)`6GY+ z5I7w`{gaOdyK}cxWtA{uOW(bl!rgVGp`lyR}>)mFsFjjm9V4J;vgSVxK@r4>q&2;EOs^$z8CbE&?%X9uk-y8 z7T?7(!flG1z`jy*{(7Hg-u>FS)j)AevxhmUZ1~AFeb3Bfkn1&8vAixpgv$aW7>(}3Jxj*O}EW6xnf2-#(Hh`P= zya^QZSjOOtz_iRx8(V%&3QUZC^LLubU{fTJPn3Zd0h2fl^T3uS@JmxP+uc(6TO+o< z9~0wt^fWjPw)F*$Rg)~==vAgTUj86)DQX`&+1Op;M{Jp6 z+S!1ip<>3_f}x}WqIr)vr@CUp*@U6HV$9j6wzOi&*}k^1qSx8HwtzZ0CU?ZOJwsa+ zOwy?lw^Fov9#Z=b@UL2B`Js1+F8h3G2gADVyxA5oe$vjovSe&ug?JV(?UaSvDB6X7 zlUFf5TY-Bo>ZOwURcXYqa(FF`wXuYLC5?}JihU)Gv$5J#$d2k($!==Lj>ioBNJwz8 zww}rFhSfSU?1Fbfi^sFXx~0kJM#EI%gm+nm&+`Ra&|-7rv|P3|)Z3tK>d^wPbHcT~ zjzQ5cpLE^6QjvVbr~b*XX5i>q}xcFxO|X08Ov z!JS|q0_7kg8wy^p{xp@k>iVgGGw)GyC~sJ7Nt5LExfR9Pl`2Fz^tM%z?_?-{-6WS% z*Z3$(v8*=Rfknlj@<ud$9`!tAXk%^00$lwi+m4X0Jv47K%WuGQo+9WOg}Gs~W8Q+hX4?s$ ziO;0tY>Px@Zn?2j8@0UA;b+_W7!-qrx%nzI96f#|)Z^+YDTKN?;7!7?JlPgIuGO-} zi=1&G<0Kn0abs@R_N-$y+?%b29|6 zK-jE#F^;v@L0aed$DnOHI4&DyR3R*d6n`i5t7g@XV9>UZv_G%GY z-vRrI4JMfs3M8uT_Egoqlhc390W9UCl5b2yyUjobnxD2fi1gob%0@-fN$YT{S$> ziTHN)ZY#IPYE}vjRj+%;5K0a_xXRwUhv42ffY?z|cm`+~KP7(LiJ1h~PG}#27Z~vw z{pzcuN+Cw7Jy&B@A115C8Sw!9VM`xqD7zr5_n$N(Ajet71yKTjzgmOV4+uq~_r^&? zl&d__|CN&@Xa6hnDR_Yqj|~*Wj~);6Og0)|9cW5;;gH_=`E0SVZqHBF+j?i;GO|5L zJ5&`nZpWfaDDid;ZBLTJBfu6%Rv*KHisv4EGOGD6*()$A?&mMk>qLfU$Y+E$0iW@K zgwN5^^oIi>vK;p~eXN%#RN3oHBYXpmG&-{AQiI#NsGy(>GQ$V?! z>@EJj0#}kuvFfQRR65@w+o5KZ>T@&DdZ@QVk$L95NaYx&Xsd-X!aJPIL@-0nlZMoW*+!)@s_a-(kNb$d zJT_#1nUy2G51%z)VkaYG!awYtjiaBtFWSa?VRFU2@uxY3kF%G}L98{muEr6wEwVB? z^T@ie)1-d`wq?vFl92IywZ#y{5Z|a9^-gYL z|DuC&l~GqOcBu0waeX2qC=KtTD$RDtOEEvjo!lhWzjq^esy6B!ME!t*_e-X9s0}Gi1Di5)+;K$X%*BeI*{k9F%D#>9FI$ z$UV~A2o8Fkn#ihgw9s>{y_i%BU8V@bJ)K)W4m$j*aj!C1k7SgWClt^vKT61R+;d#* zOd)C*SPE}|YXJ(#^WyPGKVTRDJswl&1PNT@(&0+FSX)td|@>JoDF8N_{`U=1b%m>_&*B^p}bAJ!F3YRC}0zyM8xYy6NN>9c>{6NLc8LWNzi|PC8;SO z8sn7_(eG{^*7TGL<#t4o`-*7%1v3v!_^}_8V?`oLAwD33`!rAlo!fN3i+31Ef<9E( zGD-$SOcERM^-qxbpyvFGPr4ll#Nq@aO?>+~wtwI&FiON90EBpkcEE_a21~+yvt5ym zR|iTaNcupM#=c>U9gke+9VD(FAlY5Gj(ieM$0<`xGtr<5MWm@=y-M7E+|u{1qza7P zeB3&aWxGf5O!G|f$mk3l^H%7wSoM%|Y5rxsV-=OuF>#8D=?r*GSl*q_u3;h~PVguW zJteGRlo=AiPWw*w7hC@VK9QEe!zcR<{SJd!3NRMMRCr+d9ORq!rspK zv%}s1dAOF_r#5}f;kr1%cCTxk&y!V6BKpPaAd7mR6E4H|G>9y4DG^50K^nc7PV)=~ z>5QrLVkzcg_4zFGUZ?p+BaQC>@>(z?QklOf3c>J%nj@&N!6^A!r6?A`Q2FX+=uQFh zwLcJhiJyXN8E7tk4h41feW%#(liv-pli(oE!lZ*u4WjPrw9{@S-N3l|QL)D+PdO9; zV^E()W)i_^08k@Ii9nYtALOc&-vBF;UWg={rD_+h!3ts`x)4>3sYK0gWyWDObi7>r!p|baFzvcq_;9~Chg@0C?FD?$fF9@t zbWOz>LD$E%zP|D9LE@o4vYsx#Ko^rM4db`ZVaIjss(Q9Q-#r~kK}VSR>_|PXJ;P5s z+yc1?ZeJ)`2%sa4BipoY|7-BedFLmufr^#P^E!5R2F00Job<>E5g^wm)F+hrp5_w< z5NdnUb^f>s^$liy*HNLrNmmR@6X(7|Pyi+mR}S5}0+Quh#`mg5>9$@aBWetj4<5U0 z_0xp11r?L>T4h+rTnKAs<#mf7$R6oa*x<4$6?&R?_ZerY=w`Bc49&<|Amhn)FcEvWd8T!T+6Sf_X;nm%OOg2iTf~a_y78LzIx(BD!1?{gz)`IKar<<$u2s`z zNljQ_v(Q&fM_{!nmld}GmkBo=Hb2a~`1*j@YZpQBe6#p0kWtFi`j`){(z<%H7_OP} z3liywf53R1CRq7;O-#StBJ)+M)kKqFvv%_h4Z~UzO(oHLpwUY6nWk1l8(P}c`jG;H zsP2c%9%Uunvi{4Op?wUThB$d?5eK2X#EYU@SGA#FMAA#D9zwg!9^YIMyl_eq?SX`Q zu7JPN6D67?X|6!J(nq>Hr7{ew!exmZJ?jr?g}ag&q9z}(`%Zpv;ZR-`hQFeJl4w2& z_0mu3$isX*nX1XfW2PZm4v>vTKPhM4gTMEKSO`gi`QZleKvMc0ES(|p=EK-0K*k;& zPsAmpmAgTE&-hwN?Ed|C)G)EjBDHPe%Xi72vMbaBil8&u3&U=w9aIjIXkXaR)UIp) znDTZIfZ5SB><95&57K{Aqeg#Cp#HIdMY9wo zfe|P~gn98qFp5N=DTaMF#|N8~B%b;4H$D}KvN%o@|Ay$W|K{?Y+qCcJ-dy#gx23mb z(|P54N2d4V=3|yOXzMr&XL)3LDP<*hUB0tn=kF+s7LJ68%VO?y(dMA?v@+)Mh6r?o zWiGdp*8yEQy-iq2z)%8b-5S1bq+wHi;ZQc+ESH6xqWEt>jMISlTj$Ub=}{pZX+Gk1 zbCU4>YmkP53~R6hf1|>J-;73l_ecf8ptu@4#gC74S+$GYPHX$o~BXX#ZYC0S@S)(Ujk%j zJ)B0l1t*q#5xaQY$4CkdN1n8B+Y09>5mQeOdr3;(>QXN~)0n^<%q%&DK1FFxw;-Vb z2Tr;SD@4i;Tc{uW9?2T!EzU=yC4Bx*YZ^9n?uGbWOHIZ_C4|-r{BbG76V2ww;Dv$q(F5!`V;6Zd#vQuwZD5_VhT$z;K_Bm(M7mpabX5f-)ds&Uy5cbQsAaJh z&i?Wk_tM`snW55~-&KJu!)mW)yfl@Ws*^#jht4+Lc`+FxN^UG!G3VhoH+{^zvvG>= z6g-&tnk%?DYAe`Nw4E3(f>WFmmN3V(hsei@yU{oIc_=x9O%!G@9dVd-JaNv*bs{dU zQ;?o=)(M;e&jsy+)58`!+HH%JHC$(sm7hj|=O(qTEB%i67npP>ZaEK>+X3MHgS~%t zAvdn|JX%>ec(g*Wr}pz1A;dycp@&0MciZU8`RjFi!|P*)9lX@DVlJ46*2?f*qe9Q^ zqWG@0a}{L++kj^@Tcd_&c~j0z02K%CsKt?|jKA%*{ajwLUO%&R43I7(@Zm4Rml$ui zLXL4>Gu~$liPYyO7-V6S<6`=dqQri6=;3y zW2MvmeA>C4&TjW{vvN06a=WvAKz{%eZM~KETu8X@Z5VaHcZ+z|iJ9ct&HeYK=?+jG z=thrGIQ81Tf?pNcwc6?QN4J%Izf1M)Bl1zJ&RcZ@Kk_xgR9)=lpn9X=4Q>jyrh~dh zYd5-%S7iou3x(!~svT{_DP&|nH%E0KTwe#WY#mn*SC%81Zz~-V0c!o2>z~V03&p~2TVBGmqei-ud%U?knXioBg5~A?l zhWLLmZ~NFzdj*LtkZk!3oR*^=)HB@4J`rNuWUzVet$-gS`j7*5lWj<)6!u5X7G48Dj&60?eo z6E%rY6N$MYjXdzHWJWFtV@E8BVgE6TUH%nwSs)!hfALsQ6<=I1HUb&bP>>yuvA~cq zTu?rOzEKgb6&k(vm;0+jDzSW1DdAdIDdSqjiBqGjydq26i6Bc;DQSj^6De2JyQUK_ z7p!yC@HReP|8g95cF*n4GyF-Ihln*H?}B;3(b;soTOm)oE#Dx8LPtS!d0G}4Y(K4~ zjhRw23KlZ#!8iGwATnXhV21)pA&{B7Smn^v_d3>yr-9H{Oocr1Q_2^;uQpu^4fpo*%DkG>^Cc)#Gp3f-1*eo!9)PQP zn}}lQhgyJ~ZYBNv*E;_G;f2h*LZ|FH3!qRlXIXr`Z23U!5onWajZiAjUqwE)^iOw2 z^Pc*}xofk~qutZP{lzVTw=9Qcnqit^8fzLtHpV83b*|R4*xkhA=me&~okg|>m8grt zV}#d08Zdla$bRGck&}$Jp7>eg1??%t_cP7#0pV*m(hD|E{=1Na=4u9N1w6sF1@kx3_uNlp zFD!tNsXVFADqxg;jeZT&f4L%U3%2{&XWPyk9>^o$x>?d{uH+x7un!*y2MgIMeC558 zx~&f+1M3ASyYMP(ut;xV8jvl$fwqgB$F8dbW&f!>vV+2V)l=4PYD zBiG|lOmncaaYdZ9*zwW!?)K%@WpxbewDIHjRYYf-4+~fC3+)f^tNn%MxPOZCVqaV8 zOGED1V^j0=w!xM+{9J15&| z4Toi2DRgzDc)QMfn!9@tSeLT}X695*Vo1v_29S&{10Psu`KM&W=0n@)EdVhX3w?ED zo!5Ml%!0R7v41X(&QR}hV;DE5a%M{Gy-t|JGXrN$PBQQXV!^N~Y6s#Sa2u4a`49Oc z%{Y**b%RPY?|&Xn*#WoB9@Tiys%J3cQ>$JS&UD)V2?nc0HAQZ^dA2iAFD4O(%Fl-{ zY_ySE9SM8?qMTaJJMMX}GGBb&^K`^`kDhdk2nH#%Sq#NCj9*~p?9NQ@9gQLzFo*++ zN6>RNnI4_G(qFbE3<09R!+-1<^)_ujfvvkQxUqZq=XGu#ZXTX5?ob|3gsCNwN8*q0 z$6gOnpr|6Y*+j`zjo(a5`}b1A>nGAV>Q_v$k&bghDdG)1iWllTln+U5%kC-TZ~O3- zHR=9MwzvY z#(YrKvm+q-dtMQF1U9Ph$Klwl=weit;%*H{6%OH%YI|0IZFSEh^hZc>DHB?+(Yf32 z=`K2k#V%roe(%4`2|BC~#}0aI_8naf;Llg!FIcw4wo*NqKcM>ZCn5 zuiBzsM z*`+xSJbb#i8V8sI(sS+roJqXnWjzp$zq>wZs$wy{P$>edlp27iG9#D|v~vkwlHP}a zWI)rE0&Qlp zdS=MGDr2WhHi_diXlqaZ_?TxgpXo3vZa*KJGn%J13Pk$%WPOX|aD7wcuGvZZB4L~O zT6x^czsbMBANHnq9}9|okiB1cb$plkbo!*}9>2alws3c%y=i=oe24qnvCuNNzC(XU zzufns{Nel&{Xq*z{(#l)x3M_kmreT=AeYKT>GNHj3H`KXs)ilBsgxIYvMy2)wL# za(%08Gly%Lh3o4)f8oIPynDI}CWLF@!fss7(d)!v6zMnIG4ul-LbLii$vLM2b?rFG zxWpst`s4BV#3L66|9=MJa1flCgNw7m%lpDb!p5$Ni3WN=AU)YJtGQwFKWAYa?%5Q& z(gM`WCvG!#d1p)~zY{r3rS0$-U(T@(fn`Oy1F=-$N1#Sn_1~^L-2^%m?W+J8@ytsn z>sJRO#Z!+vw!>exUzj2E?w3MIQjaJ$-PAc&Wx)3(dNNJy*;?-0X~_#=aqXY{+!583 zPI$yMsO?wN$MRcx1yOVqi4+xZ*skQO4tr;=UR}|PlIp`&E~;YQb<&QT>ih=wDEu{Z z+jx8#zmC^AT|s4q#RJQJYKY?-d#uD5cZx605vOeS+r`L`VS)vsH!lX7BnLcX>k0)9 z^19kQx=Q5Mmf>t+tUb-@OOH52Th<4OYTnJW87AwbLze5r?*eRXI`z^&*NdJT<+U5* zudNoKan`Llt)QERqXO+)%#5 z%jLa zouiJNV24%GOHC0$yswg1FvSOB8bjxwT_rrjEi`4P1`I_1`uR9-qoco=F0MtIQ zhY8av!_WU5ZR9^z&$V3-liyn_3}cOtJNc+B42gN??M_N34IRamRDz{#w@IHZE}%4;>Pma+-vB zInH2Tj*tVxo5)2=#ghAEc}&FOC}^zbIdI_)If?**Q%*6)!qj0)t#XmL=iw*t$14&_ zluP_%3*u|294;uz;T{*I$o6BF`GqMbKjZ`NRf%WK?Pct=e)>2x{_uvb!izZ$Ko^}`v;2(R##TL_4ae!KIpD=rZvAfrK?MQuBbv~075#9>Z<@TGNZ zNE**L|M%|a*ik#}zDGj9X^ynBL4a9N=O|zmO|<1McfxTV6!mEtmD9w#{eJ8leH(jU zB_*wj1k_cEb{?xiFVcja)hmE6kSd@lu(w~fD&Q$76J`!GK|Mr$4hs<0F9;Tn3{OF> z`mOQR`os)%R;55foIAWc%p%MpJmx3sPgay{G7F;i-`lG|&Sh%hWzssIjslWW!JL`w z($ovh$j&(|l$W2Rs70{u!>rL}X(yI_rR#<=SVAoR6rm$@7bH@s*OF=CETMlBf#2lA zD5x&TXoxft6MFle352-+&5`**9lxdf6L>|$`_ytn}$to z0_uHHzWP&q##l~ZE(Z~O>h$3b%q#t|BDh;5an9tPMY!$Gj@34t9=_NzBs?QL&OCU$ z2Y7dt5X=f3E;nms&a-W@jUUy!3qUp-tb=KmRZTQ+G>1`CP%vl^WDG(Fv4S2z(qDamC0=D-T$8(obS(J|Y-`!qWY;qa zOX%6j)yd(>{$H1WTywbnxP`cexTv_Ch}_%c&n&}I!?>YGKR5(qN)6);DN8r%=IWXy z*LGGeR!pevtWvEpo2s997eL&ITxVhYRO>Lqzh*csCKojDmT}p$BId!)b}ytY1wZM0 z?f=Agx5oMDYMsP<4S!v&+C5B6kKM1akBNzL8wuxq^EGZY;ohq#mypN6m*SVKj7t}- zA1L>$AeY?75|?Tp+y_l)n*ez{#5cB?@pCe9&HXKP%FiyvUkR#Wmu6exoy_jXrL5r7hfN9{DX#s+D>Tjc z1&52P9_ufwP-{@}EZGO(*8SFncT=lFYh(&CMAUcH@;Y4BbQu+|HV*GQad_n^Pz#mx7lFD9VprhcxI-wE!aE`~=P{n({D=^VR$ zhkrADoe3?95l`!)2*8eU*%?KP84)TJ~K8Ke&6m+XyCNcumJuyer$~2&@ls> zQXB6fFA#;#ocBiXEa?R1?O=Gjq3E?L;Fdg?vE}G-a1&rMfiX~-U)Y~p419yOEQqWf zKXh3XU2qC_hQVdiBVoQ~26_+x2=Dv(Qicqk8L!a`vJI%r$A$sB1owXB4Q+&X^88Qc zoA6o}^c9GAoU`u4jZ%OlhqU!U3xn+w1WK$&f*s8{g>_U2&(5~rE0#2wnM_D_iTd^p zGL4d-FSslDpHGbY`Ci>`OJLgpAEZrTESE>V#2;M4RkH>@p-(O;IKWBgpkt*72t$-} ziqr|oAD@x4c7G&(NT=5(LP!lYaM`ie)_B0V=8}H!ithiqVeKjGNnKdw5lfNmq0%F* z#a$U&sUqmIOiKG>1~A**mK%lU$6rx2__B;lgMyF#Y;3}eQvQ`7T%|e6cJKTD5Ll!4 z(HX6v5;XrKUAwRAgyG$W0${gFOHlbA_NeHwMIZXL;mRKv4y?<9)$FYbwr$0L9V#)NwB&GWU zzu;gcFoy_tSv&J}2#auR^+Zf?R8WvM>r=yLArPKe02k_M>oJT93nD`{oKXB%*JQXu zKbw>DDuA+&70!aOuOFje$V4(4M?&0@xXQHK(PJTelz7t3rrB_iSj%0~ReF$|qCcZar=F z=TZE%4y5lWP#RP#aFq-OlWqPh@i%`&Ixp-f-NA^S9&Gu{kA)UYTJs=!fe%KDS=Jj% zH%P{}U#wLnrJzk{MTv1o_gK(ze& zwrTQ`%9yVM^`Y*PPM?Z?@3%Xvx_>@ZZjVK=kYWDY!RN-@=?OpP^=8R&;s`<0-} zkqs9|B>b<5bj$s(4Ipq z_Oi|^;-%+BeM2+CC`D^Ws^o`nt}4bokK$4;>C8ck6=XHkk_NuX7EsaX3Qfm2uFcf0 zMYLcfZ@ zRrjAJ6t=so*_GV*BTJZa*y%N>D0|f740DL3UNJ0bN-FWF?$E>3e0TJePw+Qizg&pd zhYNSX=B!XY=wHd%JM>_=jIOF~y1k&>9;u>!!9X=%cLI^uAXE8wj=ogGM+bQXJv3Zf z-Qi7ylV`?GOM*($+rNwa_3RTj;V+a&>|^I0Wk{OLUDKT}5Kp*KE$D?$Xia;HMg}M^ zU!|y(yZ9NR`WKHQTMn`cy{4s&uB^C2rM?w&HZu(0y}1KSkuQfBExsRfg_wt z>%uIT%O)J!rwwnG58ax3r9X+Py{ZvudZN4F2Tn>UlfH$;7ufjqbua<_%5dIpuyd%O zss-U$DlWS4YU7~ZI4?MQ#TY=UJICQzhX2RiSwF=Qyjvf4cXxLUy0`>_1ef6M1a}Ya z?j9V12VWc(cX!|5?sECwd*7=2H@v@W_4ds4>`ZmlOrJf^`9LW9p$J3YHV#{*4;E{W zc4+Qi?3DKqsUz4vfsb65>ob;|U=wCQ#XiJuZN`KHR-a~j@>cX~btAGRnEE3##l4@~ z1UGWk)Z<4H`V6Ne&}3n`{dFz`?(Z;u=(hkC&M*o>PP1D=^>K>OfaMbBd< zmO2{bw^wx&Qm*J1j)_->hEz+-$kC1o=xf&=M=vcvP|o1LKwjMXWYPF8zknPl=b-NJ z=J&cSIAO^3I7>??m&;Q!kSN?@6;4T-I$3&2k_u{F+^W&$x6C*Xov4XUrHQawiOZg? z0!Q;&U8ck(>ghGph~)Uds(pb28jB+glWQ7_GaBKL$9)!RbdbWS9ah zgG&o$i)>v%;8oLJM6i%n|(jgE%j!1g=Agy zi`cbBkGzpUUFya4$e1tYdp^npSXXgtp}!JjXHdq_<*K1Hp~iyD zCSDQpq4m(imUZMDt z&-NHKs9xYLVdmWLL#&0}{i11rP$-Z`P?+C3T^e17I|I{YsN!+si8|4k$+&s)3_ zf~o%1uAYfyN){P1T9XeB^s8=657GbK*%x1MU-?elKl;hzRX;Jo?S8kSYa4qf=!@sS zrZ%iLj)V)Ofyg_keC-8`w2TKQ<$0#d{6H;CdZt_aOm<^DnCpLc0FkaFK7J;m`9UzT zY&DcWyEhQuLmHP9zH=$(Yx$*b=F5*fDu3j$33RF?Q5X?+TSl!sqWRf{X&tn;r9`Iy zX|j#zsH{+=PRQ3ay&%RvV8$EB@iEHffqx54aB0ZK_6UzmA|JDe=@(%II{g`S@zlcN zz1Am3buo@~8&b_59yt!9iG}!y;*OL;WYD{=cHYo<1|huCeu;UNLAhJbTk5`Ls!mj; zZQH!+!#b_Myc(vF?4%4@pokM|YIiqdT*zHFVPMW>o` zTVgL%*=%=|e_IeUki5AhwMN*tq!dMdqEE;Ve}x8F_OFI}M)P~I_KhwhtdCvr@?Ax+ zJd)Y2hGIY9RXd&NY&|;q0!x|r@X6kB{0`f1`SY7u0f~1tp!2tw{Soi^OxYRiA-MG} z{FfphuOrF3OYZ$X=5hkx794H1DtJ*hEVn&U5s&0aI1pdKN4ZuSenhQAe!e<6#cO_y z4bp2jHuW2}1wB%($cY??rUCQnl6zT$?kvXJ5;AU$&u~oimII$QUv>_5vD)SQxkBpq&3g2O@o^7D z+Rms<)Vew3_pNBM_oS(f(z$KXow;^vm`6EZUA{LY)3$gY6B)RQsq#0u2E;c*yXRk* zu-MYU-iaThrcYX@i1`O|g0XQgHxT(Nietu&QdBQ>^p}JpW!Voz_}z8Pq|>{WP+ zv=M)R=so7*xAWg0{g;1{i6D>npS}{@SncT)gK2qykaAqlZIERd3q4oC!-(d*&i1@Y zf>lrI(jNb4KBL5ij-jVtDKA-XqRYd_e*}FAsxu0KC1z0wwqTz0meejn3)-ilAy&_F zg3jYbgJSFVdJ^Ji4}dSL8+HP|z~-kiV13;JhaAFtnv$Q2hWD+0_t%_&>z1OR`L;~7 zBLY$jg05>wwj3YkXb+SxlbDlP_9eL=1P?)WPgyD-i^@P|OB%T#$gD;s{%xq8w_I+Z zUGpV*l#HX&US`C2AA!$D7L93H-eDeMYx60O}^e;@(Q;&W|H z1Z!OA0B!vV$o_;_eDTbEatL414Nmr;J9N*1Cm(K=vNJPIYvg1n?xpYR(+0mrb)#qK zod)nCHr8R+Us2SWlp=qsXT;k+LF}QEI@{lcQ;`$~?Cy6gCw_PiP5huFN1RyV7!$SF zeAN0%))E8v=fE?>A|OvODj8n|nlQfa(ESpJt-~in zOjr_l3bpWi$dgT<@P<;wrq~7=qqU2AM8oh4GFQ$A7`_x75l^q7f{FKRzW#w?7r&+` zrg}6p!nzdRC+u=!{%%Ws8$e|Oy|`F_o-c9ac)6gKlbWLT zhVcau&MDFZX+Rs(Ztn-_cx;nJ zE^(KMV(z^m*kSHh4x~cMPt6Fn4wi9c6xB5c&*SIDrbi>gnZvw)It#LC+Lv8 zrhA0kR^zZ$>*XsrnrL0i_o^horO6EJpzT3z?LZ_GYs!`h#LvtdAmbK+Y6C@VK^umd zlj6B*i%@nAbe7xQflfj|i}9Suz%FQnYpu?+1%t?`a+dRiF#oNU{v^c`+OX z-~<|!^<&lrP~PW$B$wx#kgf#V+=#r$`$74l?bp=ZFnX#>>;ZZxd(;yfrv*@6YpRvv zF-=N1NP;FE5@*EJA@+1Vtw~&of{Gj{9AdTcK~=7$9Fz~JwUE(4MVh}M1JGi`$lydV z3B+JT(4S76S+_k6n4UiRH`B$mRP4^q|7`d%3HT{tN{WdMfM^O#0wW?Kf+GS!7~+X? znefn5zr>})q{1Rlf}_SMD7YA-f)$`7#4Io~&GRfJ#85^?s-D{~-e|i|^e;Ld0#0gL z&P}fF&hTfr#kv+j2fYX#g&dfoUaHcJSZE}NN@#F(PZSz5%9caY(8?jL_ z!9AjJq5M&Xk}jAS`xd?Z?2`#A1Jz(RtAeYYpteF&49{dkBD3tWTZue3dqcKSV+t*=#uiG9XOCVs>%x`&vs<$e4a?xJ@uuTK8! z#cj!Z4!UfTo=0f4DBVMx{3036TQGOl)v7hf&FQ zo8-43RV=R5Vwt>RIGf};U9f=JY(waJXrfFF!D9Qs?Sf5oxcuCno-HYv#)!%zQA1-y zwW-{S7}J29iFw2qJM5X8$k{|-<-bFfgzC&E0%Nb6^o6J?%DcH|#d;cO^!=f48^wR? z7RuWuLmxKr@SnIfcE}`!RV$(}i~_9xpoM5zjCg(U#D-sITP;3cZ=_pRpVAGU4(O*< zS>e9|aaKogtjuNw6yT~nwde4yD@k}WMr10`{$?WYi;W*_HHs1=^+mNr4K|Rrv`Hk)F9j7a;58xL## z!cl4Lg;*>}S7Q__EaFPW9+;$ME`{Mq4q(K-g?hEK#&q(+Wtb%xhK`3rT?j_a5Rvch z5a9>;2a1M}DgIcZh-}}ro+pJBWN*^vRh}Xo62dg-VvsO4a%{SoGXcL%+KGHsoA->@wmJju( zJ|-N$Kg>mwlT~MtODIQ>-9{sQ_$p;(@F#T300Pb zmpR>Swz{pSucra7`Ae)T$*q-9wHrcG__zYR-}JGqCN_B8VPc+tQqX9T+7vN2EbL?m zD^c2PQ=+Ao0A(OZ1W7QaWln!OKJWvUUpF2AC~#X<4B`#MN4X~4h6+(acx4Icg9D-~ zF@l;n2$rEoxO&NeW3aBxYy zHU!WSbky^iiN9K;N&D3S>ce0fSzI|xIW71cH3x|$R(Gz%zz@p9tJu`)1&U*sm|9YZ z@@IpX=)YJ@esWK0b1Mf(JJeG+d)BTi3D$qHL{^V9KUau(LF^EDpEk#k1_b`C{=eZA z0#M5fe~L8$p!7hv$90uD$SZ1js{10!04S~-F;Pf4_MuAX)ZTKhQU`UB<&gw0IHEL& zy`FC5E;iUHyWrPwhEEW%N1>)u6YSPCzvE_axX*WdV6$4#gZR`^f?S~gqnf(p#^APT znt(yIyVQ?O1(w}GvRgY?R5?zP=1EBlmg#5=&-f0X#2ELB&{{mAra!^lnD$;yj~thr zMw0UzknK=BDe!r4?`ZEBO$%_hH`5{h0#+Lp2qTHp++;k$>hMqc{%^3t@4;bm7&n1Gc}BQf{V2(%IlMrIHuE{c8Mm^z4Q7inK* zNeR*)Ee9HyPAq=o{_{(q$gf3At(Z3ISrufJBhSW>lNoss45cU{iQ~FfP(BO`%&&=< z96|!P+&qm4q!$Pbmr)rz?K)u&h~~{-zI0aOQXS+!*&hki!ai~jx2a`UK)PRc#VM-R z&Vt4$@`Ex6BOb4=7xXBc6GOZPE&}(=C%=`S#4--$a;icOVDUkl{JFBCDAID^CI~J6 zS?4bhaSzeSI`aS_Zx7;j#t}uTcGRWkdZ4(!jquW)$I*uN?4`(uWa9w;>Y3tVu-ksw zP6<{(4haGzus~Nw&lVN@2yuWKQQHo5EF(&h7TXG+y$B-QF2LPHX(t5-^}ubTK;3g% z_3EnNmWT$6K>0u=5JKlf&)yZ_2LTbP(R~qpZzCF2mgfG#KBCoOU*dnI3zq4A#MAX9 zy%k(;B=$thQ7)`uwb2OPr@Op>?ZUVu;=|G?mk|1YX5se82(KS5~Cay5A zJsUyTg%iZX;X(0`#6_;~V5D*lGEbsMp-0JrMpW=oA$*#U)!_e|dcL$AjsJJ*#s2%x z)cZx>MxpDAif|$K^VHU=p8e6_i`ebzW~bP=kXKJ6tceomP-3B?rwhrAie8ZL@hW4_ zRFF&0Lj#i4CfX$2bojI&RS@P56=^dDeH{LcLA<5}9m12`wkLH5(kqP-C54@ZS#}Qx z__n&Qbqzi+1NMu|R`5X(WceN4KDW5(`SM$!Pw#LB*XsojJbB}q3=M*rL)pnDml;*rY$2+Y2Tzz8ogRH@Su`-p&;<`Ca=3Qg$CLaBHthGxns5c+GmxFE%S z;tK9c>9=T~7Xo2b7n>bmN7st|HsP{ddF(9XVM{%UxhWIQu} zdt?3yR6!xsRrB5{u?+_XfGNi`sjH6>t5wIoT+s&IyMv4qmk-Y2=1(O4i)SG+^Q$$% z#%NXe7y8U)^vM2Akng2sR=Wv2|C!1&rWGV=dSF+e%k)EnI41^~m6`ijDI#}PEOGj4 zEVU)jceH!v>*p7GqJQOyPNR~_ST+kiXmaNL_1CM(Jfhv*d|c!{6gTzcMV!~-aVupu z35^r`2Gfe;T{X+bRwvfeiYmI$xAN0Ilq=}2IN(u+H^}D6AnX%s=p*fc^?#xencDO6 z5PxO^3TyoGP#Mll!CzG;QArVLd!M3^ zY}V1eqY4Gk&ktNsoHdLD`7;ZKC9mtmEz88$pbR07ig`v0QX!wQI3TZKG822adU_eo zV2Ou<98kT{bcN9~fdza;JcQoC)7^Odb1m!IvxGS%+tm=IP%~wxbDSX z8Uv>=Ly|69TX6lNRzne0M88AIJ23c(R_pdCl>+BLpk-R>L;Ys@@4BqlnL`K*3$FyA z6mAly!A8O?O9EmjkC4XM=|!u{WU6QdUm`CbQhAST)eR4BK}stnsBQ??xZpRB12Y>T z_}Ay z?uk)5HA3Z^35hw7KQBsJP z5*wp6kS6U_jFM-VPp9S^f!= zxGjCnKWFQQ{}aKWuN4~Jf{IszQi+;x<;{3Wm{LAaH2Bn9dnlv~@?IF$W1PD~ z?{b?l_eT*kizKG%B#%feo!ge3!P>S8%s*ZQgbdRC|4o<|D_V}l8)902u%iQOc{*3Yf0W3dS&5dPGj{yE~g>1otj z8P&V7AQB@S`A@RcG5CUV`>PQi&r**k0Fec$dT%U)Woe6CHhEhcv=wpNdrgI!Wdo`7)VO2l=*fd+OIghxinHw}lyg z9kGRBdm9~JjnvQ)Nxvs;=1LT&AKDw!agA*v`DLd_em!0qx`g2_WhPGVXTl*~DV44z zWq=uPZdZ>LU7yD$=u7w9l?M^3D#mNU4mP3E?@X^T!P)svMDpGXaVqiY1F>{y{oc+p zQaPTBSzCX;%cEfbmCjEsXME|_dpcdrkfZ4dH~vq@xbFentJKYxf<cIRoZtAn0i0hC zINefg3+ily2Szi{jM?bN%?7dQk9*9i!=B-Ue8|-*H?%L7frccn1R>XQw|`hJxt@gx zN}_|XUS%nCNbU6@0zej~-AmM8C)KM}IWlfp(^ zvhCC@L2AS9R?vs*GdAuC8oW`!UWkL4+J&AoH*LDvLy4r@Uo?r?;#KU!HRuN3Jl8nR zUuP;|_LF{|ymmta(p>m-A?Q;Jyp zw5htjFMF*xwud6$+>L z?I$~Kk*cmEY^9XOKkG{Ay9&bQS$9#fSZj!`Z=~hOcLjV_zZ`o>_f=KeqvdT;BX40A zey`34W~tdagT=jr;ASz7zv?rFK4&>*{$<=MM(u{ML$pIbMLLB&-73{^MnZ>-gHwW- zgkghWv!AP!6*53xM_7kjhh0Y(o-I{Ocko5ZFrLQyjEKeDhVB`)PZn~kvxPc=N?vvM ztBKx#S;kt%TP9paT}EE6^?T5?KNau6?1>MY3v>yJ4ytO})x4M4{<6)s{l5PP(6KBV zSQdyM_^&6sCqjH!$-hRi0UKrr0vRG2+;^_zWJG8LRYz5aR3})sXe*-(Frqe6+h*>$ z?=draSZZ%MJHCayhetcNc&zA|`8-E*Aa|fkAhHjb(-{vs9dZeZ52^*y;{iP1+~tDd ziQ)<8iI@R7emYa4*a86=(!+0rX~bysLgKfob#rH(;g!23&JGBUa(hB4Y)PXC3kb%^Q&)e_@ z@f%SZ3D?nFLK;2coXP1RYU64{Yr`)?JVH(D#UkhW?7l}*pLqG>nxS=Ah(bO0>;IJ6=I z2rnMTJRbu3GrD80>QbDV-UCbF1NJKdBC542U)8tsf1kt9-af0}<_qE#?|#hJ!=%2_ z$E6v_eQ>^;=4*Syehg8Qrm46BpIRMEP{tuP7BU`~rvH0kE2=Mn&gwxVbq3a+OJxfm)PAPQ?u ziO*@K;5X{AFL|Bl9Z@^y#=rKrCpBpO&e1+vw?y+U{?wdoaq2m1cG8PGcta?ZUNck`!QdMa6)Vjg&>9OY5r zWLxqYTsvUa9Cgd<=v4Z1)800DvLO-`zc^FgWVxzMuIgip)nIS?7JsWiDw~GAw;t3? zl?GL~%EYSvtwybCL3aXC8^0!6_dLoil!bXip59o$!0iU8Uf`8V8 zCn6^EwRPMRY$DhFPwgd^s;Qfkj>L1G$XPIgxvtY{7=yirUO8pt_nPlXL#u^Hyjh!r z;2e_L3p}h_fHJOInD&5G_T+9x>1}QrsBCI#FQe2wdD_y4x3uDoi0>Gfg}^E$y?|+d zVx#YkGtA?rK)!T*v&UchCVu^k-D@^o_~2XKJ?)3ZMPpqH+o>Pg{d>)CGWp};-@WAD z=IOLsVeuS7LIaprf|7C>Rzk7FRlxz?S#5otZKTvDO8a5u3fPSt8?+y9F zhiY}^R2iMU8fB{{w}p0ja&5k9VxGlz^Nk`WIv%hjCI;m5*I!Z*B6uDVLROt1_Uk$N zT{b6tMT|iy&MXG`=vf{)ng}=^o!=38P4c&RUDnN$?|#;?p5JcEnoa5m6ix=dbEYgt zJDHG_M8*#eH;Iqq_*hYgyUm+9QPHdZs&YXc-C5OJ!xGM<|6y0QJjc3bz1LJfDs-0P zt_fQfGS@5bDkzX!9iB_3gkDuNH}}sPuzTz7{UbFeAG*I8o?LeA1Yq>HB&W91Zvw2 zH>RA9#qTJN)X*!!`Ma6QMz3<2RA`+cHB>bAgDaCN2SU}&H8L+$HPmt0sw*oieOtU$ z0VC4tZW_54D!l5baax}|CE$NP+RC4j`}7o=wa(gFkIMy}5f`N0c9M>H?})a_476%p z7#Gy;_Gc?wjwj6LKcQnlL)7okkC1nNy|c;HFDgCSs)N}Pke4ZEfe<{5aS z#;VZg;q}C0)%N&R{CpLlvC@-e+bxxc2UOVYFSTi;X_zy_U9^<`efp&G3m`ZZYavkV~mxTqbZIFIWVYN+~; zDL1e_;=_xv)jfHt`bY6#Lcywl^AM;rR;%2;87}+RKPUS035rc|4 zPKlL@d`c0;((KBFo32m|<9?Ids_L@!MHBsjtE-?YSy{(iu1O9Kedzhm&j4En&A}?q z(WK^~NV_nevwxC*BoK|6eTdiB6sj9!NcSTMMf!w=0 z-xv*b8fV20MBLI*_1xp{SiB1l$e;Z_hJNOm^5oMnS>i7Lm~~}rt+CI3zq!UtsshV@Vm>*&-Nrfvfah; zfaY~061AeO!FtPE3=$t{^uc&O@tN$Y_W>lhMSbEIZ+8i3n0Wxj17*KFk*%Ei?0@sz z{~U@X!!hn>_A!f7qXQ-AG7?6#5bTU+GD-* z^uu^9&=Tz_PvF$&FybP!7$_U}LME`|v;X@dQ4J`o^mzbO{OK>*dn(nqw`ekf6QBK@ zi^LnCEZZYl8`x*R;UbY4DEsG`Ozr{TJn;Z>+oI<4jekA#*)P3F-13WGzXl{7_|U99 zd>x2SC7I$DzZS-B5}twyJ<6nb$rFH%*9(^A+D=r!W<0#$A?m2lUi>BhLugR_&)8iX zz+-#zmFZzSZ#{c!yTy|L{Yc$EUiR|kneCB){0Q4ON%_iJq~G$1B>xE6HyEBae(8lzgp>ur_T}|{fB;03j0;yO7^aqzJz;@JrF{3lui1a{MhSk zXyxhj^*+}fvZFvBy%*a)MKUH z5xOa{G_H=krAig_$3ly`WQ<7_GH=4gQzW4G#1l|<1-A(jy{6k7|KWL(@3nrKcEyrc z!s~D0zcha1nRovnvFN4la}K|;$tm*Tan{&0FRb4llYWC_FjDpCV=!Us$@+0=X^L{z z==FC|B>X6YkIM_V_zrt=TFts%*_`c9aAwYUuH5`CC%WBe3Y=2t>L$=Hw=5E0a%qnm zyhTGT^{_@jEivZNn>u;0g89^q7>E>2Z$Amgdtk}u2$9mO+sM2dY-=pVQbwNC(izuW zNRg6Ep6E}>gC|^M>B)#}q71ev0a(Cpoj8eRIA`)41}vd%N&(KbnF!Prq&7tX%NCks zEaS+nNNdV?R>g?_$>z#_nZsL^U$YWAE68`%e9Cm6VQvv)ghR6kL>0GD(qG-IM`XJo z`-lE;!uQXGzv&SE6@IP#{)_%9y)&ZwaIiC_d(XZz*W*&TGdbW;{}uV-5YUUHQ17wkbJ}$;;?wQdBVzSoL*9VCCVN_Z&-v2o*C%3~ z-=Mr^dD?g{@Y3nm3$!w9U|-WZt#WVoo0zPtUE@35I?cYna4+>6n`~%2i^$#km8-3z zsF|)jLUe7dqb5RaJF?mk=c~DxIyK_m0JNhZ9;JEew4)&&!{3i?i1d~Fk~(4LvLf*} zg?&uRjCn=(@65;QzW~zPZl#7sUk$o3wuUNSMfc>|vGay-g+zck`^t~|L`M+t*--Q; z?UWrJ6m)Gb@D)f6Kjv|OA)tLf_XGQ1WLGO(Gw=y2cg| zS4v6VHxrOnN}bzx6_E62vK;kt2I^7ZkFxKlJ14%%`?KPYIqtU{I(Cm<>~pp0{YhXx zV0!A(V_gC@U&FU4{YkfW4q0aiNXg!}Xp?qGUE6nWlYFP~7|lOmdx~CXeE@Yi=dZJ) zgF>#gyuOm9$?mIoDUhYp@5_0~=cQTh>v$>UrQ`2Qd&wE3Y3*xdvN?`!nU{9bHk$p7 z0p&16HSDtp{P3qc0!|*n1?r#0f2v?xMMcxAkwRKL9*_y#R$~Ne|-O>07ZkN8n#ET*RI!Y44(6yKb+fm#C9yc z_39t}@t9jzJh$+u>X_I#KmQrv?9ndT(Xnp0zHx5wQ0}u1_?PEC)qb=wcCPV|mAzx& z;n>>U#<#Jxq41EFeIT=*gArPtfZzl|6DSk|dxE9FW?*%&D_8++2i61of+fHvU{$a) zSRQP{0B~hZ!E7gM$9!gW<-YY{;C5wB!5u}DmJl#T`eBTDSV!vK7gUEL8(Q4oTStr* z+HZ_Ii5-Wyg&Bu>ggP906M7SVfr5{KkAjc1h08_)6w;&dRpuA*b!@e2)o%4{m1;Hf zH1SmRboP|@wDHva426(+oVy&qtiC+GwA>N!e2(ezJFQ2@Pz#+bSQf~ibh~|iM;0wx zdH}4aWY35=jIhr^R+n}=^PS6t-$p%rAw5KYgch9K^AgVO8TH3HS!AsKQC9De+uQDz z)_p+hipD$u`=Zj(AiW%fuQZLQi>MTXZJOFo=JWKa$1tA6C?rHK(w?>$BBP-y;ZX52 zKX$cpKbl^aGQ{gYEG|3d*J!=CMwNbA_-dc-ZgHn!x}d6OS9JJxfZrtE5Nt#kZer-d zuGNe^LPWOq9Ohf6-c`Yyk?K8egi0YR-*g z*EXU{OGhnvDqm%a+vlu){jsxpTjS2M^80H5%j@v{+@99!J61@NkOMPgU{Wvx<1Z}n z8SisB;SIzleV#vdYOBfb@P87M&!ST zFD|cXEq`<`Eqw?vSL;ZA9JfD-wpk2~{%z;b=Tw;jh&rXFwnWmGJHwl z!@(cLA0=<+R;N(sP-k$}D*p*S|DHGvD17`_*z^dLPPDUM`d1iUXldn~K=WxxM<;}( z7FWT9Rl$JPQKyMu2-Dzz*VGyej0jxeHI1wKBXE?1f$M@6(G$?F(0a1j@$mlfc77u| zWeHfUI4AUeo)@^wdr)6cU}nLI#YsbAmNpG-?vpXDs#9D3;8=}&bLu=;@Qh3Us44Hb zo^ncG+UE7D5taUo^_0Bs=Yb=CF~$K#I6XGJR=&2s9;SPapWMLl(1|{cmFwLcwT=^C zqk0wxFbf9YXXEmIK+g!k5KQ;0FMiV6*nUay*Z;OX|2vJ16#-2nj^z|$_Lc5@8eKI4 z{&(N^UDSTc{6|U1ae9C;bq-Cv0$j4342RA*0#_8_$bJIixRr%)=D32{HHgQ8i92_H zZsDeFoCR(s@9^n&I)W7m9LQry<(Jn3p+&0hD*G2>evrgI9$DYJiUE7kK=UmL=+B~cvY2J`Q+SRv6OW)s*CHNtg%Y(A?t(-fLqT}E->|b!+Z6f~ z`jBk1sk5ll>g{sg5U(ZSzsm}uZ-Z~4Zc_}>3_=ZNPiC_*qSp)HuztINP@OdZ8rgk# z8lnq_b>A%L8^ZxyvYE)I$&BXm{0uiKUVW6A@#FAl(I=Kar4}U?q2fk$M|68RbqZK8 z;>K1-SNjlkd~|&H8IjXN`x$k#bhP+cqm!h233b?YNODqX$C7rEh)UmnW=0?EZX>1l z+y&X{8M0wJIO*u&3HR{}p_7^BY@j-FOajAo1*k73%SU}c;ar?iuu;wyzrFLkAsa8| z-top|wB~Tr$r2u)#!I~|19>QCr`G$41Y(7NK!RxPS{co{4EZaoqod+nPgm0D*0CW- zl4;wVUc&xdKF>Yg5DJ8lZ$ehG>PBeeg&lTii3E!gycUYuYKt-UpsYqbJL<)xW)tGZ z#cI?~rg!~)HS`Hcuzs={nYm7WG1V=k@h943KWr;P`ZkwdP}NV=KmDk!h%MV+Qu;~D z13P}ApG(pT2ZmoFkX3zESEq5Ly`Z_E)ks25vKf(;i~X&s`Viov1goK93|0t1dixuU zm;1swKt)NXtzLIz_gzhv>inBaFIB&ReX#HhKC*09B+{P}Cv-3L(}5n6f`1o%%34 z6Z!ic>%v=mAo;(h{6vYv^AAaxqp~Rx6E3QlT=v zH4`4Z2;+PQ5rkwKnZ@L0PJ#$JxbzXDJL!YICSKi24)F(NOPQ_XI1nYed}}R{O8zlf zL$kULdrmcT#OAUTLFtj)5u)ea`buvSG-HZVk3|h#-w*mOK_W#$&la(VAAvRVB6uYR z(=8{A*?)n-K5*4BK6W1?wSz*Sx6v*m=K^ZL&Oi#iRX^ zL*&swg&Gk%sx1a-A)8+W#xyUO0l<-I=fqC`j>@o=|3iFq+=IdvLiSb zW^#^~BRZx46pQQB=Y+?!HpdFQ8mfwbiqcJj4?I)ek&LtL}2ji!*WlRUu~^H`p_3H@2i`8exk=QB2fvU}^E0rSnY$ z;-OJ?1a3>{nxZf#wvSAf6MO3e4Wz(;XHu}8F%e48hp}RoRd1!Z4^kr#)5#L?l7Dt09wGT&oH-!&p-%^4f!BojUj5CR(Go)86 zY+I1tP~N(vCKbJMqP|rkKEYlr2ecT?019I+24@IO&43QvtlWBwbl-kI4&*+}do1I4 zNe2n-7K?<5bvM%diNuMH)T0F^mQt1Jd8rojPHHyTJzvZ(#efDmNQpQ|i5n%!GDyidNU0Ge$rUAOgA>jl zCFvX`i4-L%JV=QeC7Fd2-o%LZ?>otC3IA_dCs5#S!eiHNS9wsdHT6mu;A(2om|$Cs z_@V)GIfR)fND~7k_v+lFko~tfo^!fh283w8!t1<=HWaflz%EGtQivo-ZJBSWj+|+S zu`>)E;aydx*NQtVhR}3y+4RCY7+~WV?YARkjw2(gat}ey@K8jq=wQZb!43biPf!j!Eo$;8))Dm9`twqIoC zW`?99k3TYBvCg&MPXI`TaJt~;_mm#qW{C!0a8hmsMD?jZelqZ08($2*8krL2#H*Uk_`4yXny+zpT(%hnH6*J@t2mEI`yz#M zON_K+*MTmRX|b7$aM6v6x39nfYrpBzPPIYmk1lr2x!YL}55X9vQDVb4NZamnuHY*9Exm+$x9wRK})rq`C z4Vo5m=DFkYDdkS4Oxco{&0A15Z6-EtST=2{Hf^Ev7SZJscxudSg=s(JSzBUs9onqW zGuh6Z0IPe?O~a^G@x-%aj$%IR5%;Z}XHM9wdt&N52pbEmh1%laukff>%tX8FPhr!5 zyT1dtrdLOq4AW&m3o*Ze@2_@OOw-%8pU`+Ys(Y%u@gksvty3rp4`v|(*jNb~Cz2qF z-9&+#2D=d1HS{YO4s$yEBy5KMc&?L!JK`xavuFPs63rOx$y2;9s^QoYC2;a6sufm` zQ>!o48M#e5qS@yY#w>E~;UMY}CihS1?RWKey?52Z$^^!FoE(Wi-x=m{J0&D{3Vy2dGv?s3A&D2Nw=%8coFk!!mi2wx zskv0)QQ^^eWO~J!z?r~h#bL#*!KuN0kAg7ht-2AeojAE{fAs-Iee@9D&~>)LSt~Y* zNN@x2G9`s#to<_I37WY%i`6)&If~WFI`X};x~-?H6_O{rY~&W@7BTJr5&hFGqTXQH zP`Lel@%tj7#rU(}ct8*KX#(|}tsa{j&x{+J!=0};$B)`NcIDoDmW=zn>Nj-k1|^TX z$M1Tfl%aE_&sJ%@P|VQzPoj>F>19%JQxC1r)`%^qjVu!nr|R(RS3t1Lu}UYI%<)Y5 z(HE>c50>W(ol8-ZGIqROD@Ux=Y?~(XW@}NRIsc}jEFqN%K*eEh`Qc7VvFlsPQ~j-6 zz%m-$Zl?pYiRRYF2Y4{xEI!{CzP3Ob5c*v?@jLRj3V@f5GOCTTqKz`Ejk3LsGO3NS zzKt@#M%m9s8QMl!(q;;7K2OH#(|P&&bbi2McyaEvpPesT&3{;tk9Axo_LfrU&-C=# zf}~lzxkW_9{1gRcC?hD1CWur{-#DMFQ9(Z@VqSjD~!_G0<@-znS~6-}OY-$-Wii*xR!E_VmS9StL(+|K*a= zmnnY|eHZ>_<@KvbIQf|JHvN^?tGd6SXmbAG)DH5a1TcdA@Y|F0E0#ZDcd+3|?cvgu z`KydScX#U6{B7$GZ((xHYTBMJ;$VKH-xQ`j|ytvnv!(U;l zR^X+K`wSxpxZjD=Nq3P@?8CA77`N#8hk7nD(ugY4ijJ(F301}MS8M5AG1VW_1$NKW zi|B{^=+N}+e5 zJM<$_k%>5l@8eiEWV5Q{upEp3=1#@+_8{u|g|m9C^5f5RIEdF=#C*LyFf9yF?0#A9 zviI~Mk82ssS{ikJ;v@axHFzvEO<$o>G~nK*`ydzZ@HF%xyA^_sR%Qhbw#0U z-WC%6Rg{#o(-#0GNE;3A3>O}Zd}^Ql?a0MSkva*lQ4kwO1haN1nQS?T7W0973atGJ z%Trt9Z$sjN&KLzGFvor&I1KQRqyPIA{2=l_{r{(r0shG~9L1bUEEC~79aKsr#Q#4{ zQ2G}9)3Yt547|$mY~z4cOM-2aex-%zpNUqFz8E3o;{xQclJt;GuK>xC{SU#WT)e*f)?G~y28xp zwxN*c(mIebXo+jxtZwRoja(5r4d8kL8-ale{Z+OWIX{MU$=@eNXt9 zfyeywfQIVSv1O*f39q7H`y7nrHsu-#Fdq%iAnV&V+;If z5+6D0jQTblTD@`TPy5B-$>kWONi+I{72il^7ZCMpmW ze;N%B%%r&af)$Ey&qn&P^3*#Qfmr(TmGtW`R`x|JiRV`8`05x04(c(p=9CtYK0A>7 zpQ!KHEy$(C2)qh7ylJAkwG}IIDvkUY(g)T$vB+%PtY#Ybix5YfFTJuhd__X%1kSMz zR%lpR88WfNmW3X6@tZA9v&X)lj2sX#kR(RN{J|!3Qy87pt_KO$O;ME3b8Rj?jY|<_ ze|Ia3E~(e_H1n_zlKGu;O`?qX%6PrZ?$Z~c{!TOZWRs1K_FR;M78$6uu3>_P zQyAypxAB$psp=>u9=Zg|lm_#Zon5M|0d6 zqGI!8{FR(%)?a>lQ~m0C+|A6qVTH?`n}ZW{ zK4fA)qI7w94^`_&3}87@t>5OSUQTcE@Eg46GGDhEDnufoD>RUMiY3!OBB&FB`*->V z4}6SRHwHY6g_k7p^47ya51JPz^1l_9E?aN;#X0S|Hms^`p2ds_IL<}!UnU0XNT?65 zsNVN1N3VeooRaUpC}=tTXqJ5QHq3#JPHU^N7^j1(Hp4+N2Un@isMb$nli-<07@q(y zeV5*2RSR$~rs!N!ZmxragY>nC@-rkehL`a_j+kz5?kq*tdhW@bOlyPwNF^*R+XpV2 z2fi`hSl1j-8ObN8<(9B&Zhjr9&h2FJ=tVP_`M5Mp&veFm;oRwbCqG?X%Wmk&5;tHP z5SI=QH9ef$RH&4_)cnYvP>orB(ASHV9s7*Y!`d4qpX%&c9wogV@yjdD<2)!@R8y_C zF$l44_C^pOBAm-k&5@z%!J;(QJzWbV;g6!SZ4-N4OJHZm;mmf?;j=+`H ztjb%8<4k7tN+numO*cMfnt0EC>*=6fEq&zgxQMF7)L6)kp|E36-7DKY9PoQq@}(w` z)y~*{CY>h@D2one@5-pk*sqIAMr`vOwz>*NVI|(KPW~&OR6c;M{l$9>KWYrQaWM66 z`BSBh4e|VtVfzw^vAGmibG9%UZ`)sw3aHIv4Vl=hMW zUk7G~Re$JhXlbaI0^iVly`d%E)L7|-EN^KnLpFI%eu}k5#g9)c5J;R%M;ymE`!gk7 zte*S95sNd6X?eB9zEp$vUvHmy%5m~V-NP4k&QwPij(rwM=1XSUx=@uc8m*oipq0eP zs>5(x?!<|D4CBz^vh28-vBWPW&-5xpooQv3QP?URUcT9$x6$7IJQ6%{Q~(5%+PcBJk}i=dlyjHyZMC#Wmf_j$l_?o}Sk=oEQkG zz?k&N1ufu$8#%)o2p@z8_st7ozbsp({S?}BnvK0gv$hF!3f;SGIVcvR^@rPz6+9#C z%lTuq3+2n9(Ymn$fq2NxkAvyq@9i%^_Tpk58)?nzcymV68@t>fc{+K04c6m^y788l zK*ZI&-{I$aeI^#32t|)QM|o%7Vz^hnWo6?Yl0YA>M-y*mGM4=FgY2ng-sTNy_Zst# zZArli9Arz|IgMz@d-B(kJA5M1zRj_)uk!P%>(5Bqpt~bO9Irh>q$fC7rmXDcf4*M} z2MvaNK9vr`VJ1Uk!&ZB4n+0&>p}1ImJhYawOrq5T8u*O!cVC@J(AGZB-gCb-sMQ%9 zM@tYoWx1)`dAF-0&HTpcF^6mPznswuAoPLHoB-z`+<7yRduTWG`y9=keFtp77=e&O zuzI=SXywDbG4z9lVXwbyV6e*Vt1`hRxl_0)H=O9OXn*OUm-KVvjkz{8$-?2PCE~2F zuDeZasi(Dj<+_(_rk*VuK3>M=Tk9q210~ar@?G0m)oz8rWa``;gBg$Zl5SLTY6yfz zu?qCgKywNVN#4GrEAq9TD!BziOk^8MP>5|cs*?UWqeAVqw0^I0?N;mxvEt739>l8v zs>HBG_u!R7@sA7}?)Z*;@A6%dLal+>!LZn~vR4l!-CX`M(03XyCD@Nq?(&n(|2V{> z89@FOwD{x{%0M>YGbiSNQCU7;wEw=QECV~AjcUJi`VCCdx85^62M3t2^Lbim!^8j3@$#;7)|{2ZmagrbR!jZ z7prp=YIZi_ZlV=W4)vg+ z7q7`IrMp{Rgx9UO^?5~ocvI-gn6)G7!)or&h8UjkQC-&SS51scUT~#1vb_ot)|MQo)Yq{Nz zj_;dbs%r{&jdO`l!$a2G1jtWBGc#Q%BSt*Gk+||}G|N#%#>Oa%*R$IPTx7Abi7n+3 z(4ddAWc3}As~z09oM!LuK3v>}!%t_VeLO$!j7zR;3PPUh{}?ut?s{*+?auzIkz)Q1 z#6jlKA5!61X7_|Kx5kdDhf}b~FCKg>H=N@_q!JP3tn3xB6R8K{ZV8TB4mz_NUJkpo zR{JT$_wY%x^pB?{JqE^QHZrp%581ym~p0un%<<`j=*Ss7tdp&#BDeu06KT zYT?#sD=ZXoCfV}eNRFm&-&rAgsAewHJjo4C)Mm+Cmh^$!fr}(-Q`OdLE^Gf{m^FEC zU0^6xvEntq;Owg?xGQeoy`Xf@ItP;>vzT*ela<4yzG=do;>us<&WBsRw!;sbTMwcQ zEM@f@hpcVhS~qGanlp-(bkr>;h<4JOekwe(xBtR8Ltt|2tH^c^z9nI@wAG)w_M}L? z$?e8XCnkB(h0K&dhXBuQyz17`WsJzp`C1a8ABJ5D+(J7zd0X!!9H1o(Uge5A<3Non zQ}gqw=_7e<7dwhMGd?nO586p!%lg;*(VtHe1yjss@)N@OGHt7-bO@4(p4k(c@T}Ee zW;N=f&ijbP!xPxREji|x#e%aEkz3s3DZ?2b?bLJZQ?(3>Q;tGYLP`dYHw=VHxDCR3 zep=0xg_(#83S1BC_f1!0q6ziC#NTnWf_?eZ@-6dMe~iE4>{}FCUuBk_3d>x?T`wDC z2y+i=x6+G$OE?j$`^F&iQc6}#rFln`u$=9uIMO^SwFP6w$FjF8&Gmw zofx>&6|XV=0iyQ3bq~BB(j=zs7-B52em%&=R34OxuOq{QJo)R zv)IaYIkai4`48Adrvo|DcKYAUxH^z#9{TzDIfv9IN3`;6c_Y@1%l3YRonO;!=z3|X zFL@~pbv2R^$8i>6a@cVRhjjEQz2Pp1b}2W5x{ns9pMU!cYqe=Mk3Ae6S;PsR4Qw8k z5=^k373M%)^d9QIm1;pk@5r_+@fpS9axjt)rxFy}MWsq!ENYbYm2^e!xqpo0yfkF! zp=9uL_?&Veb5Z7%xAx%7yBc@1QK>lW+Ki6};>XPV zlp77y#o6S>mHVTFavX$@IQxgH{_KwxhU-Sj7oezv;z+G8!nqOp6sTB9~ z-g=rjVjdQEfQWr+l()e2gk^#6Mi*$a8pl{sQOc(x?@ivNQBI8-4Z0rnF3KrVt#{=nZFh@#7DKCW0jK3g>~knYLI}#w zb0bHiWanx?u!?X*9Ue1(w}EGPVALk5pz{rK>$}C1QQF!4@b_{k&be~??=I)ss#r>P zJBU;wf2Bd3&(3C{;xl9Os>5g+3HYAF z0~rbaQLEMQm&6o1jmMtSS~5s!?y^OaLH}GEkDU8-R*QszF^P4kB^~p6Ag`02XVZ>X z=lUjR$*1Xc@eM7!GS1b+EIm~1!%RuVP1OU%h@(&2+|}BNt_%EIt&WU+oiG=RN?sOH z{22*me}Zyv&Uphg8@-TND{g0XdwV_7xLNnRWp>TayO|x9>nqXB8*Pb4cDKe`1TSp( z6b72><9TQBy1K_?_KAYoT2t6tA9_{iXC{^i92T|XSs!YOvxp1j;)XGYOe)V z*Y~MSLuw)+dDGj+2YwFXy{nZPaz@f}+A?Ma4En0F-WAmDj1g(4-dw@uLz#ms=p|#L zt5^1C!m_MiM zw=ZVvsCiyNHWPYJQHOggbZfDpO>TADb9~v`^lH;hhw&-}8b4vRE$6AVt(i~wwtmga zL_WRxWwXa)9;Cvg+i`98FBrLGyE>vOM`u9nBK!=;v?E_#b_2@F-frqf-& zyl(!m!v*WPMrzXIUj4FaA{obOOb|i8GqVzfq-(YX8>@dUl*^FZTH&=x3?QmINlYm9 z;7@dim=AHEHmFy{rk{{`ar_QzBrW$z_|xbZO>nR_4ri7+)b@*Gb;0 zyC%;~Gnjv(J^xfz{&8YH&4+xdk^GaD`P6%ifz)^FxY_H$*SRgF2vPhD2kfoMQdMWH z48K2~(94ifX-D(|R=TH)r4>CLh+MxA^2-|4 z00+5UQEm(1fC4z601k4yr`#WagWSd`%K0B|4y97q5M62O53aFF{liu{lO4kUmB3E)5iIFOVMFuCvf{kUKd zr2`D2bbvvW4lucYqud{*0}P^c{Mq+VZcFI^lgA7c<-hLdB!^2`NS%@AC30XeiRt{bvjeqNn?R$xh_Hi={i)-%0&7<Lib folder. + * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit) + * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit) + * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit) + * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on) + * - arm_cortexM7l_math.lib (Cortex-M7, Little endian) + * - arm_cortexM7b_math.lib (Cortex-M7, Big endian) + * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit) + * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit) + * - arm_cortexM4l_math.lib (Cortex-M4, Little endian) + * - arm_cortexM4b_math.lib (Cortex-M4, Big endian) + * - arm_cortexM3l_math.lib (Cortex-M3, Little endian) + * - arm_cortexM3b_math.lib (Cortex-M3, Big endian) + * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian) + * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian) + * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian) + * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian) + * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point Unit) + * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions) + * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precision Floating Point Unit) + * + * The library functions are declared in the public file arm_math.h which is placed in the Include folder. + * Simply include this file and link the appropriate library in the application and begin calling the library functions. The Library supports single + * public header file arm_math.h for Cortex-M cores with little endian and big endian. Same header file will be used for floating point unit(FPU) variants. + * Define the appropriate preprocessor macro ARM_MATH_CM7 or ARM_MATH_CM4 or ARM_MATH_CM3 or + * ARM_MATH_CM0 or ARM_MATH_CM0PLUS depending on the target processor in the application. + * For Armv8-M cores define preprocessor macro ARM_MATH_ARMV8MBL or ARM_MATH_ARMV8MML. + * Set preprocessor macro __DSP_PRESENT if Armv8-M Mainline core supports DSP instructions. + * + * + * Examples + * -------- + * + * The library ships with a number of examples which demonstrate how to use the library functions. + * + * Toolchain Support + * ------------ + * + * The library has been developed and tested with MDK version 5.14.0.0 + * The library is being tested in GCC and IAR toolchains and updates on this activity will be made available shortly. + * + * Building the Library + * ------------ + * + * The library installer contains a project file to rebuild libraries on MDK toolchain in the CMSIS\\DSP_Lib\\Source\\ARM folder. + * - arm_cortexM_math.uvprojx + * + * + * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecting a specific target, and defining the optional preprocessor macros detailed above. + * + * Preprocessor Macros + * ------------ + * + * Each library project have different preprocessor macros. + * + * - UNALIGNED_SUPPORT_DISABLE: + * + * Define macro UNALIGNED_SUPPORT_DISABLE, If the silicon does not support unaligned memory access + * + * - ARM_MATH_BIG_ENDIAN: + * + * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default library builds for little endian targets. + * + * - ARM_MATH_MATRIX_CHECK: + * + * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices + * + * - ARM_MATH_ROUNDING: + * + * Define macro ARM_MATH_ROUNDING for rounding on support functions + * + * - ARM_MATH_CMx: + * + * Define macro ARM_MATH_CM4 for building the library on Cortex-M4 target, ARM_MATH_CM3 for building library on Cortex-M3 target + * and ARM_MATH_CM0 for building library on Cortex-M0 target, ARM_MATH_CM0PLUS for building library on Cortex-M0+ target, and + * ARM_MATH_CM7 for building the library on cortex-M7. + * + * - ARM_MATH_ARMV8MxL: + * + * Define macro ARM_MATH_ARMV8MBL for building the library on Armv8-M Baseline target, ARM_MATH_ARMV8MML for building library + * on Armv8-M Mainline target. + * + * - __FPU_PRESENT: + * + * Initialize macro __FPU_PRESENT = 1 when building on FPU supported Targets. Enable this macro for floating point libraries. + * + * - __DSP_PRESENT: + * + * Initialize macro __DSP_PRESENT = 1 when Armv8-M Mainline core supports DSP instructions. + * + *
    + * CMSIS-DSP in ARM::CMSIS Pack + * ----------------------------- + * + * The following files relevant to CMSIS-DSP are present in the ARM::CMSIS Pack directories: + * |File/Folder |Content | + * |------------------------------|------------------------------------------------------------------------| + * |\b CMSIS\\Documentation\\DSP | This documentation | + * |\b CMSIS\\DSP_Lib | Software license agreement (license.txt) | + * |\b CMSIS\\DSP_Lib\\Examples | Example projects demonstrating the usage of the library functions | + * |\b CMSIS\\DSP_Lib\\Source | Source files for rebuilding the library | + * + *
    + * Revision History of CMSIS-DSP + * ------------ + * Please refer to \ref ChangeLog_pg. + * + * Copyright Notice + * ------------ + * + * Copyright (C) 2010-2015 Arm Limited. All rights reserved. + */ + + +/** + * @defgroup groupMath Basic Math Functions + */ + +/** + * @defgroup groupFastMath Fast Math Functions + * This set of functions provides a fast approximation to sine, cosine, and square root. + * As compared to most of the other functions in the CMSIS math library, the fast math functions + * operate on individual values and not arrays. + * There are separate functions for Q15, Q31, and floating-point data. + * + */ + +/** + * @defgroup groupCmplxMath Complex Math Functions + * This set of functions operates on complex data vectors. + * The data in the complex arrays is stored in an interleaved fashion + * (real, imag, real, imag, ...). + * In the API functions, the number of samples in a complex array refers + * to the number of complex values; the array contains twice this number of + * real values. + */ + +/** + * @defgroup groupFilters Filtering Functions + */ + +/** + * @defgroup groupMatrix Matrix Functions + * + * This set of functions provides basic matrix math operations. + * The functions operate on matrix data structures. For example, + * the type + * definition for the floating-point matrix structure is shown + * below: + * 
    + *     typedef struct
+ *     {
+ *       uint16_t numRows;     // number of rows of the matrix.
+ *       uint16_t numCols;     // number of columns of the matrix.
+ *       float32_t *pData;     // points to the data of the matrix.
+ *     } arm_matrix_instance_f32;
+ *
    + * There are similar definitions for Q15 and Q31 data types. + * + * The structure specifies the size of the matrix and then points to + * an array of data. The array is of size numRows X numCols + * and the values are arranged in row order. That is, the + * matrix element (i, j) is stored at: + * 
    + *     pData[i*numCols + j]
+ *
    + * + * \par Init Functions + * There is an associated initialization function for each type of matrix + * data structure. + * The initialization function sets the values of the internal structure fields. + * Refer to the function arm_mat_init_f32(), arm_mat_init_q31() + * and arm_mat_init_q15() for floating-point, Q31 and Q15 types, respectively. + * + * \par + * Use of the initialization function is optional. However, if initialization function is used + * then the instance structure cannot be placed into a const data section. + * To place the instance structure in a const data + * section, manually initialize the data structure. For example: + * 
    + * arm_matrix_instance_f32 S = {nRows, nColumns, pData};
+ * arm_matrix_instance_q31 S = {nRows, nColumns, pData};
+ * arm_matrix_instance_q15 S = {nRows, nColumns, pData};
+ *
    + * where nRows specifies the number of rows, nColumns + * specifies the number of columns, and pData points to the + * data array. + * + * \par Size Checking + * By default all of the matrix functions perform size checking on the input and + * output matrices. For example, the matrix addition function verifies that the + * two input matrices and the output matrix all have the same number of rows and + * columns. If the size check fails the functions return: + * 
    + *     ARM_MATH_SIZE_MISMATCH
+ *
    + * Otherwise the functions return + * 
    + *     ARM_MATH_SUCCESS
+ *
    + * There is some overhead associated with this matrix size checking. + * The matrix size checking is enabled via the \#define + * 
    + *     ARM_MATH_MATRIX_CHECK
+ *
    + * within the library project settings. By default this macro is defined + * and size checking is enabled. By changing the project settings and + * undefining this macro size checking is eliminated and the functions + * run a bit faster. With size checking disabled the functions always + * return ARM_MATH_SUCCESS. + */ + +/** + * @defgroup groupTransforms Transform Functions + */ + +/** + * @defgroup groupController Controller Functions + */ + +/** + * @defgroup groupStats Statistics Functions + */ +/** + * @defgroup groupSupport Support Functions + */ + +/** + * @defgroup groupInterpolation Interpolation Functions + * These functions perform 1- and 2-dimensional interpolation of data. + * Linear interpolation is used for 1-dimensional data and + * bilinear interpolation is used for 2-dimensional data. + */ + +/** + * @defgroup groupExamples Examples + */ +#ifndef _ARM_MATH_H +#define _ARM_MATH_H + +/* Compiler specific diagnostic adjustment */ +#if defined ( __CC_ARM ) + +#elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 ) + +#elif defined ( __GNUC__ ) +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" + +#elif defined ( __ICCARM__ ) + +#elif defined ( __TI_ARM__ ) + +#elif defined ( __CSMC__ ) + +#elif defined ( __TASKING__ ) + +#else + #error Unknown compiler +#endif + + +#define __CMSIS_GENERIC /* disable NVIC and Systick functions */ + +#if defined(ARM_MATH_CM7) + #include "core_cm7.h" + #define ARM_MATH_DSP +#elif defined (ARM_MATH_CM4) + #include "core_cm4.h" + #define ARM_MATH_DSP +#elif defined (ARM_MATH_CM3) + #include "core_cm3.h" +#elif defined (ARM_MATH_CM0) + #include "core_cm0.h" + #define ARM_MATH_CM0_FAMILY +#elif defined (ARM_MATH_CM0PLUS) + #include "core_cm0plus.h" + #define ARM_MATH_CM0_FAMILY +#elif defined (ARM_MATH_ARMV8MBL) + #include "core_armv8mbl.h" + #define ARM_MATH_CM0_FAMILY +#elif defined (ARM_MATH_ARMV8MML) + #include "core_armv8mml.h" + #if (defined (__DSP_PRESENT) && (__DSP_PRESENT == 1)) + #define ARM_MATH_DSP + #endif +#else + #error "Define according the used Cortex core ARM_MATH_CM7, ARM_MATH_CM4, ARM_MATH_CM3, ARM_MATH_CM0PLUS, ARM_MATH_CM0, ARM_MATH_ARMV8MBL, ARM_MATH_ARMV8MML" +#endif + +#undef __CMSIS_GENERIC /* enable NVIC and Systick functions */ +#include "string.h" +#include "math.h" +#ifdef __cplusplus +extern "C" +{ +#endif + + + /** + * @brief Macros required for reciprocal calculation in Normalized LMS + */ + +#define DELTA_Q31 (0x100) +#define DELTA_Q15 0x5 +#define INDEX_MASK 0x0000003F +#ifndef PI + #define PI 3.14159265358979f +#endif + + /** + * @brief Macros required for SINE and COSINE Fast math approximations + */ + +#define FAST_MATH_TABLE_SIZE 512 +#define FAST_MATH_Q31_SHIFT (32 - 10) +#define FAST_MATH_Q15_SHIFT (16 - 10) +#define CONTROLLER_Q31_SHIFT (32 - 9) +#define TABLE_SPACING_Q31 0x400000 +#define TABLE_SPACING_Q15 0x80 + + /** + * @brief Macros required for SINE and COSINE Controller functions + */ + /* 1.31(q31) Fixed value of 2/360 */ + /* -1 to +1 is divided into 360 values so total spacing is (2/360) */ +#define INPUT_SPACING 0xB60B61 + + /** + * @brief Macro for Unaligned Support + */ +#ifndef UNALIGNED_SUPPORT_DISABLE + #define ALIGN4 +#else + #if defined (__GNUC__) + #define ALIGN4 __attribute__((aligned(4))) + #else + #define ALIGN4 __align(4) + #endif +#endif /* #ifndef UNALIGNED_SUPPORT_DISABLE */ + + /** + * @brief Error status returned by some functions in the library. + */ + + typedef enum + { + ARM_MATH_SUCCESS = 0, /**< No error */ + ARM_MATH_ARGUMENT_ERROR = -1, /**< One or more arguments are incorrect */ + ARM_MATH_LENGTH_ERROR = -2, /**< Length of data buffer is incorrect */ + ARM_MATH_SIZE_MISMATCH = -3, /**< Size of matrices is not compatible with the operation. */ + ARM_MATH_NANINF = -4, /**< Not-a-number (NaN) or infinity is generated */ + ARM_MATH_SINGULAR = -5, /**< Generated by matrix inversion if the input matrix is singular and cannot be inverted. */ + ARM_MATH_TEST_FAILURE = -6 /**< Test Failed */ + } arm_status; + + /** + * @brief 8-bit fractional data type in 1.7 format. + */ + typedef int8_t q7_t; + + /** + * @brief 16-bit fractional data type in 1.15 format. + */ + typedef int16_t q15_t; + + /** + * @brief 32-bit fractional data type in 1.31 format. + */ + typedef int32_t q31_t; + + /** + * @brief 64-bit fractional data type in 1.63 format. + */ + typedef int64_t q63_t; + + /** + * @brief 32-bit floating-point type definition. + */ + typedef float float32_t; + + /** + * @brief 64-bit floating-point type definition. + */ + typedef double float64_t; + + /** + * @brief definition to read/write two 16 bit values. + */ +#if defined ( __CC_ARM ) + #define __SIMD32_TYPE int32_t __packed + #define CMSIS_UNUSED __attribute__((unused)) + #define CMSIS_INLINE __attribute__((always_inline)) + +#elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 ) + #define __SIMD32_TYPE int32_t + #define CMSIS_UNUSED __attribute__((unused)) + #define CMSIS_INLINE __attribute__((always_inline)) + +#elif defined ( __GNUC__ ) + #define __SIMD32_TYPE int32_t + #define CMSIS_UNUSED __attribute__((unused)) + #define CMSIS_INLINE __attribute__((always_inline)) + +#elif defined ( __ICCARM__ ) + #define __SIMD32_TYPE int32_t __packed + #define CMSIS_UNUSED + #define CMSIS_INLINE + +#elif defined ( __TI_ARM__ ) + #define __SIMD32_TYPE int32_t + #define CMSIS_UNUSED __attribute__((unused)) + #define CMSIS_INLINE + +#elif defined ( __CSMC__ ) + #define __SIMD32_TYPE int32_t + #define CMSIS_UNUSED + #define CMSIS_INLINE + +#elif defined ( __TASKING__ ) + #define __SIMD32_TYPE __unaligned int32_t + #define CMSIS_UNUSED + #define CMSIS_INLINE + +#else + #error Unknown compiler +#endif + +#define __SIMD32(addr) (*(__SIMD32_TYPE **) & (addr)) +#define __SIMD32_CONST(addr) ((__SIMD32_TYPE *)(addr)) +#define _SIMD32_OFFSET(addr) (*(__SIMD32_TYPE *) (addr)) +#define __SIMD64(addr) (*(int64_t **) & (addr)) + +#if !defined (ARM_MATH_DSP) + /** + * @brief definition to pack two 16 bit values. + */ +#define __PKHBT(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0x0000FFFF) | \ + (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000) ) +#define __PKHTB(ARG1, ARG2, ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0xFFFF0000) | \ + (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF) ) + +#endif /* !defined (ARM_MATH_DSP) */ + + /** + * @brief definition to pack four 8 bit values. + */ +#ifndef ARM_MATH_BIG_ENDIAN + +#define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v0) << 0) & (int32_t)0x000000FF) | \ + (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | \ + (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | \ + (((int32_t)(v3) << 24) & (int32_t)0xFF000000) ) +#else + +#define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v3) << 0) & (int32_t)0x000000FF) | \ + (((int32_t)(v2) << 8) & (int32_t)0x0000FF00) | \ + (((int32_t)(v1) << 16) & (int32_t)0x00FF0000) | \ + (((int32_t)(v0) << 24) & (int32_t)0xFF000000) ) + +#endif + + + /** + * @brief Clips Q63 to Q31 values. + */ + CMSIS_INLINE __STATIC_INLINE q31_t clip_q63_to_q31( + q63_t x) + { + return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ? + ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x; + } + + /** + * @brief Clips Q63 to Q15 values. + */ + CMSIS_INLINE __STATIC_INLINE q15_t clip_q63_to_q15( + q63_t x) + { + return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ? + ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15); + } + + /** + * @brief Clips Q31 to Q7 values. + */ + CMSIS_INLINE __STATIC_INLINE q7_t clip_q31_to_q7( + q31_t x) + { + return ((q31_t) (x >> 24) != ((q31_t) x >> 23)) ? + ((0x7F ^ ((q7_t) (x >> 31)))) : (q7_t) x; + } + + /** + * @brief Clips Q31 to Q15 values. + */ + CMSIS_INLINE __STATIC_INLINE q15_t clip_q31_to_q15( + q31_t x) + { + return ((q31_t) (x >> 16) != ((q31_t) x >> 15)) ? + ((0x7FFF ^ ((q15_t) (x >> 31)))) : (q15_t) x; + } + + /** + * @brief Multiplies 32 X 64 and returns 32 bit result in 2.30 format. + */ + + CMSIS_INLINE __STATIC_INLINE q63_t mult32x64( + q63_t x, + q31_t y) + { + return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) + + (((q63_t) (x >> 32) * y))); + } + + /** + * @brief Function to Calculates 1/in (reciprocal) value of Q31 Data type. + */ + + CMSIS_INLINE __STATIC_INLINE uint32_t arm_recip_q31( + q31_t in, + q31_t * dst, + q31_t * pRecipTable) + { + q31_t out; + uint32_t tempVal; + uint32_t index, i; + uint32_t signBits; + + if (in > 0) + { + signBits = ((uint32_t) (__CLZ( in) - 1)); + } + else + { + signBits = ((uint32_t) (__CLZ(-in) - 1)); + } + + /* Convert input sample to 1.31 format */ + in = (in << signBits); + + /* calculation of index for initial approximated Val */ + index = (uint32_t)(in >> 24); + index = (index & INDEX_MASK); + + /* 1.31 with exp 1 */ + out = pRecipTable[index]; + + /* calculation of reciprocal value */ + /* running approximation for two iterations */ + for (i = 0U; i < 2U; i++) + { + tempVal = (uint32_t) (((q63_t) in * out) >> 31); + tempVal = 0x7FFFFFFFu - tempVal; + /* 1.31 with exp 1 */ + /* out = (q31_t) (((q63_t) out * tempVal) >> 30); */ + out = clip_q63_to_q31(((q63_t) out * tempVal) >> 30); + } + + /* write output */ + *dst = out; + + /* return num of signbits of out = 1/in value */ + return (signBits + 1U); + } + + + /** + * @brief Function to Calculates 1/in (reciprocal) value of Q15 Data type. + */ + CMSIS_INLINE __STATIC_INLINE uint32_t arm_recip_q15( + q15_t in, + q15_t * dst, + q15_t * pRecipTable) + { + q15_t out = 0; + uint32_t tempVal = 0; + uint32_t index = 0, i = 0; + uint32_t signBits = 0; + + if (in > 0) + { + signBits = ((uint32_t)(__CLZ( in) - 17)); + } + else + { + signBits = ((uint32_t)(__CLZ(-in) - 17)); + } + + /* Convert input sample to 1.15 format */ + in = (in << signBits); + + /* calculation of index for initial approximated Val */ + index = (uint32_t)(in >> 8); + index = (index & INDEX_MASK); + + /* 1.15 with exp 1 */ + out = pRecipTable[index]; + + /* calculation of reciprocal value */ + /* running approximation for two iterations */ + for (i = 0U; i < 2U; i++) + { + tempVal = (uint32_t) (((q31_t) in * out) >> 15); + tempVal = 0x7FFFu - tempVal; + /* 1.15 with exp 1 */ + out = (q15_t) (((q31_t) out * tempVal) >> 14); + /* out = clip_q31_to_q15(((q31_t) out * tempVal) >> 14); */ + } + + /* write output */ + *dst = out; + + /* return num of signbits of out = 1/in value */ + return (signBits + 1); + } + + +/* + * @brief C custom defined intrinsic function for M3 and M0 processors + */ +#if !defined (ARM_MATH_DSP) + + /* + * @brief C custom defined QADD8 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __QADD8( + uint32_t x, + uint32_t y) + { + q31_t r, s, t, u; + + r = __SSAT(((((q31_t)x << 24) >> 24) + (((q31_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF; + s = __SSAT(((((q31_t)x << 16) >> 24) + (((q31_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF; + t = __SSAT(((((q31_t)x << 8) >> 24) + (((q31_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF; + u = __SSAT(((((q31_t)x ) >> 24) + (((q31_t)y ) >> 24)), 8) & (int32_t)0x000000FF; + + return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r ))); + } + + + /* + * @brief C custom defined QSUB8 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __QSUB8( + uint32_t x, + uint32_t y) + { + q31_t r, s, t, u; + + r = __SSAT(((((q31_t)x << 24) >> 24) - (((q31_t)y << 24) >> 24)), 8) & (int32_t)0x000000FF; + s = __SSAT(((((q31_t)x << 16) >> 24) - (((q31_t)y << 16) >> 24)), 8) & (int32_t)0x000000FF; + t = __SSAT(((((q31_t)x << 8) >> 24) - (((q31_t)y << 8) >> 24)), 8) & (int32_t)0x000000FF; + u = __SSAT(((((q31_t)x ) >> 24) - (((q31_t)y ) >> 24)), 8) & (int32_t)0x000000FF; + + return ((uint32_t)((u << 24) | (t << 16) | (s << 8) | (r ))); + } + + + /* + * @brief C custom defined QADD16 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __QADD16( + uint32_t x, + uint32_t y) + { +/* q31_t r, s; without initialisation 'arm_offset_q15 test' fails but 'intrinsic' tests pass! for armCC */ + q31_t r = 0, s = 0; + + r = __SSAT(((((q31_t)x << 16) >> 16) + (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF; + s = __SSAT(((((q31_t)x ) >> 16) + (((q31_t)y ) >> 16)), 16) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SHADD16 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SHADD16( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = (((((q31_t)x << 16) >> 16) + (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF; + s = (((((q31_t)x ) >> 16) + (((q31_t)y ) >> 16)) >> 1) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined QSUB16 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __QSUB16( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = __SSAT(((((q31_t)x << 16) >> 16) - (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF; + s = __SSAT(((((q31_t)x ) >> 16) - (((q31_t)y ) >> 16)), 16) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SHSUB16 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SHSUB16( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = (((((q31_t)x << 16) >> 16) - (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF; + s = (((((q31_t)x ) >> 16) - (((q31_t)y ) >> 16)) >> 1) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined QASX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __QASX( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = __SSAT(((((q31_t)x << 16) >> 16) - (((q31_t)y ) >> 16)), 16) & (int32_t)0x0000FFFF; + s = __SSAT(((((q31_t)x ) >> 16) + (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SHASX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SHASX( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = (((((q31_t)x << 16) >> 16) - (((q31_t)y ) >> 16)) >> 1) & (int32_t)0x0000FFFF; + s = (((((q31_t)x ) >> 16) + (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined QSAX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __QSAX( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = __SSAT(((((q31_t)x << 16) >> 16) + (((q31_t)y ) >> 16)), 16) & (int32_t)0x0000FFFF; + s = __SSAT(((((q31_t)x ) >> 16) - (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SHSAX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SHSAX( + uint32_t x, + uint32_t y) + { + q31_t r, s; + + r = (((((q31_t)x << 16) >> 16) + (((q31_t)y ) >> 16)) >> 1) & (int32_t)0x0000FFFF; + s = (((((q31_t)x ) >> 16) - (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF; + + return ((uint32_t)((s << 16) | (r ))); + } + + + /* + * @brief C custom defined SMUSDX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMUSDX( + uint32_t x, + uint32_t y) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) - + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) )); + } + + /* + * @brief C custom defined SMUADX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMUADX( + uint32_t x, + uint32_t y) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) )); + } + + + /* + * @brief C custom defined QADD for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE int32_t __QADD( + int32_t x, + int32_t y) + { + return ((int32_t)(clip_q63_to_q31((q63_t)x + (q31_t)y))); + } + + + /* + * @brief C custom defined QSUB for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE int32_t __QSUB( + int32_t x, + int32_t y) + { + return ((int32_t)(clip_q63_to_q31((q63_t)x - (q31_t)y))); + } + + + /* + * @brief C custom defined SMLAD for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMLAD( + uint32_t x, + uint32_t y, + uint32_t sum) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y ) >> 16)) + + ( ((q31_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMLADX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMLADX( + uint32_t x, + uint32_t y, + uint32_t sum) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) + + ( ((q31_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMLSDX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMLSDX( + uint32_t x, + uint32_t y, + uint32_t sum) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) - + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) + + ( ((q31_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMLALD for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint64_t __SMLALD( + uint32_t x, + uint32_t y, + uint64_t sum) + { +/* return (sum + ((q15_t) (x >> 16) * (q15_t) (y >> 16)) + ((q15_t) x * (q15_t) y)); */ + return ((uint64_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y ) >> 16)) + + ( ((q63_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMLALDX for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint64_t __SMLALDX( + uint32_t x, + uint32_t y, + uint64_t sum) + { +/* return (sum + ((q15_t) (x >> 16) * (q15_t) y)) + ((q15_t) x * (q15_t) (y >> 16)); */ + return ((uint64_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y ) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y << 16) >> 16)) + + ( ((q63_t)sum ) ) )); + } + + + /* + * @brief C custom defined SMUAD for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMUAD( + uint32_t x, + uint32_t y) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) + + ((((q31_t)x ) >> 16) * (((q31_t)y ) >> 16)) )); + } + + + /* + * @brief C custom defined SMUSD for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SMUSD( + uint32_t x, + uint32_t y) + { + return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y << 16) >> 16)) - + ((((q31_t)x ) >> 16) * (((q31_t)y ) >> 16)) )); + } + + + /* + * @brief C custom defined SXTB16 for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE uint32_t __SXTB16( + uint32_t x) + { + return ((uint32_t)(((((q31_t)x << 24) >> 24) & (q31_t)0x0000FFFF) | + ((((q31_t)x << 8) >> 8) & (q31_t)0xFFFF0000) )); + } + + /* + * @brief C custom defined SMMLA for M3 and M0 processors + */ + CMSIS_INLINE __STATIC_INLINE int32_t __SMMLA( + int32_t x, + int32_t y, + int32_t sum) + { + return (sum + (int32_t) (((int64_t) x * y) >> 32)); + } + +#endif /* !defined (ARM_MATH_DSP) */ + + + /** + * @brief Instance structure for the Q7 FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + q7_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q7_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + } arm_fir_instance_q7; + + /** + * @brief Instance structure for the Q15 FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + } arm_fir_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + } arm_fir_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of filter coefficients in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + } arm_fir_instance_f32; + + + /** + * @brief Processing function for the Q7 FIR filter. + * @param[in] S points to an instance of the Q7 FIR filter structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_q7( + const arm_fir_instance_q7 * S, + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q7 FIR filter. + * @param[in,out] S points to an instance of the Q7 FIR structure. + * @param[in] numTaps Number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of samples that are processed. + */ + void arm_fir_init_q7( + arm_fir_instance_q7 * S, + uint16_t numTaps, + q7_t * pCoeffs, + q7_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 FIR filter. + * @param[in] S points to an instance of the Q15 FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_q15( + const arm_fir_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the fast Q15 FIR filter for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q15 FIR filter structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_fast_q15( + const arm_fir_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 FIR filter. + * @param[in,out] S points to an instance of the Q15 FIR filter structure. + * @param[in] numTaps Number of filter coefficients in the filter. Must be even and greater than or equal to 4. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of samples that are processed at a time. + * @return The function returns ARM_MATH_SUCCESS if initialization was successful or ARM_MATH_ARGUMENT_ERROR if + * numTaps is not a supported value. + */ + arm_status arm_fir_init_q15( + arm_fir_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 FIR filter. + * @param[in] S points to an instance of the Q31 FIR filter structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_q31( + const arm_fir_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the fast Q31 FIR filter for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q31 FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_fast_q31( + const arm_fir_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 FIR filter. + * @param[in,out] S points to an instance of the Q31 FIR structure. + * @param[in] numTaps Number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of samples that are processed at a time. + */ + void arm_fir_init_q31( + arm_fir_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the floating-point FIR filter. + * @param[in] S points to an instance of the floating-point FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_f32( + const arm_fir_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point FIR filter. + * @param[in,out] S points to an instance of the floating-point FIR filter structure. + * @param[in] numTaps Number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of samples that are processed at a time. + */ + void arm_fir_init_f32( + arm_fir_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 Biquad cascade filter. + */ + typedef struct + { + int8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + q15_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ + q15_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ + int8_t postShift; /**< Additional shift, in bits, applied to each output sample. */ + } arm_biquad_casd_df1_inst_q15; + + /** + * @brief Instance structure for the Q31 Biquad cascade filter. + */ + typedef struct + { + uint32_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + q31_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ + q31_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ + uint8_t postShift; /**< Additional shift, in bits, applied to each output sample. */ + } arm_biquad_casd_df1_inst_q31; + + /** + * @brief Instance structure for the floating-point Biquad cascade filter. + */ + typedef struct + { + uint32_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float32_t *pState; /**< Points to the array of state coefficients. The array is of length 4*numStages. */ + float32_t *pCoeffs; /**< Points to the array of coefficients. The array is of length 5*numStages. */ + } arm_biquad_casd_df1_inst_f32; + + + /** + * @brief Processing function for the Q15 Biquad cascade filter. + * @param[in] S points to an instance of the Q15 Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_q15( + const arm_biquad_casd_df1_inst_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 Biquad cascade filter. + * @param[in,out] S points to an instance of the Q15 Biquad cascade structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] postShift Shift to be applied to the output. Varies according to the coefficients format + */ + void arm_biquad_cascade_df1_init_q15( + arm_biquad_casd_df1_inst_q15 * S, + uint8_t numStages, + q15_t * pCoeffs, + q15_t * pState, + int8_t postShift); + + + /** + * @brief Fast but less precise processing function for the Q15 Biquad cascade filter for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q15 Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_fast_q15( + const arm_biquad_casd_df1_inst_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 Biquad cascade filter + * @param[in] S points to an instance of the Q31 Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_q31( + const arm_biquad_casd_df1_inst_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fast but less precise processing function for the Q31 Biquad cascade filter for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q31 Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_fast_q31( + const arm_biquad_casd_df1_inst_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 Biquad cascade filter. + * @param[in,out] S points to an instance of the Q31 Biquad cascade structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] postShift Shift to be applied to the output. Varies according to the coefficients format + */ + void arm_biquad_cascade_df1_init_q31( + arm_biquad_casd_df1_inst_q31 * S, + uint8_t numStages, + q31_t * pCoeffs, + q31_t * pState, + int8_t postShift); + + + /** + * @brief Processing function for the floating-point Biquad cascade filter. + * @param[in] S points to an instance of the floating-point Biquad cascade structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df1_f32( + const arm_biquad_casd_df1_inst_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point Biquad cascade filter. + * @param[in,out] S points to an instance of the floating-point Biquad cascade structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + */ + void arm_biquad_cascade_df1_init_f32( + arm_biquad_casd_df1_inst_f32 * S, + uint8_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + /** + * @brief Instance structure for the floating-point matrix structure. + */ + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + float32_t *pData; /**< points to the data of the matrix. */ + } arm_matrix_instance_f32; + + + /** + * @brief Instance structure for the floating-point matrix structure. + */ + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + float64_t *pData; /**< points to the data of the matrix. */ + } arm_matrix_instance_f64; + + /** + * @brief Instance structure for the Q15 matrix structure. + */ + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + q15_t *pData; /**< points to the data of the matrix. */ + } arm_matrix_instance_q15; + + /** + * @brief Instance structure for the Q31 matrix structure. + */ + typedef struct + { + uint16_t numRows; /**< number of rows of the matrix. */ + uint16_t numCols; /**< number of columns of the matrix. */ + q31_t *pData; /**< points to the data of the matrix. */ + } arm_matrix_instance_q31; + + + /** + * @brief Floating-point matrix addition. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_add_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix addition. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_add_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst); + + + /** + * @brief Q31 matrix addition. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_add_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point, complex, matrix multiplication. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_cmplx_mult_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15, complex, matrix multiplication. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_cmplx_mult_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst, + q15_t * pScratch); + + + /** + * @brief Q31, complex, matrix multiplication. + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_cmplx_mult_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix transpose. + * @param[in] pSrc points to the input matrix + * @param[out] pDst points to the output matrix + * @return The function returns either ARM_MATH_SIZE_MISMATCH + * or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_trans_f32( + const arm_matrix_instance_f32 * pSrc, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix transpose. + * @param[in] pSrc points to the input matrix + * @param[out] pDst points to the output matrix + * @return The function returns either ARM_MATH_SIZE_MISMATCH + * or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_trans_q15( + const arm_matrix_instance_q15 * pSrc, + arm_matrix_instance_q15 * pDst); + + + /** + * @brief Q31 matrix transpose. + * @param[in] pSrc points to the input matrix + * @param[out] pDst points to the output matrix + * @return The function returns either ARM_MATH_SIZE_MISMATCH + * or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_trans_q31( + const arm_matrix_instance_q31 * pSrc, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix multiplication + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix multiplication + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @param[in] pState points to the array for storing intermediate results + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst, + q15_t * pState); + + + /** + * @brief Q15 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @param[in] pState points to the array for storing intermediate results + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_fast_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst, + q15_t * pState); + + + /** + * @brief Q31 matrix multiplication + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Q31 matrix multiplication (fast variant) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_mult_fast_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix subtraction + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_sub_f32( + const arm_matrix_instance_f32 * pSrcA, + const arm_matrix_instance_f32 * pSrcB, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix subtraction + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_sub_q15( + const arm_matrix_instance_q15 * pSrcA, + const arm_matrix_instance_q15 * pSrcB, + arm_matrix_instance_q15 * pDst); + + + /** + * @brief Q31 matrix subtraction + * @param[in] pSrcA points to the first input matrix structure + * @param[in] pSrcB points to the second input matrix structure + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_sub_q31( + const arm_matrix_instance_q31 * pSrcA, + const arm_matrix_instance_q31 * pSrcB, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Floating-point matrix scaling. + * @param[in] pSrc points to the input matrix + * @param[in] scale scale factor + * @param[out] pDst points to the output matrix + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_scale_f32( + const arm_matrix_instance_f32 * pSrc, + float32_t scale, + arm_matrix_instance_f32 * pDst); + + + /** + * @brief Q15 matrix scaling. + * @param[in] pSrc points to input matrix + * @param[in] scaleFract fractional portion of the scale factor + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to output matrix + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_scale_q15( + const arm_matrix_instance_q15 * pSrc, + q15_t scaleFract, + int32_t shift, + arm_matrix_instance_q15 * pDst); + + + /** + * @brief Q31 matrix scaling. + * @param[in] pSrc points to input matrix + * @param[in] scaleFract fractional portion of the scale factor + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to output matrix structure + * @return The function returns either + * ARM_MATH_SIZE_MISMATCH or ARM_MATH_SUCCESS based on the outcome of size checking. + */ + arm_status arm_mat_scale_q31( + const arm_matrix_instance_q31 * pSrc, + q31_t scaleFract, + int32_t shift, + arm_matrix_instance_q31 * pDst); + + + /** + * @brief Q31 matrix initialization. + * @param[in,out] S points to an instance of the floating-point matrix structure. + * @param[in] nRows number of rows in the matrix. + * @param[in] nColumns number of columns in the matrix. + * @param[in] pData points to the matrix data array. + */ + void arm_mat_init_q31( + arm_matrix_instance_q31 * S, + uint16_t nRows, + uint16_t nColumns, + q31_t * pData); + + + /** + * @brief Q15 matrix initialization. + * @param[in,out] S points to an instance of the floating-point matrix structure. + * @param[in] nRows number of rows in the matrix. + * @param[in] nColumns number of columns in the matrix. + * @param[in] pData points to the matrix data array. + */ + void arm_mat_init_q15( + arm_matrix_instance_q15 * S, + uint16_t nRows, + uint16_t nColumns, + q15_t * pData); + + + /** + * @brief Floating-point matrix initialization. + * @param[in,out] S points to an instance of the floating-point matrix structure. + * @param[in] nRows number of rows in the matrix. + * @param[in] nColumns number of columns in the matrix. + * @param[in] pData points to the matrix data array. + */ + void arm_mat_init_f32( + arm_matrix_instance_f32 * S, + uint16_t nRows, + uint16_t nColumns, + float32_t * pData); + + + + /** + * @brief Instance structure for the Q15 PID Control. + */ + typedef struct + { + q15_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ +#if !defined (ARM_MATH_DSP) + q15_t A1; + q15_t A2; +#else + q31_t A1; /**< The derived gain A1 = -Kp - 2Kd | Kd.*/ +#endif + q15_t state[3]; /**< The state array of length 3. */ + q15_t Kp; /**< The proportional gain. */ + q15_t Ki; /**< The integral gain. */ + q15_t Kd; /**< The derivative gain. */ + } arm_pid_instance_q15; + + /** + * @brief Instance structure for the Q31 PID Control. + */ + typedef struct + { + q31_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ + q31_t A1; /**< The derived gain, A1 = -Kp - 2Kd. */ + q31_t A2; /**< The derived gain, A2 = Kd . */ + q31_t state[3]; /**< The state array of length 3. */ + q31_t Kp; /**< The proportional gain. */ + q31_t Ki; /**< The integral gain. */ + q31_t Kd; /**< The derivative gain. */ + } arm_pid_instance_q31; + + /** + * @brief Instance structure for the floating-point PID Control. + */ + typedef struct + { + float32_t A0; /**< The derived gain, A0 = Kp + Ki + Kd . */ + float32_t A1; /**< The derived gain, A1 = -Kp - 2Kd. */ + float32_t A2; /**< The derived gain, A2 = Kd . */ + float32_t state[3]; /**< The state array of length 3. */ + float32_t Kp; /**< The proportional gain. */ + float32_t Ki; /**< The integral gain. */ + float32_t Kd; /**< The derivative gain. */ + } arm_pid_instance_f32; + + + + /** + * @brief Initialization function for the floating-point PID Control. + * @param[in,out] S points to an instance of the PID structure. + * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. + */ + void arm_pid_init_f32( + arm_pid_instance_f32 * S, + int32_t resetStateFlag); + + + /** + * @brief Reset function for the floating-point PID Control. + * @param[in,out] S is an instance of the floating-point PID Control structure + */ + void arm_pid_reset_f32( + arm_pid_instance_f32 * S); + + + /** + * @brief Initialization function for the Q31 PID Control. + * @param[in,out] S points to an instance of the Q15 PID structure. + * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. + */ + void arm_pid_init_q31( + arm_pid_instance_q31 * S, + int32_t resetStateFlag); + + + /** + * @brief Reset function for the Q31 PID Control. + * @param[in,out] S points to an instance of the Q31 PID Control structure + */ + + void arm_pid_reset_q31( + arm_pid_instance_q31 * S); + + + /** + * @brief Initialization function for the Q15 PID Control. + * @param[in,out] S points to an instance of the Q15 PID structure. + * @param[in] resetStateFlag flag to reset the state. 0 = no change in state 1 = reset the state. + */ + void arm_pid_init_q15( + arm_pid_instance_q15 * S, + int32_t resetStateFlag); + + + /** + * @brief Reset function for the Q15 PID Control. + * @param[in,out] S points to an instance of the q15 PID Control structure + */ + void arm_pid_reset_q15( + arm_pid_instance_q15 * S); + + + /** + * @brief Instance structure for the floating-point Linear Interpolate function. + */ + typedef struct + { + uint32_t nValues; /**< nValues */ + float32_t x1; /**< x1 */ + float32_t xSpacing; /**< xSpacing */ + float32_t *pYData; /**< pointer to the table of Y values */ + } arm_linear_interp_instance_f32; + + /** + * @brief Instance structure for the floating-point bilinear interpolation function. + */ + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + float32_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_f32; + + /** + * @brief Instance structure for the Q31 bilinear interpolation function. + */ + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + q31_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_q31; + + /** + * @brief Instance structure for the Q15 bilinear interpolation function. + */ + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + q15_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_q15; + + /** + * @brief Instance structure for the Q15 bilinear interpolation function. + */ + typedef struct + { + uint16_t numRows; /**< number of rows in the data table. */ + uint16_t numCols; /**< number of columns in the data table. */ + q7_t *pData; /**< points to the data table. */ + } arm_bilinear_interp_instance_q7; + + + /** + * @brief Q7 vector multiplication. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_mult_q7( + q7_t * pSrcA, + q7_t * pSrcB, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q15 vector multiplication. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_mult_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q31 vector multiplication. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_mult_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Floating-point vector multiplication. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_mult_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q15_t *pTwiddle; /**< points to the Sin twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix2_instance_q15; + +/* Deprecated */ + arm_status arm_cfft_radix2_init_q15( + arm_cfft_radix2_instance_q15 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix2_q15( + const arm_cfft_radix2_instance_q15 * S, + q15_t * pSrc); + + + /** + * @brief Instance structure for the Q15 CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q15_t *pTwiddle; /**< points to the twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix4_instance_q15; + +/* Deprecated */ + arm_status arm_cfft_radix4_init_q15( + arm_cfft_radix4_instance_q15 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix4_q15( + const arm_cfft_radix4_instance_q15 * S, + q15_t * pSrc); + + /** + * @brief Instance structure for the Radix-2 Q31 CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q31_t *pTwiddle; /**< points to the Twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix2_instance_q31; + +/* Deprecated */ + arm_status arm_cfft_radix2_init_q31( + arm_cfft_radix2_instance_q31 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix2_q31( + const arm_cfft_radix2_instance_q31 * S, + q31_t * pSrc); + + /** + * @brief Instance structure for the Q31 CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + q31_t *pTwiddle; /**< points to the twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + } arm_cfft_radix4_instance_q31; + +/* Deprecated */ + void arm_cfft_radix4_q31( + const arm_cfft_radix4_instance_q31 * S, + q31_t * pSrc); + +/* Deprecated */ + arm_status arm_cfft_radix4_init_q31( + arm_cfft_radix4_instance_q31 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the floating-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + float32_t *pTwiddle; /**< points to the Twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + float32_t onebyfftLen; /**< value of 1/fftLen. */ + } arm_cfft_radix2_instance_f32; + +/* Deprecated */ + arm_status arm_cfft_radix2_init_f32( + arm_cfft_radix2_instance_f32 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix2_f32( + const arm_cfft_radix2_instance_f32 * S, + float32_t * pSrc); + + /** + * @brief Instance structure for the floating-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + uint8_t ifftFlag; /**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. */ + uint8_t bitReverseFlag; /**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. */ + float32_t *pTwiddle; /**< points to the Twiddle factor table. */ + uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t twidCoefModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + uint16_t bitRevFactor; /**< bit reversal modifier that supports different size FFTs with the same bit reversal table. */ + float32_t onebyfftLen; /**< value of 1/fftLen. */ + } arm_cfft_radix4_instance_f32; + +/* Deprecated */ + arm_status arm_cfft_radix4_init_f32( + arm_cfft_radix4_instance_f32 * S, + uint16_t fftLen, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + +/* Deprecated */ + void arm_cfft_radix4_f32( + const arm_cfft_radix4_instance_f32 * S, + float32_t * pSrc); + + /** + * @brief Instance structure for the fixed-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + const q15_t *pTwiddle; /**< points to the Twiddle factor table. */ + const uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t bitRevLength; /**< bit reversal table length. */ + } arm_cfft_instance_q15; + +void arm_cfft_q15( + const arm_cfft_instance_q15 * S, + q15_t * p1, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the fixed-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + const q31_t *pTwiddle; /**< points to the Twiddle factor table. */ + const uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t bitRevLength; /**< bit reversal table length. */ + } arm_cfft_instance_q31; + +void arm_cfft_q31( + const arm_cfft_instance_q31 * S, + q31_t * p1, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the floating-point CFFT/CIFFT function. + */ + typedef struct + { + uint16_t fftLen; /**< length of the FFT. */ + const float32_t *pTwiddle; /**< points to the Twiddle factor table. */ + const uint16_t *pBitRevTable; /**< points to the bit reversal table. */ + uint16_t bitRevLength; /**< bit reversal table length. */ + } arm_cfft_instance_f32; + + void arm_cfft_f32( + const arm_cfft_instance_f32 * S, + float32_t * p1, + uint8_t ifftFlag, + uint8_t bitReverseFlag); + + /** + * @brief Instance structure for the Q15 RFFT/RIFFT function. + */ + typedef struct + { + uint32_t fftLenReal; /**< length of the real FFT. */ + uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ + uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ + uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + q15_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ + q15_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ + const arm_cfft_instance_q15 *pCfft; /**< points to the complex FFT instance. */ + } arm_rfft_instance_q15; + + arm_status arm_rfft_init_q15( + arm_rfft_instance_q15 * S, + uint32_t fftLenReal, + uint32_t ifftFlagR, + uint32_t bitReverseFlag); + + void arm_rfft_q15( + const arm_rfft_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst); + + /** + * @brief Instance structure for the Q31 RFFT/RIFFT function. + */ + typedef struct + { + uint32_t fftLenReal; /**< length of the real FFT. */ + uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ + uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ + uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + q31_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ + q31_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ + const arm_cfft_instance_q31 *pCfft; /**< points to the complex FFT instance. */ + } arm_rfft_instance_q31; + + arm_status arm_rfft_init_q31( + arm_rfft_instance_q31 * S, + uint32_t fftLenReal, + uint32_t ifftFlagR, + uint32_t bitReverseFlag); + + void arm_rfft_q31( + const arm_rfft_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst); + + /** + * @brief Instance structure for the floating-point RFFT/RIFFT function. + */ + typedef struct + { + uint32_t fftLenReal; /**< length of the real FFT. */ + uint16_t fftLenBy2; /**< length of the complex FFT. */ + uint8_t ifftFlagR; /**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. */ + uint8_t bitReverseFlagR; /**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. */ + uint32_t twidCoefRModifier; /**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. */ + float32_t *pTwiddleAReal; /**< points to the real twiddle factor table. */ + float32_t *pTwiddleBReal; /**< points to the imag twiddle factor table. */ + arm_cfft_radix4_instance_f32 *pCfft; /**< points to the complex FFT instance. */ + } arm_rfft_instance_f32; + + arm_status arm_rfft_init_f32( + arm_rfft_instance_f32 * S, + arm_cfft_radix4_instance_f32 * S_CFFT, + uint32_t fftLenReal, + uint32_t ifftFlagR, + uint32_t bitReverseFlag); + + void arm_rfft_f32( + const arm_rfft_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst); + + /** + * @brief Instance structure for the floating-point RFFT/RIFFT function. + */ +typedef struct + { + arm_cfft_instance_f32 Sint; /**< Internal CFFT structure. */ + uint16_t fftLenRFFT; /**< length of the real sequence */ + float32_t * pTwiddleRFFT; /**< Twiddle factors real stage */ + } arm_rfft_fast_instance_f32 ; + +arm_status arm_rfft_fast_init_f32 ( + arm_rfft_fast_instance_f32 * S, + uint16_t fftLen); + +void arm_rfft_fast_f32( + arm_rfft_fast_instance_f32 * S, + float32_t * p, float32_t * pOut, + uint8_t ifftFlag); + + /** + * @brief Instance structure for the floating-point DCT4/IDCT4 function. + */ + typedef struct + { + uint16_t N; /**< length of the DCT4. */ + uint16_t Nby2; /**< half of the length of the DCT4. */ + float32_t normalize; /**< normalizing factor. */ + float32_t *pTwiddle; /**< points to the twiddle factor table. */ + float32_t *pCosFactor; /**< points to the cosFactor table. */ + arm_rfft_instance_f32 *pRfft; /**< points to the real FFT instance. */ + arm_cfft_radix4_instance_f32 *pCfft; /**< points to the complex FFT instance. */ + } arm_dct4_instance_f32; + + + /** + * @brief Initialization function for the floating-point DCT4/IDCT4. + * @param[in,out] S points to an instance of floating-point DCT4/IDCT4 structure. + * @param[in] S_RFFT points to an instance of floating-point RFFT/RIFFT structure. + * @param[in] S_CFFT points to an instance of floating-point CFFT/CIFFT structure. + * @param[in] N length of the DCT4. + * @param[in] Nby2 half of the length of the DCT4. + * @param[in] normalize normalizing factor. + * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if fftLenReal is not a supported transform length. + */ + arm_status arm_dct4_init_f32( + arm_dct4_instance_f32 * S, + arm_rfft_instance_f32 * S_RFFT, + arm_cfft_radix4_instance_f32 * S_CFFT, + uint16_t N, + uint16_t Nby2, + float32_t normalize); + + + /** + * @brief Processing function for the floating-point DCT4/IDCT4. + * @param[in] S points to an instance of the floating-point DCT4/IDCT4 structure. + * @param[in] pState points to state buffer. + * @param[in,out] pInlineBuffer points to the in-place input and output buffer. + */ + void arm_dct4_f32( + const arm_dct4_instance_f32 * S, + float32_t * pState, + float32_t * pInlineBuffer); + + + /** + * @brief Instance structure for the Q31 DCT4/IDCT4 function. + */ + typedef struct + { + uint16_t N; /**< length of the DCT4. */ + uint16_t Nby2; /**< half of the length of the DCT4. */ + q31_t normalize; /**< normalizing factor. */ + q31_t *pTwiddle; /**< points to the twiddle factor table. */ + q31_t *pCosFactor; /**< points to the cosFactor table. */ + arm_rfft_instance_q31 *pRfft; /**< points to the real FFT instance. */ + arm_cfft_radix4_instance_q31 *pCfft; /**< points to the complex FFT instance. */ + } arm_dct4_instance_q31; + + + /** + * @brief Initialization function for the Q31 DCT4/IDCT4. + * @param[in,out] S points to an instance of Q31 DCT4/IDCT4 structure. + * @param[in] S_RFFT points to an instance of Q31 RFFT/RIFFT structure + * @param[in] S_CFFT points to an instance of Q31 CFFT/CIFFT structure + * @param[in] N length of the DCT4. + * @param[in] Nby2 half of the length of the DCT4. + * @param[in] normalize normalizing factor. + * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if N is not a supported transform length. + */ + arm_status arm_dct4_init_q31( + arm_dct4_instance_q31 * S, + arm_rfft_instance_q31 * S_RFFT, + arm_cfft_radix4_instance_q31 * S_CFFT, + uint16_t N, + uint16_t Nby2, + q31_t normalize); + + + /** + * @brief Processing function for the Q31 DCT4/IDCT4. + * @param[in] S points to an instance of the Q31 DCT4 structure. + * @param[in] pState points to state buffer. + * @param[in,out] pInlineBuffer points to the in-place input and output buffer. + */ + void arm_dct4_q31( + const arm_dct4_instance_q31 * S, + q31_t * pState, + q31_t * pInlineBuffer); + + + /** + * @brief Instance structure for the Q15 DCT4/IDCT4 function. + */ + typedef struct + { + uint16_t N; /**< length of the DCT4. */ + uint16_t Nby2; /**< half of the length of the DCT4. */ + q15_t normalize; /**< normalizing factor. */ + q15_t *pTwiddle; /**< points to the twiddle factor table. */ + q15_t *pCosFactor; /**< points to the cosFactor table. */ + arm_rfft_instance_q15 *pRfft; /**< points to the real FFT instance. */ + arm_cfft_radix4_instance_q15 *pCfft; /**< points to the complex FFT instance. */ + } arm_dct4_instance_q15; + + + /** + * @brief Initialization function for the Q15 DCT4/IDCT4. + * @param[in,out] S points to an instance of Q15 DCT4/IDCT4 structure. + * @param[in] S_RFFT points to an instance of Q15 RFFT/RIFFT structure. + * @param[in] S_CFFT points to an instance of Q15 CFFT/CIFFT structure. + * @param[in] N length of the DCT4. + * @param[in] Nby2 half of the length of the DCT4. + * @param[in] normalize normalizing factor. + * @return arm_status function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_ARGUMENT_ERROR if N is not a supported transform length. + */ + arm_status arm_dct4_init_q15( + arm_dct4_instance_q15 * S, + arm_rfft_instance_q15 * S_RFFT, + arm_cfft_radix4_instance_q15 * S_CFFT, + uint16_t N, + uint16_t Nby2, + q15_t normalize); + + + /** + * @brief Processing function for the Q15 DCT4/IDCT4. + * @param[in] S points to an instance of the Q15 DCT4 structure. + * @param[in] pState points to state buffer. + * @param[in,out] pInlineBuffer points to the in-place input and output buffer. + */ + void arm_dct4_q15( + const arm_dct4_instance_q15 * S, + q15_t * pState, + q15_t * pInlineBuffer); + + + /** + * @brief Floating-point vector addition. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_add_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q7 vector addition. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_add_q7( + q7_t * pSrcA, + q7_t * pSrcB, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q15 vector addition. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_add_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q31 vector addition. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_add_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Floating-point vector subtraction. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_sub_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q7 vector subtraction. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_sub_q7( + q7_t * pSrcA, + q7_t * pSrcB, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q15 vector subtraction. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_sub_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q31 vector subtraction. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in each vector + */ + void arm_sub_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Multiplies a floating-point vector by a scalar. + * @param[in] pSrc points to the input vector + * @param[in] scale scale factor to be applied + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_scale_f32( + float32_t * pSrc, + float32_t scale, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Multiplies a Q7 vector by a scalar. + * @param[in] pSrc points to the input vector + * @param[in] scaleFract fractional portion of the scale value + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_scale_q7( + q7_t * pSrc, + q7_t scaleFract, + int8_t shift, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Multiplies a Q15 vector by a scalar. + * @param[in] pSrc points to the input vector + * @param[in] scaleFract fractional portion of the scale value + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_scale_q15( + q15_t * pSrc, + q15_t scaleFract, + int8_t shift, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Multiplies a Q31 vector by a scalar. + * @param[in] pSrc points to the input vector + * @param[in] scaleFract fractional portion of the scale value + * @param[in] shift number of bits to shift the result by + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_scale_q31( + q31_t * pSrc, + q31_t scaleFract, + int8_t shift, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q7 vector absolute value. + * @param[in] pSrc points to the input buffer + * @param[out] pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + */ + void arm_abs_q7( + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Floating-point vector absolute value. + * @param[in] pSrc points to the input buffer + * @param[out] pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + */ + void arm_abs_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q15 vector absolute value. + * @param[in] pSrc points to the input buffer + * @param[out] pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + */ + void arm_abs_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Q31 vector absolute value. + * @param[in] pSrc points to the input buffer + * @param[out] pDst points to the output buffer + * @param[in] blockSize number of samples in each vector + */ + void arm_abs_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Dot product of floating-point vectors. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] result output result returned here + */ + void arm_dot_prod_f32( + float32_t * pSrcA, + float32_t * pSrcB, + uint32_t blockSize, + float32_t * result); + + + /** + * @brief Dot product of Q7 vectors. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] result output result returned here + */ + void arm_dot_prod_q7( + q7_t * pSrcA, + q7_t * pSrcB, + uint32_t blockSize, + q31_t * result); + + + /** + * @brief Dot product of Q15 vectors. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] result output result returned here + */ + void arm_dot_prod_q15( + q15_t * pSrcA, + q15_t * pSrcB, + uint32_t blockSize, + q63_t * result); + + + /** + * @brief Dot product of Q31 vectors. + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] blockSize number of samples in each vector + * @param[out] result output result returned here + */ + void arm_dot_prod_q31( + q31_t * pSrcA, + q31_t * pSrcB, + uint32_t blockSize, + q63_t * result); + + + /** + * @brief Shifts the elements of a Q7 vector a specified number of bits. + * @param[in] pSrc points to the input vector + * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_shift_q7( + q7_t * pSrc, + int8_t shiftBits, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Shifts the elements of a Q15 vector a specified number of bits. + * @param[in] pSrc points to the input vector + * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_shift_q15( + q15_t * pSrc, + int8_t shiftBits, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Shifts the elements of a Q31 vector a specified number of bits. + * @param[in] pSrc points to the input vector + * @param[in] shiftBits number of bits to shift. A positive value shifts left; a negative value shifts right. + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_shift_q31( + q31_t * pSrc, + int8_t shiftBits, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Adds a constant offset to a floating-point vector. + * @param[in] pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_offset_f32( + float32_t * pSrc, + float32_t offset, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Adds a constant offset to a Q7 vector. + * @param[in] pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_offset_q7( + q7_t * pSrc, + q7_t offset, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Adds a constant offset to a Q15 vector. + * @param[in] pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_offset_q15( + q15_t * pSrc, + q15_t offset, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Adds a constant offset to a Q31 vector. + * @param[in] pSrc points to the input vector + * @param[in] offset is the offset to be added + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_offset_q31( + q31_t * pSrc, + q31_t offset, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Negates the elements of a floating-point vector. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_negate_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Negates the elements of a Q7 vector. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_negate_q7( + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Negates the elements of a Q15 vector. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_negate_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Negates the elements of a Q31 vector. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] blockSize number of samples in the vector + */ + void arm_negate_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Copies the elements of a floating-point vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_copy_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Copies the elements of a Q7 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_copy_q7( + q7_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Copies the elements of a Q15 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_copy_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Copies the elements of a Q31 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_copy_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fills a constant value into a floating-point vector. + * @param[in] value input value to be filled + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_fill_f32( + float32_t value, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fills a constant value into a Q7 vector. + * @param[in] value input value to be filled + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_fill_q7( + q7_t value, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fills a constant value into a Q15 vector. + * @param[in] value input value to be filled + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_fill_q15( + q15_t value, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Fills a constant value into a Q31 vector. + * @param[in] value input value to be filled + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_fill_q31( + q31_t value, + q31_t * pDst, + uint32_t blockSize); + + +/** + * @brief Convolution of floating-point sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the location where the output result is written. Length srcALen+srcBLen-1. + */ + void arm_conv_f32( + float32_t * pSrcA, + uint32_t srcALen, + float32_t * pSrcB, + uint32_t srcBLen, + float32_t * pDst); + + + /** + * @brief Convolution of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + * @param[in] pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + */ + void arm_conv_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + +/** + * @brief Convolution of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the location where the output result is written. Length srcALen+srcBLen-1. + */ + void arm_conv_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + + /** + * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + */ + void arm_conv_fast_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + + /** + * @brief Convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + * @param[in] pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + */ + void arm_conv_fast_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Convolution of Q31 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + */ + void arm_conv_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + /** + * @brief Convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + */ + void arm_conv_fast_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + /** + * @brief Convolution of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + * @param[in] pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). + */ + void arm_conv_opt_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Convolution of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length srcALen+srcBLen-1. + */ + void arm_conv_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst); + + + /** + * @brief Partial convolution of floating-point sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_f32( + float32_t * pSrcA, + uint32_t srcALen, + float32_t * pSrcB, + uint32_t srcBLen, + float32_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @param[in] pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Partial convolution of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_fast_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @param[in] pScratch1 points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer of size min(srcALen, srcBLen). + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_fast_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + uint32_t firstIndex, + uint32_t numPoints, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Partial convolution of Q31 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_fast_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Partial convolution of Q7 sequences + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @param[in] pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_opt_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + uint32_t firstIndex, + uint32_t numPoints, + q15_t * pScratch1, + q15_t * pScratch2); + + +/** + * @brief Partial convolution of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data + * @param[in] firstIndex is the first output sample to start with. + * @param[in] numPoints is the number of output points to be computed. + * @return Returns either ARM_MATH_SUCCESS if the function completed correctly or ARM_MATH_ARGUMENT_ERROR if the requested subset is not in the range [0 srcALen+srcBLen-2]. + */ + arm_status arm_conv_partial_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + uint32_t firstIndex, + uint32_t numPoints); + + + /** + * @brief Instance structure for the Q15 FIR decimator. + */ + typedef struct + { + uint8_t M; /**< decimation factor. */ + uint16_t numTaps; /**< number of coefficients in the filter. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + } arm_fir_decimate_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR decimator. + */ + typedef struct + { + uint8_t M; /**< decimation factor. */ + uint16_t numTaps; /**< number of coefficients in the filter. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + } arm_fir_decimate_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR decimator. + */ + typedef struct + { + uint8_t M; /**< decimation factor. */ + uint16_t numTaps; /**< number of coefficients in the filter. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + } arm_fir_decimate_instance_f32; + + + /** + * @brief Processing function for the floating-point FIR decimator. + * @param[in] S points to an instance of the floating-point FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_f32( + const arm_fir_decimate_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point FIR decimator. + * @param[in,out] S points to an instance of the floating-point FIR decimator structure. + * @param[in] numTaps number of coefficients in the filter. + * @param[in] M decimation factor. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * blockSize is not a multiple of M. + */ + arm_status arm_fir_decimate_init_f32( + arm_fir_decimate_instance_f32 * S, + uint16_t numTaps, + uint8_t M, + float32_t * pCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 FIR decimator. + * @param[in] S points to an instance of the Q15 FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_q15( + const arm_fir_decimate_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q15 FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_fast_q15( + const arm_fir_decimate_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 FIR decimator. + * @param[in,out] S points to an instance of the Q15 FIR decimator structure. + * @param[in] numTaps number of coefficients in the filter. + * @param[in] M decimation factor. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * blockSize is not a multiple of M. + */ + arm_status arm_fir_decimate_init_q15( + arm_fir_decimate_instance_q15 * S, + uint16_t numTaps, + uint8_t M, + q15_t * pCoeffs, + q15_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 FIR decimator. + * @param[in] S points to an instance of the Q31 FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_q31( + const arm_fir_decimate_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + /** + * @brief Processing function for the Q31 FIR decimator (fast variant) for Cortex-M3 and Cortex-M4. + * @param[in] S points to an instance of the Q31 FIR decimator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_decimate_fast_q31( + arm_fir_decimate_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 FIR decimator. + * @param[in,out] S points to an instance of the Q31 FIR decimator structure. + * @param[in] numTaps number of coefficients in the filter. + * @param[in] M decimation factor. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * blockSize is not a multiple of M. + */ + arm_status arm_fir_decimate_init_q31( + arm_fir_decimate_instance_q31 * S, + uint16_t numTaps, + uint8_t M, + q31_t * pCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 FIR interpolator. + */ + typedef struct + { + uint8_t L; /**< upsample factor. */ + uint16_t phaseLength; /**< length of each polyphase filter component. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ + q15_t *pState; /**< points to the state variable array. The array is of length blockSize+phaseLength-1. */ + } arm_fir_interpolate_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR interpolator. + */ + typedef struct + { + uint8_t L; /**< upsample factor. */ + uint16_t phaseLength; /**< length of each polyphase filter component. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ + q31_t *pState; /**< points to the state variable array. The array is of length blockSize+phaseLength-1. */ + } arm_fir_interpolate_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR interpolator. + */ + typedef struct + { + uint8_t L; /**< upsample factor. */ + uint16_t phaseLength; /**< length of each polyphase filter component. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length L*phaseLength. */ + float32_t *pState; /**< points to the state variable array. The array is of length phaseLength+numTaps-1. */ + } arm_fir_interpolate_instance_f32; + + + /** + * @brief Processing function for the Q15 FIR interpolator. + * @param[in] S points to an instance of the Q15 FIR interpolator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_interpolate_q15( + const arm_fir_interpolate_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 FIR interpolator. + * @param[in,out] S points to an instance of the Q15 FIR interpolator structure. + * @param[in] L upsample factor. + * @param[in] numTaps number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficient buffer. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * the filter length numTaps is not a multiple of the interpolation factor L. + */ + arm_status arm_fir_interpolate_init_q15( + arm_fir_interpolate_instance_q15 * S, + uint8_t L, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 FIR interpolator. + * @param[in] S points to an instance of the Q15 FIR interpolator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_interpolate_q31( + const arm_fir_interpolate_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 FIR interpolator. + * @param[in,out] S points to an instance of the Q31 FIR interpolator structure. + * @param[in] L upsample factor. + * @param[in] numTaps number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficient buffer. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * the filter length numTaps is not a multiple of the interpolation factor L. + */ + arm_status arm_fir_interpolate_init_q31( + arm_fir_interpolate_instance_q31 * S, + uint8_t L, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the floating-point FIR interpolator. + * @param[in] S points to an instance of the floating-point FIR interpolator structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_interpolate_f32( + const arm_fir_interpolate_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point FIR interpolator. + * @param[in,out] S points to an instance of the floating-point FIR interpolator structure. + * @param[in] L upsample factor. + * @param[in] numTaps number of filter coefficients in the filter. + * @param[in] pCoeffs points to the filter coefficient buffer. + * @param[in] pState points to the state buffer. + * @param[in] blockSize number of input samples to process per call. + * @return The function returns ARM_MATH_SUCCESS if initialization is successful or ARM_MATH_LENGTH_ERROR if + * the filter length numTaps is not a multiple of the interpolation factor L. + */ + arm_status arm_fir_interpolate_init_f32( + arm_fir_interpolate_instance_f32 * S, + uint8_t L, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Instance structure for the high precision Q31 Biquad cascade filter. + */ + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + q63_t *pState; /**< points to the array of state coefficients. The array is of length 4*numStages. */ + q31_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + uint8_t postShift; /**< additional shift, in bits, applied to each output sample. */ + } arm_biquad_cas_df1_32x64_ins_q31; + + + /** + * @param[in] S points to an instance of the high precision Q31 Biquad cascade filter structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cas_df1_32x64_q31( + const arm_biquad_cas_df1_32x64_ins_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @param[in,out] S points to an instance of the high precision Q31 Biquad cascade filter structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] postShift shift to be applied to the output. Varies according to the coefficients format + */ + void arm_biquad_cas_df1_32x64_init_q31( + arm_biquad_cas_df1_32x64_ins_q31 * S, + uint8_t numStages, + q31_t * pCoeffs, + q63_t * pState, + uint8_t postShift); + + + /** + * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter. + */ + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float32_t *pState; /**< points to the array of state coefficients. The array is of length 2*numStages. */ + float32_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + } arm_biquad_cascade_df2T_instance_f32; + + /** + * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter. + */ + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float32_t *pState; /**< points to the array of state coefficients. The array is of length 4*numStages. */ + float32_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + } arm_biquad_cascade_stereo_df2T_instance_f32; + + /** + * @brief Instance structure for the floating-point transposed direct form II Biquad cascade filter. + */ + typedef struct + { + uint8_t numStages; /**< number of 2nd order stages in the filter. Overall order is 2*numStages. */ + float64_t *pState; /**< points to the array of state coefficients. The array is of length 2*numStages. */ + float64_t *pCoeffs; /**< points to the array of coefficients. The array is of length 5*numStages. */ + } arm_biquad_cascade_df2T_instance_f64; + + + /** + * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in] S points to an instance of the filter data structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df2T_f32( + const arm_biquad_cascade_df2T_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter. 2 channels + * @param[in] S points to an instance of the filter data structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_stereo_df2T_f32( + const arm_biquad_cascade_stereo_df2T_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Processing function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in] S points to an instance of the filter data structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_biquad_cascade_df2T_f64( + const arm_biquad_cascade_df2T_instance_f64 * S, + float64_t * pSrc, + float64_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in,out] S points to an instance of the filter data structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + */ + void arm_biquad_cascade_df2T_init_f32( + arm_biquad_cascade_df2T_instance_f32 * S, + uint8_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + /** + * @brief Initialization function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in,out] S points to an instance of the filter data structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + */ + void arm_biquad_cascade_stereo_df2T_init_f32( + arm_biquad_cascade_stereo_df2T_instance_f32 * S, + uint8_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + /** + * @brief Initialization function for the floating-point transposed direct form II Biquad cascade filter. + * @param[in,out] S points to an instance of the filter data structure. + * @param[in] numStages number of 2nd order stages in the filter. + * @param[in] pCoeffs points to the filter coefficients. + * @param[in] pState points to the state buffer. + */ + void arm_biquad_cascade_df2T_init_f64( + arm_biquad_cascade_df2T_instance_f64 * S, + uint8_t numStages, + float64_t * pCoeffs, + float64_t * pState); + + + /** + * @brief Instance structure for the Q15 FIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of filter stages. */ + q15_t *pState; /**< points to the state variable array. The array is of length numStages. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ + } arm_fir_lattice_instance_q15; + + /** + * @brief Instance structure for the Q31 FIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of filter stages. */ + q31_t *pState; /**< points to the state variable array. The array is of length numStages. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ + } arm_fir_lattice_instance_q31; + + /** + * @brief Instance structure for the floating-point FIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of filter stages. */ + float32_t *pState; /**< points to the state variable array. The array is of length numStages. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numStages. */ + } arm_fir_lattice_instance_f32; + + + /** + * @brief Initialization function for the Q15 FIR lattice filter. + * @param[in] S points to an instance of the Q15 FIR lattice structure. + * @param[in] numStages number of filter stages. + * @param[in] pCoeffs points to the coefficient buffer. The array is of length numStages. + * @param[in] pState points to the state buffer. The array is of length numStages. + */ + void arm_fir_lattice_init_q15( + arm_fir_lattice_instance_q15 * S, + uint16_t numStages, + q15_t * pCoeffs, + q15_t * pState); + + + /** + * @brief Processing function for the Q15 FIR lattice filter. + * @param[in] S points to an instance of the Q15 FIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_fir_lattice_q15( + const arm_fir_lattice_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 FIR lattice filter. + * @param[in] S points to an instance of the Q31 FIR lattice structure. + * @param[in] numStages number of filter stages. + * @param[in] pCoeffs points to the coefficient buffer. The array is of length numStages. + * @param[in] pState points to the state buffer. The array is of length numStages. + */ + void arm_fir_lattice_init_q31( + arm_fir_lattice_instance_q31 * S, + uint16_t numStages, + q31_t * pCoeffs, + q31_t * pState); + + + /** + * @brief Processing function for the Q31 FIR lattice filter. + * @param[in] S points to an instance of the Q31 FIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_fir_lattice_q31( + const arm_fir_lattice_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + +/** + * @brief Initialization function for the floating-point FIR lattice filter. + * @param[in] S points to an instance of the floating-point FIR lattice structure. + * @param[in] numStages number of filter stages. + * @param[in] pCoeffs points to the coefficient buffer. The array is of length numStages. + * @param[in] pState points to the state buffer. The array is of length numStages. + */ + void arm_fir_lattice_init_f32( + arm_fir_lattice_instance_f32 * S, + uint16_t numStages, + float32_t * pCoeffs, + float32_t * pState); + + + /** + * @brief Processing function for the floating-point FIR lattice filter. + * @param[in] S points to an instance of the floating-point FIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] blockSize number of samples to process. + */ + void arm_fir_lattice_f32( + const arm_fir_lattice_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 IIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of stages in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ + q15_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ + q15_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ + } arm_iir_lattice_instance_q15; + + /** + * @brief Instance structure for the Q31 IIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of stages in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ + q31_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ + q31_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ + } arm_iir_lattice_instance_q31; + + /** + * @brief Instance structure for the floating-point IIR lattice filter. + */ + typedef struct + { + uint16_t numStages; /**< number of stages in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numStages+blockSize. */ + float32_t *pkCoeffs; /**< points to the reflection coefficient array. The array is of length numStages. */ + float32_t *pvCoeffs; /**< points to the ladder coefficient array. The array is of length numStages+1. */ + } arm_iir_lattice_instance_f32; + + + /** + * @brief Processing function for the floating-point IIR lattice filter. + * @param[in] S points to an instance of the floating-point IIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_f32( + const arm_iir_lattice_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point IIR lattice filter. + * @param[in] S points to an instance of the floating-point IIR lattice structure. + * @param[in] numStages number of stages in the filter. + * @param[in] pkCoeffs points to the reflection coefficient buffer. The array is of length numStages. + * @param[in] pvCoeffs points to the ladder coefficient buffer. The array is of length numStages+1. + * @param[in] pState points to the state buffer. The array is of length numStages+blockSize-1. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_init_f32( + arm_iir_lattice_instance_f32 * S, + uint16_t numStages, + float32_t * pkCoeffs, + float32_t * pvCoeffs, + float32_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 IIR lattice filter. + * @param[in] S points to an instance of the Q31 IIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_q31( + const arm_iir_lattice_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 IIR lattice filter. + * @param[in] S points to an instance of the Q31 IIR lattice structure. + * @param[in] numStages number of stages in the filter. + * @param[in] pkCoeffs points to the reflection coefficient buffer. The array is of length numStages. + * @param[in] pvCoeffs points to the ladder coefficient buffer. The array is of length numStages+1. + * @param[in] pState points to the state buffer. The array is of length numStages+blockSize. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_init_q31( + arm_iir_lattice_instance_q31 * S, + uint16_t numStages, + q31_t * pkCoeffs, + q31_t * pvCoeffs, + q31_t * pState, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 IIR lattice filter. + * @param[in] S points to an instance of the Q15 IIR lattice structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data. + * @param[in] blockSize number of samples to process. + */ + void arm_iir_lattice_q15( + const arm_iir_lattice_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + +/** + * @brief Initialization function for the Q15 IIR lattice filter. + * @param[in] S points to an instance of the fixed-point Q15 IIR lattice structure. + * @param[in] numStages number of stages in the filter. + * @param[in] pkCoeffs points to reflection coefficient buffer. The array is of length numStages. + * @param[in] pvCoeffs points to ladder coefficient buffer. The array is of length numStages+1. + * @param[in] pState points to state buffer. The array is of length numStages+blockSize. + * @param[in] blockSize number of samples to process per call. + */ + void arm_iir_lattice_init_q15( + arm_iir_lattice_instance_q15 * S, + uint16_t numStages, + q15_t * pkCoeffs, + q15_t * pvCoeffs, + q15_t * pState, + uint32_t blockSize); + + + /** + * @brief Instance structure for the floating-point LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + float32_t mu; /**< step size that controls filter coefficient updates. */ + } arm_lms_instance_f32; + + + /** + * @brief Processing function for floating-point LMS filter. + * @param[in] S points to an instance of the floating-point LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_f32( + const arm_lms_instance_f32 * S, + float32_t * pSrc, + float32_t * pRef, + float32_t * pOut, + float32_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for floating-point LMS filter. + * @param[in] S points to an instance of the floating-point LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to the coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_init_f32( + arm_lms_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + float32_t mu, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q15 LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q15_t mu; /**< step size that controls filter coefficient updates. */ + uint32_t postShift; /**< bit shift applied to coefficients. */ + } arm_lms_instance_q15; + + + /** + * @brief Initialization function for the Q15 LMS filter. + * @param[in] S points to an instance of the Q15 LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to the coefficient buffer. + * @param[in] pState points to the state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + */ + void arm_lms_init_q15( + arm_lms_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + q15_t mu, + uint32_t blockSize, + uint32_t postShift); + + + /** + * @brief Processing function for Q15 LMS filter. + * @param[in] S points to an instance of the Q15 LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_q15( + const arm_lms_instance_q15 * S, + q15_t * pSrc, + q15_t * pRef, + q15_t * pOut, + q15_t * pErr, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q31 LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q31_t mu; /**< step size that controls filter coefficient updates. */ + uint32_t postShift; /**< bit shift applied to coefficients. */ + } arm_lms_instance_q31; + + + /** + * @brief Processing function for Q31 LMS filter. + * @param[in] S points to an instance of the Q15 LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_q31( + const arm_lms_instance_q31 * S, + q31_t * pSrc, + q31_t * pRef, + q31_t * pOut, + q31_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for Q31 LMS filter. + * @param[in] S points to an instance of the Q31 LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + */ + void arm_lms_init_q31( + arm_lms_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + q31_t mu, + uint32_t blockSize, + uint32_t postShift); + + + /** + * @brief Instance structure for the floating-point normalized LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + float32_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + float32_t mu; /**< step size that control filter coefficient updates. */ + float32_t energy; /**< saves previous frame energy. */ + float32_t x0; /**< saves previous input sample. */ + } arm_lms_norm_instance_f32; + + + /** + * @brief Processing function for floating-point normalized LMS filter. + * @param[in] S points to an instance of the floating-point normalized LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_norm_f32( + arm_lms_norm_instance_f32 * S, + float32_t * pSrc, + float32_t * pRef, + float32_t * pOut, + float32_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for floating-point normalized LMS filter. + * @param[in] S points to an instance of the floating-point LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_norm_init_f32( + arm_lms_norm_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + float32_t mu, + uint32_t blockSize); + + + /** + * @brief Instance structure for the Q31 normalized LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + q31_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q31_t mu; /**< step size that controls filter coefficient updates. */ + uint8_t postShift; /**< bit shift applied to coefficients. */ + q31_t *recipTable; /**< points to the reciprocal initial value table. */ + q31_t energy; /**< saves previous frame energy. */ + q31_t x0; /**< saves previous input sample. */ + } arm_lms_norm_instance_q31; + + + /** + * @brief Processing function for Q31 normalized LMS filter. + * @param[in] S points to an instance of the Q31 normalized LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_norm_q31( + arm_lms_norm_instance_q31 * S, + q31_t * pSrc, + q31_t * pRef, + q31_t * pOut, + q31_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for Q31 normalized LMS filter. + * @param[in] S points to an instance of the Q31 normalized LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + */ + void arm_lms_norm_init_q31( + arm_lms_norm_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + q31_t mu, + uint32_t blockSize, + uint8_t postShift); + + + /** + * @brief Instance structure for the Q15 normalized LMS filter. + */ + typedef struct + { + uint16_t numTaps; /**< Number of coefficients in the filter. */ + q15_t *pState; /**< points to the state variable array. The array is of length numTaps+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps. */ + q15_t mu; /**< step size that controls filter coefficient updates. */ + uint8_t postShift; /**< bit shift applied to coefficients. */ + q15_t *recipTable; /**< Points to the reciprocal initial value table. */ + q15_t energy; /**< saves previous frame energy. */ + q15_t x0; /**< saves previous input sample. */ + } arm_lms_norm_instance_q15; + + + /** + * @brief Processing function for Q15 normalized LMS filter. + * @param[in] S points to an instance of the Q15 normalized LMS filter structure. + * @param[in] pSrc points to the block of input data. + * @param[in] pRef points to the block of reference data. + * @param[out] pOut points to the block of output data. + * @param[out] pErr points to the block of error data. + * @param[in] blockSize number of samples to process. + */ + void arm_lms_norm_q15( + arm_lms_norm_instance_q15 * S, + q15_t * pSrc, + q15_t * pRef, + q15_t * pOut, + q15_t * pErr, + uint32_t blockSize); + + + /** + * @brief Initialization function for Q15 normalized LMS filter. + * @param[in] S points to an instance of the Q15 normalized LMS filter structure. + * @param[in] numTaps number of filter coefficients. + * @param[in] pCoeffs points to coefficient buffer. + * @param[in] pState points to state buffer. + * @param[in] mu step size that controls filter coefficient updates. + * @param[in] blockSize number of samples to process. + * @param[in] postShift bit shift applied to coefficients. + */ + void arm_lms_norm_init_q15( + arm_lms_norm_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + q15_t mu, + uint32_t blockSize, + uint8_t postShift); + + + /** + * @brief Correlation of floating-point sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + void arm_correlate_f32( + float32_t * pSrcA, + uint32_t srcALen, + float32_t * pSrcB, + uint32_t srcBLen, + float32_t * pDst); + + + /** + * @brief Correlation of Q15 sequences + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @param[in] pScratch points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + */ + void arm_correlate_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch); + + + /** + * @brief Correlation of Q15 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + + void arm_correlate_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + + /** + * @brief Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + + void arm_correlate_fast_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst); + + + /** + * @brief Correlation of Q15 sequences (fast version) for Cortex-M3 and Cortex-M4. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @param[in] pScratch points to scratch buffer of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + */ + void arm_correlate_fast_opt_q15( + q15_t * pSrcA, + uint32_t srcALen, + q15_t * pSrcB, + uint32_t srcBLen, + q15_t * pDst, + q15_t * pScratch); + + + /** + * @brief Correlation of Q31 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + void arm_correlate_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + /** + * @brief Correlation of Q31 sequences (fast version) for Cortex-M3 and Cortex-M4 + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + void arm_correlate_fast_q31( + q31_t * pSrcA, + uint32_t srcALen, + q31_t * pSrcB, + uint32_t srcBLen, + q31_t * pDst); + + + /** + * @brief Correlation of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + * @param[in] pScratch1 points to scratch buffer(of type q15_t) of size max(srcALen, srcBLen) + 2*min(srcALen, srcBLen) - 2. + * @param[in] pScratch2 points to scratch buffer (of type q15_t) of size min(srcALen, srcBLen). + */ + void arm_correlate_opt_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst, + q15_t * pScratch1, + q15_t * pScratch2); + + + /** + * @brief Correlation of Q7 sequences. + * @param[in] pSrcA points to the first input sequence. + * @param[in] srcALen length of the first input sequence. + * @param[in] pSrcB points to the second input sequence. + * @param[in] srcBLen length of the second input sequence. + * @param[out] pDst points to the block of output data Length 2 * max(srcALen, srcBLen) - 1. + */ + void arm_correlate_q7( + q7_t * pSrcA, + uint32_t srcALen, + q7_t * pSrcB, + uint32_t srcBLen, + q7_t * pDst); + + + /** + * @brief Instance structure for the floating-point sparse FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + float32_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + float32_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_f32; + + /** + * @brief Instance structure for the Q31 sparse FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + q31_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + q31_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_q31; + + /** + * @brief Instance structure for the Q15 sparse FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + q15_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + q15_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_q15; + + /** + * @brief Instance structure for the Q7 sparse FIR filter. + */ + typedef struct + { + uint16_t numTaps; /**< number of coefficients in the filter. */ + uint16_t stateIndex; /**< state buffer index. Points to the oldest sample in the state buffer. */ + q7_t *pState; /**< points to the state buffer array. The array is of length maxDelay+blockSize-1. */ + q7_t *pCoeffs; /**< points to the coefficient array. The array is of length numTaps.*/ + uint16_t maxDelay; /**< maximum offset specified by the pTapDelay array. */ + int32_t *pTapDelay; /**< points to the array of delay values. The array is of length numTaps. */ + } arm_fir_sparse_instance_q7; + + + /** + * @brief Processing function for the floating-point sparse FIR filter. + * @param[in] S points to an instance of the floating-point sparse FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] pScratchIn points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_sparse_f32( + arm_fir_sparse_instance_f32 * S, + float32_t * pSrc, + float32_t * pDst, + float32_t * pScratchIn, + uint32_t blockSize); + + + /** + * @brief Initialization function for the floating-point sparse FIR filter. + * @param[in,out] S points to an instance of the floating-point sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] pCoeffs points to the array of filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + */ + void arm_fir_sparse_init_f32( + arm_fir_sparse_instance_f32 * S, + uint16_t numTaps, + float32_t * pCoeffs, + float32_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q31 sparse FIR filter. + * @param[in] S points to an instance of the Q31 sparse FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] pScratchIn points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_sparse_q31( + arm_fir_sparse_instance_q31 * S, + q31_t * pSrc, + q31_t * pDst, + q31_t * pScratchIn, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q31 sparse FIR filter. + * @param[in,out] S points to an instance of the Q31 sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] pCoeffs points to the array of filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + */ + void arm_fir_sparse_init_q31( + arm_fir_sparse_instance_q31 * S, + uint16_t numTaps, + q31_t * pCoeffs, + q31_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q15 sparse FIR filter. + * @param[in] S points to an instance of the Q15 sparse FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] pScratchIn points to a temporary buffer of size blockSize. + * @param[in] pScratchOut points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_sparse_q15( + arm_fir_sparse_instance_q15 * S, + q15_t * pSrc, + q15_t * pDst, + q15_t * pScratchIn, + q31_t * pScratchOut, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q15 sparse FIR filter. + * @param[in,out] S points to an instance of the Q15 sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] pCoeffs points to the array of filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + */ + void arm_fir_sparse_init_q15( + arm_fir_sparse_instance_q15 * S, + uint16_t numTaps, + q15_t * pCoeffs, + q15_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + + /** + * @brief Processing function for the Q7 sparse FIR filter. + * @param[in] S points to an instance of the Q7 sparse FIR structure. + * @param[in] pSrc points to the block of input data. + * @param[out] pDst points to the block of output data + * @param[in] pScratchIn points to a temporary buffer of size blockSize. + * @param[in] pScratchOut points to a temporary buffer of size blockSize. + * @param[in] blockSize number of input samples to process per call. + */ + void arm_fir_sparse_q7( + arm_fir_sparse_instance_q7 * S, + q7_t * pSrc, + q7_t * pDst, + q7_t * pScratchIn, + q31_t * pScratchOut, + uint32_t blockSize); + + + /** + * @brief Initialization function for the Q7 sparse FIR filter. + * @param[in,out] S points to an instance of the Q7 sparse FIR structure. + * @param[in] numTaps number of nonzero coefficients in the filter. + * @param[in] pCoeffs points to the array of filter coefficients. + * @param[in] pState points to the state buffer. + * @param[in] pTapDelay points to the array of offset times. + * @param[in] maxDelay maximum offset time supported. + * @param[in] blockSize number of samples that will be processed per block. + */ + void arm_fir_sparse_init_q7( + arm_fir_sparse_instance_q7 * S, + uint16_t numTaps, + q7_t * pCoeffs, + q7_t * pState, + int32_t * pTapDelay, + uint16_t maxDelay, + uint32_t blockSize); + + + /** + * @brief Floating-point sin_cos function. + * @param[in] theta input value in degrees + * @param[out] pSinVal points to the processed sine output. + * @param[out] pCosVal points to the processed cos output. + */ + void arm_sin_cos_f32( + float32_t theta, + float32_t * pSinVal, + float32_t * pCosVal); + + + /** + * @brief Q31 sin_cos function. + * @param[in] theta scaled input value in degrees + * @param[out] pSinVal points to the processed sine output. + * @param[out] pCosVal points to the processed cosine output. + */ + void arm_sin_cos_q31( + q31_t theta, + q31_t * pSinVal, + q31_t * pCosVal); + + + /** + * @brief Floating-point complex conjugate. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_conj_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t numSamples); + + /** + * @brief Q31 complex conjugate. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_conj_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q15 complex conjugate. + * @param[in] pSrc points to the input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_conj_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t numSamples); + + + /** + * @brief Floating-point complex magnitude squared + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_squared_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q31 complex magnitude squared + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_squared_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q15 complex magnitude squared + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_squared_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t numSamples); + + + /** + * @ingroup groupController + */ + + /** + * @defgroup PID PID Motor Control + * + * A Proportional Integral Derivative (PID) controller is a generic feedback control + * loop mechanism widely used in industrial control systems. + * A PID controller is the most commonly used type of feedback controller. + * + * This set of functions implements (PID) controllers + * for Q15, Q31, and floating-point data types. The functions operate on a single sample + * of data and each call to the function returns a single processed value. + * S points to an instance of the PID control data structure. in + * is the input sample value. The functions return the output value. + * + * \par Algorithm: + * 
    +   *    y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]
+   *    A0 = Kp + Ki + Kd
+   *    A1 = (-Kp ) - (2 * Kd )
+   *    A2 = Kd
    + * + * \par + * where \c Kp is proportional constant, \c Ki is Integral constant and \c Kd is Derivative constant + * + * \par + * \image html PID.gif "Proportional Integral Derivative Controller" + * + * \par + * The PID controller calculates an "error" value as the difference between + * the measured output and the reference input. + * The controller attempts to minimize the error by adjusting the process control inputs. + * The proportional value determines the reaction to the current error, + * the integral value determines the reaction based on the sum of recent errors, + * and the derivative value determines the reaction based on the rate at which the error has been changing. + * + * \par Instance Structure + * The Gains A0, A1, A2 and state variables for a PID controller are stored together in an instance data structure. + * A separate instance structure must be defined for each PID Controller. + * There are separate instance structure declarations for each of the 3 supported data types. + * + * \par Reset Functions + * There is also an associated reset function for each data type which clears the state array. + * + * \par Initialization Functions + * There is also an associated initialization function for each data type. + * The initialization function performs the following operations: + * - Initializes the Gains A0, A1, A2 from Kp,Ki, Kd gains. + * - Zeros out the values in the state buffer. + * + * \par + * Instance structure cannot be placed into a const data section and it is recommended to use the initialization function. + * + * \par Fixed-Point Behavior + * Care must be taken when using the fixed-point versions of the PID Controller functions. + * In particular, the overflow and saturation behavior of the accumulator used in each function must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup PID + * @{ + */ + + /** + * @brief Process function for the floating-point PID Control. + * @param[in,out] S is an instance of the floating-point PID Control structure + * @param[in] in input sample to process + * @return out processed output sample. + */ + CMSIS_INLINE __STATIC_INLINE float32_t arm_pid_f32( + arm_pid_instance_f32 * S, + float32_t in) + { + float32_t out; + + /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2] */ + out = (S->A0 * in) + + (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]); + + /* Update state */ + S->state[1] = S->state[0]; + S->state[0] = in; + S->state[2] = out; + + /* return to application */ + return (out); + + } + + /** + * @brief Process function for the Q31 PID Control. + * @param[in,out] S points to an instance of the Q31 PID Control structure + * @param[in] in input sample to process + * @return out processed output sample. + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 64-bit accumulator. + * The accumulator has a 2.62 format and maintains full precision of the intermediate multiplication results but provides only a single guard bit. + * Thus, if the accumulator result overflows it wraps around rather than clip. + * In order to avoid overflows completely the input signal must be scaled down by 2 bits as there are four additions. + * After all multiply-accumulates are performed, the 2.62 accumulator is truncated to 1.32 format and then saturated to 1.31 format. + */ + CMSIS_INLINE __STATIC_INLINE q31_t arm_pid_q31( + arm_pid_instance_q31 * S, + q31_t in) + { + q63_t acc; + q31_t out; + + /* acc = A0 * x[n] */ + acc = (q63_t) S->A0 * in; + + /* acc += A1 * x[n-1] */ + acc += (q63_t) S->A1 * S->state[0]; + + /* acc += A2 * x[n-2] */ + acc += (q63_t) S->A2 * S->state[1]; + + /* convert output to 1.31 format to add y[n-1] */ + out = (q31_t) (acc >> 31U); + + /* out += y[n-1] */ + out += S->state[2]; + + /* Update state */ + S->state[1] = S->state[0]; + S->state[0] = in; + S->state[2] = out; + + /* return to application */ + return (out); + } + + + /** + * @brief Process function for the Q15 PID Control. + * @param[in,out] S points to an instance of the Q15 PID Control structure + * @param[in] in input sample to process + * @return out processed output sample. + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using a 64-bit internal accumulator. + * Both Gains and state variables are represented in 1.15 format and multiplications yield a 2.30 result. + * The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 format. + * There is no risk of internal overflow with this approach and the full precision of intermediate multiplications is preserved. + * After all additions have been performed, the accumulator is truncated to 34.15 format by discarding low 15 bits. + * Lastly, the accumulator is saturated to yield a result in 1.15 format. + */ + CMSIS_INLINE __STATIC_INLINE q15_t arm_pid_q15( + arm_pid_instance_q15 * S, + q15_t in) + { + q63_t acc; + q15_t out; + +#if defined (ARM_MATH_DSP) + __SIMD32_TYPE *vstate; + + /* Implementation of PID controller */ + + /* acc = A0 * x[n] */ + acc = (q31_t) __SMUAD((uint32_t)S->A0, (uint32_t)in); + + /* acc += A1 * x[n-1] + A2 * x[n-2] */ + vstate = __SIMD32_CONST(S->state); + acc = (q63_t)__SMLALD((uint32_t)S->A1, (uint32_t)*vstate, (uint64_t)acc); +#else + /* acc = A0 * x[n] */ + acc = ((q31_t) S->A0) * in; + + /* acc += A1 * x[n-1] + A2 * x[n-2] */ + acc += (q31_t) S->A1 * S->state[0]; + acc += (q31_t) S->A2 * S->state[1]; +#endif + + /* acc += y[n-1] */ + acc += (q31_t) S->state[2] << 15; + + /* saturate the output */ + out = (q15_t) (__SSAT((acc >> 15), 16)); + + /* Update state */ + S->state[1] = S->state[0]; + S->state[0] = in; + S->state[2] = out; + + /* return to application */ + return (out); + } + + /** + * @} end of PID group + */ + + + /** + * @brief Floating-point matrix inverse. + * @param[in] src points to the instance of the input floating-point matrix structure. + * @param[out] dst points to the instance of the output floating-point matrix structure. + * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match. + * If the input matrix is singular (does not have an inverse), then the algorithm terminates and returns error status ARM_MATH_SINGULAR. + */ + arm_status arm_mat_inverse_f32( + const arm_matrix_instance_f32 * src, + arm_matrix_instance_f32 * dst); + + + /** + * @brief Floating-point matrix inverse. + * @param[in] src points to the instance of the input floating-point matrix structure. + * @param[out] dst points to the instance of the output floating-point matrix structure. + * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match. + * If the input matrix is singular (does not have an inverse), then the algorithm terminates and returns error status ARM_MATH_SINGULAR. + */ + arm_status arm_mat_inverse_f64( + const arm_matrix_instance_f64 * src, + arm_matrix_instance_f64 * dst); + + + + /** + * @ingroup groupController + */ + + /** + * @defgroup clarke Vector Clarke Transform + * Forward Clarke transform converts the instantaneous stator phases into a two-coordinate time invariant vector. + * Generally the Clarke transform uses three-phase currents Ia, Ib and Ic to calculate currents + * in the two-phase orthogonal stator axis Ialpha and Ibeta. + * When Ialpha is superposed with Ia as shown in the figure below + * \image html clarke.gif Stator current space vector and its components in (a,b). + * and Ia + Ib + Ic = 0, in this condition Ialpha and Ibeta + * can be calculated using only Ia and Ib. + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html clarkeFormula.gif + * where Ia and Ib are the instantaneous stator phases and + * pIalpha and pIbeta are the two coordinates of time invariant vector. + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Clarke transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup clarke + * @{ + */ + + /** + * + * @brief Floating-point Clarke transform + * @param[in] Ia input three-phase coordinate a + * @param[in] Ib input three-phase coordinate b + * @param[out] pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] pIbeta points to output two-phase orthogonal vector axis beta + */ + CMSIS_INLINE __STATIC_INLINE void arm_clarke_f32( + float32_t Ia, + float32_t Ib, + float32_t * pIalpha, + float32_t * pIbeta) + { + /* Calculate pIalpha using the equation, pIalpha = Ia */ + *pIalpha = Ia; + + /* Calculate pIbeta using the equation, pIbeta = (1/sqrt(3)) * Ia + (2/sqrt(3)) * Ib */ + *pIbeta = ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib); + } + + + /** + * @brief Clarke transform for Q31 version + * @param[in] Ia input three-phase coordinate a + * @param[in] Ib input three-phase coordinate b + * @param[out] pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] pIbeta points to output two-phase orthogonal vector axis beta + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the addition, hence there is no risk of overflow. + */ + CMSIS_INLINE __STATIC_INLINE void arm_clarke_q31( + q31_t Ia, + q31_t Ib, + q31_t * pIalpha, + q31_t * pIbeta) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + + /* Calculating pIalpha from Ia by equation pIalpha = Ia */ + *pIalpha = Ia; + + /* Intermediate product is calculated by (1/(sqrt(3)) * Ia) */ + product1 = (q31_t) (((q63_t) Ia * 0x24F34E8B) >> 30); + + /* Intermediate product is calculated by (2/sqrt(3) * Ib) */ + product2 = (q31_t) (((q63_t) Ib * 0x49E69D16) >> 30); + + /* pIbeta is calculated by adding the intermediate products */ + *pIbeta = __QADD(product1, product2); + } + + /** + * @} end of clarke group + */ + + /** + * @brief Converts the elements of the Q7 vector to Q31 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_q7_to_q31( + q7_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + + /** + * @ingroup groupController + */ + + /** + * @defgroup inv_clarke Vector Inverse Clarke Transform + * Inverse Clarke transform converts the two-coordinate time invariant vector into instantaneous stator phases. + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html clarkeInvFormula.gif + * where pIa and pIb are the instantaneous stator phases and + * Ialpha and Ibeta are the two coordinates of time invariant vector. + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Clarke transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup inv_clarke + * @{ + */ + + /** + * @brief Floating-point Inverse Clarke transform + * @param[in] Ialpha input two-phase orthogonal vector axis alpha + * @param[in] Ibeta input two-phase orthogonal vector axis beta + * @param[out] pIa points to output three-phase coordinate a + * @param[out] pIb points to output three-phase coordinate b + */ + CMSIS_INLINE __STATIC_INLINE void arm_inv_clarke_f32( + float32_t Ialpha, + float32_t Ibeta, + float32_t * pIa, + float32_t * pIb) + { + /* Calculating pIa from Ialpha by equation pIa = Ialpha */ + *pIa = Ialpha; + + /* Calculating pIb from Ialpha and Ibeta by equation pIb = -(1/2) * Ialpha + (sqrt(3)/2) * Ibeta */ + *pIb = -0.5f * Ialpha + 0.8660254039f * Ibeta; + } + + + /** + * @brief Inverse Clarke transform for Q31 version + * @param[in] Ialpha input two-phase orthogonal vector axis alpha + * @param[in] Ibeta input two-phase orthogonal vector axis beta + * @param[out] pIa points to output three-phase coordinate a + * @param[out] pIb points to output three-phase coordinate b + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the subtraction, hence there is no risk of overflow. + */ + CMSIS_INLINE __STATIC_INLINE void arm_inv_clarke_q31( + q31_t Ialpha, + q31_t Ibeta, + q31_t * pIa, + q31_t * pIb) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + + /* Calculating pIa from Ialpha by equation pIa = Ialpha */ + *pIa = Ialpha; + + /* Intermediate product is calculated by (1/(2*sqrt(3)) * Ia) */ + product1 = (q31_t) (((q63_t) (Ialpha) * (0x40000000)) >> 31); + + /* Intermediate product is calculated by (1/sqrt(3) * pIb) */ + product2 = (q31_t) (((q63_t) (Ibeta) * (0x6ED9EBA1)) >> 31); + + /* pIb is calculated by subtracting the products */ + *pIb = __QSUB(product2, product1); + } + + /** + * @} end of inv_clarke group + */ + + /** + * @brief Converts the elements of the Q7 vector to Q15 vector. + * @param[in] pSrc input pointer + * @param[out] pDst output pointer + * @param[in] blockSize number of samples to process + */ + void arm_q7_to_q15( + q7_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + + /** + * @ingroup groupController + */ + + /** + * @defgroup park Vector Park Transform + * + * Forward Park transform converts the input two-coordinate vector to flux and torque components. + * The Park transform can be used to realize the transformation of the Ialpha and the Ibeta currents + * from the stationary to the moving reference frame and control the spatial relationship between + * the stator vector current and rotor flux vector. + * If we consider the d axis aligned with the rotor flux, the diagram below shows the + * current vector and the relationship from the two reference frames: + * \image html park.gif "Stator current space vector and its component in (a,b) and in the d,q rotating reference frame" + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html parkFormula.gif + * where Ialpha and Ibeta are the stator vector components, + * pId and pIq are rotor vector components and cosVal and sinVal are the + * cosine and sine values of theta (rotor flux position). + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Park transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup park + * @{ + */ + + /** + * @brief Floating-point Park transform + * @param[in] Ialpha input two-phase vector coordinate alpha + * @param[in] Ibeta input two-phase vector coordinate beta + * @param[out] pId points to output rotor reference frame d + * @param[out] pIq points to output rotor reference frame q + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + * + * The function implements the forward Park transform. + * + */ + CMSIS_INLINE __STATIC_INLINE void arm_park_f32( + float32_t Ialpha, + float32_t Ibeta, + float32_t * pId, + float32_t * pIq, + float32_t sinVal, + float32_t cosVal) + { + /* Calculate pId using the equation, pId = Ialpha * cosVal + Ibeta * sinVal */ + *pId = Ialpha * cosVal + Ibeta * sinVal; + + /* Calculate pIq using the equation, pIq = - Ialpha * sinVal + Ibeta * cosVal */ + *pIq = -Ialpha * sinVal + Ibeta * cosVal; + } + + + /** + * @brief Park transform for Q31 version + * @param[in] Ialpha input two-phase vector coordinate alpha + * @param[in] Ibeta input two-phase vector coordinate beta + * @param[out] pId points to output rotor reference frame d + * @param[out] pIq points to output rotor reference frame q + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the addition and subtraction, hence there is no risk of overflow. + */ + CMSIS_INLINE __STATIC_INLINE void arm_park_q31( + q31_t Ialpha, + q31_t Ibeta, + q31_t * pId, + q31_t * pIq, + q31_t sinVal, + q31_t cosVal) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + q31_t product3, product4; /* Temporary variables used to store intermediate results */ + + /* Intermediate product is calculated by (Ialpha * cosVal) */ + product1 = (q31_t) (((q63_t) (Ialpha) * (cosVal)) >> 31); + + /* Intermediate product is calculated by (Ibeta * sinVal) */ + product2 = (q31_t) (((q63_t) (Ibeta) * (sinVal)) >> 31); + + + /* Intermediate product is calculated by (Ialpha * sinVal) */ + product3 = (q31_t) (((q63_t) (Ialpha) * (sinVal)) >> 31); + + /* Intermediate product is calculated by (Ibeta * cosVal) */ + product4 = (q31_t) (((q63_t) (Ibeta) * (cosVal)) >> 31); + + /* Calculate pId by adding the two intermediate products 1 and 2 */ + *pId = __QADD(product1, product2); + + /* Calculate pIq by subtracting the two intermediate products 3 from 4 */ + *pIq = __QSUB(product4, product3); + } + + /** + * @} end of park group + */ + + /** + * @brief Converts the elements of the Q7 vector to floating-point vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q7_to_float( + q7_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @ingroup groupController + */ + + /** + * @defgroup inv_park Vector Inverse Park transform + * Inverse Park transform converts the input flux and torque components to two-coordinate vector. + * + * The function operates on a single sample of data and each call to the function returns the processed output. + * The library provides separate functions for Q31 and floating-point data types. + * \par Algorithm + * \image html parkInvFormula.gif + * where pIalpha and pIbeta are the stator vector components, + * Id and Iq are rotor vector components and cosVal and sinVal are the + * cosine and sine values of theta (rotor flux position). + * \par Fixed-Point Behavior + * Care must be taken when using the Q31 version of the Park transform. + * In particular, the overflow and saturation behavior of the accumulator used must be considered. + * Refer to the function specific documentation below for usage guidelines. + */ + + /** + * @addtogroup inv_park + * @{ + */ + + /** + * @brief Floating-point Inverse Park transform + * @param[in] Id input coordinate of rotor reference frame d + * @param[in] Iq input coordinate of rotor reference frame q + * @param[out] pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] pIbeta points to output two-phase orthogonal vector axis beta + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + */ + CMSIS_INLINE __STATIC_INLINE void arm_inv_park_f32( + float32_t Id, + float32_t Iq, + float32_t * pIalpha, + float32_t * pIbeta, + float32_t sinVal, + float32_t cosVal) + { + /* Calculate pIalpha using the equation, pIalpha = Id * cosVal - Iq * sinVal */ + *pIalpha = Id * cosVal - Iq * sinVal; + + /* Calculate pIbeta using the equation, pIbeta = Id * sinVal + Iq * cosVal */ + *pIbeta = Id * sinVal + Iq * cosVal; + } + + + /** + * @brief Inverse Park transform for Q31 version + * @param[in] Id input coordinate of rotor reference frame d + * @param[in] Iq input coordinate of rotor reference frame q + * @param[out] pIalpha points to output two-phase orthogonal vector axis alpha + * @param[out] pIbeta points to output two-phase orthogonal vector axis beta + * @param[in] sinVal sine value of rotation angle theta + * @param[in] cosVal cosine value of rotation angle theta + * + * Scaling and Overflow Behavior: + * \par + * The function is implemented using an internal 32-bit accumulator. + * The accumulator maintains 1.31 format by truncating lower 31 bits of the intermediate multiplication in 2.62 format. + * There is saturation on the addition, hence there is no risk of overflow. + */ + CMSIS_INLINE __STATIC_INLINE void arm_inv_park_q31( + q31_t Id, + q31_t Iq, + q31_t * pIalpha, + q31_t * pIbeta, + q31_t sinVal, + q31_t cosVal) + { + q31_t product1, product2; /* Temporary variables used to store intermediate results */ + q31_t product3, product4; /* Temporary variables used to store intermediate results */ + + /* Intermediate product is calculated by (Id * cosVal) */ + product1 = (q31_t) (((q63_t) (Id) * (cosVal)) >> 31); + + /* Intermediate product is calculated by (Iq * sinVal) */ + product2 = (q31_t) (((q63_t) (Iq) * (sinVal)) >> 31); + + + /* Intermediate product is calculated by (Id * sinVal) */ + product3 = (q31_t) (((q63_t) (Id) * (sinVal)) >> 31); + + /* Intermediate product is calculated by (Iq * cosVal) */ + product4 = (q31_t) (((q63_t) (Iq) * (cosVal)) >> 31); + + /* Calculate pIalpha by using the two intermediate products 1 and 2 */ + *pIalpha = __QSUB(product1, product2); + + /* Calculate pIbeta by using the two intermediate products 3 and 4 */ + *pIbeta = __QADD(product4, product3); + } + + /** + * @} end of Inverse park group + */ + + + /** + * @brief Converts the elements of the Q31 vector to floating-point vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q31_to_float( + q31_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + /** + * @ingroup groupInterpolation + */ + + /** + * @defgroup LinearInterpolate Linear Interpolation + * + * Linear interpolation is a method of curve fitting using linear polynomials. + * Linear interpolation works by effectively drawing a straight line between two neighboring samples and returning the appropriate point along that line + * + * \par + * \image html LinearInterp.gif "Linear interpolation" + * + * \par + * A Linear Interpolate function calculates an output value(y), for the input(x) + * using linear interpolation of the input values x0, x1( nearest input values) and the output values y0 and y1(nearest output values) + * + * \par Algorithm: + * 
    +   *       y = y0 + (x - x0) * ((y1 - y0)/(x1-x0))
+   *       where x0, x1 are nearest values of input x
+   *             y0, y1 are nearest values to output y
+   *
    + * + * \par + * This set of functions implements Linear interpolation process + * for Q7, Q15, Q31, and floating-point data types. The functions operate on a single + * sample of data and each call to the function returns a single processed value. + * S points to an instance of the Linear Interpolate function data structure. + * x is the input sample value. The functions returns the output value. + * + * \par + * if x is outside of the table boundary, Linear interpolation returns first value of the table + * if x is below input range and returns last value of table if x is above range. + */ + + /** + * @addtogroup LinearInterpolate + * @{ + */ + + /** + * @brief Process function for the floating-point Linear Interpolation Function. + * @param[in,out] S is an instance of the floating-point Linear Interpolation structure + * @param[in] x input sample to process + * @return y processed output sample. + * + */ + CMSIS_INLINE __STATIC_INLINE float32_t arm_linear_interp_f32( + arm_linear_interp_instance_f32 * S, + float32_t x) + { + float32_t y; + float32_t x0, x1; /* Nearest input values */ + float32_t y0, y1; /* Nearest output values */ + float32_t xSpacing = S->xSpacing; /* spacing between input values */ + int32_t i; /* Index variable */ + float32_t *pYData = S->pYData; /* pointer to output table */ + + /* Calculation of index */ + i = (int32_t) ((x - S->x1) / xSpacing); + + if (i < 0) + { + /* Iniatilize output for below specified range as least output value of table */ + y = pYData[0]; + } + else if ((uint32_t)i >= S->nValues) + { + /* Iniatilize output for above specified range as last output value of table */ + y = pYData[S->nValues - 1]; + } + else + { + /* Calculation of nearest input values */ + x0 = S->x1 + i * xSpacing; + x1 = S->x1 + (i + 1) * xSpacing; + + /* Read of nearest output values */ + y0 = pYData[i]; + y1 = pYData[i + 1]; + + /* Calculation of output */ + y = y0 + (x - x0) * ((y1 - y0) / (x1 - x0)); + + } + + /* returns output value */ + return (y); + } + + + /** + * + * @brief Process function for the Q31 Linear Interpolation Function. + * @param[in] pYData pointer to Q31 Linear Interpolation table + * @param[in] x input sample to process + * @param[in] nValues number of table values + * @return y processed output sample. + * + * \par + * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. + * This function can support maximum of table size 2^12. + * + */ + CMSIS_INLINE __STATIC_INLINE q31_t arm_linear_interp_q31( + q31_t * pYData, + q31_t x, + uint32_t nValues) + { + q31_t y; /* output */ + q31_t y0, y1; /* Nearest output values */ + q31_t fract; /* fractional part */ + int32_t index; /* Index to read nearest output values */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + index = ((x & (q31_t)0xFFF00000) >> 20); + + if (index >= (int32_t)(nValues - 1)) + { + return (pYData[nValues - 1]); + } + else if (index < 0) + { + return (pYData[0]); + } + else + { + /* 20 bits for the fractional part */ + /* shift left by 11 to keep fract in 1.31 format */ + fract = (x & 0x000FFFFF) << 11; + + /* Read two nearest output values from the index in 1.31(q31) format */ + y0 = pYData[index]; + y1 = pYData[index + 1]; + + /* Calculation of y0 * (1-fract) and y is in 2.30 format */ + y = ((q31_t) ((q63_t) y0 * (0x7FFFFFFF - fract) >> 32)); + + /* Calculation of y0 * (1-fract) + y1 *fract and y is in 2.30 format */ + y += ((q31_t) (((q63_t) y1 * fract) >> 32)); + + /* Convert y to 1.31 format */ + return (y << 1U); + } + } + + + /** + * + * @brief Process function for the Q15 Linear Interpolation Function. + * @param[in] pYData pointer to Q15 Linear Interpolation table + * @param[in] x input sample to process + * @param[in] nValues number of table values + * @return y processed output sample. + * + * \par + * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. + * This function can support maximum of table size 2^12. + * + */ + CMSIS_INLINE __STATIC_INLINE q15_t arm_linear_interp_q15( + q15_t * pYData, + q31_t x, + uint32_t nValues) + { + q63_t y; /* output */ + q15_t y0, y1; /* Nearest output values */ + q31_t fract; /* fractional part */ + int32_t index; /* Index to read nearest output values */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + index = ((x & (int32_t)0xFFF00000) >> 20); + + if (index >= (int32_t)(nValues - 1)) + { + return (pYData[nValues - 1]); + } + else if (index < 0) + { + return (pYData[0]); + } + else + { + /* 20 bits for the fractional part */ + /* fract is in 12.20 format */ + fract = (x & 0x000FFFFF); + + /* Read two nearest output values from the index */ + y0 = pYData[index]; + y1 = pYData[index + 1]; + + /* Calculation of y0 * (1-fract) and y is in 13.35 format */ + y = ((q63_t) y0 * (0xFFFFF - fract)); + + /* Calculation of (y0 * (1-fract) + y1 * fract) and y is in 13.35 format */ + y += ((q63_t) y1 * (fract)); + + /* convert y to 1.15 format */ + return (q15_t) (y >> 20); + } + } + + + /** + * + * @brief Process function for the Q7 Linear Interpolation Function. + * @param[in] pYData pointer to Q7 Linear Interpolation table + * @param[in] x input sample to process + * @param[in] nValues number of table values + * @return y processed output sample. + * + * \par + * Input sample x is in 12.20 format which contains 12 bits for table index and 20 bits for fractional part. + * This function can support maximum of table size 2^12. + */ + CMSIS_INLINE __STATIC_INLINE q7_t arm_linear_interp_q7( + q7_t * pYData, + q31_t x, + uint32_t nValues) + { + q31_t y; /* output */ + q7_t y0, y1; /* Nearest output values */ + q31_t fract; /* fractional part */ + uint32_t index; /* Index to read nearest output values */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + if (x < 0) + { + return (pYData[0]); + } + index = (x >> 20) & 0xfff; + + if (index >= (nValues - 1)) + { + return (pYData[nValues - 1]); + } + else + { + /* 20 bits for the fractional part */ + /* fract is in 12.20 format */ + fract = (x & 0x000FFFFF); + + /* Read two nearest output values from the index and are in 1.7(q7) format */ + y0 = pYData[index]; + y1 = pYData[index + 1]; + + /* Calculation of y0 * (1-fract ) and y is in 13.27(q27) format */ + y = ((y0 * (0xFFFFF - fract))); + + /* Calculation of y1 * fract + y0 * (1-fract) and y is in 13.27(q27) format */ + y += (y1 * fract); + + /* convert y to 1.7(q7) format */ + return (q7_t) (y >> 20); + } + } + + /** + * @} end of LinearInterpolate group + */ + + /** + * @brief Fast approximation to the trigonometric sine function for floating-point data. + * @param[in] x input value in radians. + * @return sin(x). + */ + float32_t arm_sin_f32( + float32_t x); + + + /** + * @brief Fast approximation to the trigonometric sine function for Q31 data. + * @param[in] x Scaled input value in radians. + * @return sin(x). + */ + q31_t arm_sin_q31( + q31_t x); + + + /** + * @brief Fast approximation to the trigonometric sine function for Q15 data. + * @param[in] x Scaled input value in radians. + * @return sin(x). + */ + q15_t arm_sin_q15( + q15_t x); + + + /** + * @brief Fast approximation to the trigonometric cosine function for floating-point data. + * @param[in] x input value in radians. + * @return cos(x). + */ + float32_t arm_cos_f32( + float32_t x); + + + /** + * @brief Fast approximation to the trigonometric cosine function for Q31 data. + * @param[in] x Scaled input value in radians. + * @return cos(x). + */ + q31_t arm_cos_q31( + q31_t x); + + + /** + * @brief Fast approximation to the trigonometric cosine function for Q15 data. + * @param[in] x Scaled input value in radians. + * @return cos(x). + */ + q15_t arm_cos_q15( + q15_t x); + + + /** + * @ingroup groupFastMath + */ + + + /** + * @defgroup SQRT Square Root + * + * Computes the square root of a number. + * There are separate functions for Q15, Q31, and floating-point data types. + * The square root function is computed using the Newton-Raphson algorithm. + * This is an iterative algorithm of the form: + * 
    +   *      x1 = x0 - f(x0)/f'(x0)
+   *
    + * where x1 is the current estimate, + * x0 is the previous estimate, and + * f'(x0) is the derivative of f() evaluated at x0. + * For the square root function, the algorithm reduces to: + * 
    +   *     x0 = in/2                         [initial guess]
+   *     x1 = 1/2 * ( x0 + in / x0)        [each iteration]
+   *
    + */ + + + /** + * @addtogroup SQRT + * @{ + */ + + /** + * @brief Floating-point square root function. + * @param[in] in input value. + * @param[out] pOut square root of input value. + * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if + * in is negative value and returns zero output for negative values. + */ + CMSIS_INLINE __STATIC_INLINE arm_status arm_sqrt_f32( + float32_t in, + float32_t * pOut) + { + if (in >= 0.0f) + { + +#if (__FPU_USED == 1) && defined ( __CC_ARM ) + *pOut = __sqrtf(in); +#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) + *pOut = __builtin_sqrtf(in); +#elif (__FPU_USED == 1) && defined(__GNUC__) + *pOut = __builtin_sqrtf(in); +#elif (__FPU_USED == 1) && defined ( __ICCARM__ ) && (__VER__ >= 6040000) + __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in)); +#else + *pOut = sqrtf(in); +#endif + + return (ARM_MATH_SUCCESS); + } + else + { + *pOut = 0.0f; + return (ARM_MATH_ARGUMENT_ERROR); + } + } + + + /** + * @brief Q31 square root function. + * @param[in] in input value. The range of the input value is [0 +1) or 0x00000000 to 0x7FFFFFFF. + * @param[out] pOut square root of input value. + * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if + * in is negative value and returns zero output for negative values. + */ + arm_status arm_sqrt_q31( + q31_t in, + q31_t * pOut); + + + /** + * @brief Q15 square root function. + * @param[in] in input value. The range of the input value is [0 +1) or 0x0000 to 0x7FFF. + * @param[out] pOut square root of input value. + * @return The function returns ARM_MATH_SUCCESS if input value is positive value or ARM_MATH_ARGUMENT_ERROR if + * in is negative value and returns zero output for negative values. + */ + arm_status arm_sqrt_q15( + q15_t in, + q15_t * pOut); + + /** + * @} end of SQRT group + */ + + + /** + * @brief floating-point Circular write function. + */ + CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_f32( + int32_t * circBuffer, + int32_t L, + uint16_t * writeOffset, + int32_t bufferInc, + const int32_t * src, + int32_t srcInc, + uint32_t blockSize) + { + uint32_t i = 0U; + int32_t wOffset; + + /* Copy the value of Index pointer that points + * to the current location where the input samples to be copied */ + wOffset = *writeOffset; + + /* Loop over the blockSize */ + i = blockSize; + + while (i > 0U) + { + /* copy the input sample to the circular buffer */ + circBuffer[wOffset] = *src; + + /* Update the input pointer */ + src += srcInc; + + /* Circularly update wOffset. Watch out for positive and negative value */ + wOffset += bufferInc; + if (wOffset >= L) + wOffset -= L; + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *writeOffset = (uint16_t)wOffset; + } + + + + /** + * @brief floating-point Circular Read function. + */ + CMSIS_INLINE __STATIC_INLINE void arm_circularRead_f32( + int32_t * circBuffer, + int32_t L, + int32_t * readOffset, + int32_t bufferInc, + int32_t * dst, + int32_t * dst_base, + int32_t dst_length, + int32_t dstInc, + uint32_t blockSize) + { + uint32_t i = 0U; + int32_t rOffset, dst_end; + + /* Copy the value of Index pointer that points + * to the current location from where the input samples to be read */ + rOffset = *readOffset; + dst_end = (int32_t) (dst_base + dst_length); + + /* Loop over the blockSize */ + i = blockSize; + + while (i > 0U) + { + /* copy the sample from the circular buffer to the destination buffer */ + *dst = circBuffer[rOffset]; + + /* Update the input pointer */ + dst += dstInc; + + if (dst == (int32_t *) dst_end) + { + dst = dst_base; + } + + /* Circularly update rOffset. Watch out for positive and negative value */ + rOffset += bufferInc; + + if (rOffset >= L) + { + rOffset -= L; + } + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *readOffset = rOffset; + } + + + /** + * @brief Q15 Circular write function. + */ + CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_q15( + q15_t * circBuffer, + int32_t L, + uint16_t * writeOffset, + int32_t bufferInc, + const q15_t * src, + int32_t srcInc, + uint32_t blockSize) + { + uint32_t i = 0U; + int32_t wOffset; + + /* Copy the value of Index pointer that points + * to the current location where the input samples to be copied */ + wOffset = *writeOffset; + + /* Loop over the blockSize */ + i = blockSize; + + while (i > 0U) + { + /* copy the input sample to the circular buffer */ + circBuffer[wOffset] = *src; + + /* Update the input pointer */ + src += srcInc; + + /* Circularly update wOffset. Watch out for positive and negative value */ + wOffset += bufferInc; + if (wOffset >= L) + wOffset -= L; + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *writeOffset = (uint16_t)wOffset; + } + + + /** + * @brief Q15 Circular Read function. + */ + CMSIS_INLINE __STATIC_INLINE void arm_circularRead_q15( + q15_t * circBuffer, + int32_t L, + int32_t * readOffset, + int32_t bufferInc, + q15_t * dst, + q15_t * dst_base, + int32_t dst_length, + int32_t dstInc, + uint32_t blockSize) + { + uint32_t i = 0; + int32_t rOffset, dst_end; + + /* Copy the value of Index pointer that points + * to the current location from where the input samples to be read */ + rOffset = *readOffset; + + dst_end = (int32_t) (dst_base + dst_length); + + /* Loop over the blockSize */ + i = blockSize; + + while (i > 0U) + { + /* copy the sample from the circular buffer to the destination buffer */ + *dst = circBuffer[rOffset]; + + /* Update the input pointer */ + dst += dstInc; + + if (dst == (q15_t *) dst_end) + { + dst = dst_base; + } + + /* Circularly update wOffset. Watch out for positive and negative value */ + rOffset += bufferInc; + + if (rOffset >= L) + { + rOffset -= L; + } + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *readOffset = rOffset; + } + + + /** + * @brief Q7 Circular write function. + */ + CMSIS_INLINE __STATIC_INLINE void arm_circularWrite_q7( + q7_t * circBuffer, + int32_t L, + uint16_t * writeOffset, + int32_t bufferInc, + const q7_t * src, + int32_t srcInc, + uint32_t blockSize) + { + uint32_t i = 0U; + int32_t wOffset; + + /* Copy the value of Index pointer that points + * to the current location where the input samples to be copied */ + wOffset = *writeOffset; + + /* Loop over the blockSize */ + i = blockSize; + + while (i > 0U) + { + /* copy the input sample to the circular buffer */ + circBuffer[wOffset] = *src; + + /* Update the input pointer */ + src += srcInc; + + /* Circularly update wOffset. Watch out for positive and negative value */ + wOffset += bufferInc; + if (wOffset >= L) + wOffset -= L; + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *writeOffset = (uint16_t)wOffset; + } + + + /** + * @brief Q7 Circular Read function. + */ + CMSIS_INLINE __STATIC_INLINE void arm_circularRead_q7( + q7_t * circBuffer, + int32_t L, + int32_t * readOffset, + int32_t bufferInc, + q7_t * dst, + q7_t * dst_base, + int32_t dst_length, + int32_t dstInc, + uint32_t blockSize) + { + uint32_t i = 0; + int32_t rOffset, dst_end; + + /* Copy the value of Index pointer that points + * to the current location from where the input samples to be read */ + rOffset = *readOffset; + + dst_end = (int32_t) (dst_base + dst_length); + + /* Loop over the blockSize */ + i = blockSize; + + while (i > 0U) + { + /* copy the sample from the circular buffer to the destination buffer */ + *dst = circBuffer[rOffset]; + + /* Update the input pointer */ + dst += dstInc; + + if (dst == (q7_t *) dst_end) + { + dst = dst_base; + } + + /* Circularly update rOffset. Watch out for positive and negative value */ + rOffset += bufferInc; + + if (rOffset >= L) + { + rOffset -= L; + } + + /* Decrement the loop counter */ + i--; + } + + /* Update the index pointer */ + *readOffset = rOffset; + } + + + /** + * @brief Sum of the squares of the elements of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_power_q31( + q31_t * pSrc, + uint32_t blockSize, + q63_t * pResult); + + + /** + * @brief Sum of the squares of the elements of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_power_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Sum of the squares of the elements of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_power_q15( + q15_t * pSrc, + uint32_t blockSize, + q63_t * pResult); + + + /** + * @brief Sum of the squares of the elements of a Q7 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_power_q7( + q7_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Mean value of a Q7 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_mean_q7( + q7_t * pSrc, + uint32_t blockSize, + q7_t * pResult); + + + /** + * @brief Mean value of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_mean_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + + /** + * @brief Mean value of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_mean_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Mean value of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_mean_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Variance of the elements of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_var_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Variance of the elements of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_var_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Variance of the elements of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_var_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + + /** + * @brief Root Mean Square of the elements of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_rms_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Root Mean Square of the elements of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_rms_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Root Mean Square of the elements of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_rms_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + + /** + * @brief Standard deviation of the elements of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_std_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult); + + + /** + * @brief Standard deviation of the elements of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_std_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult); + + + /** + * @brief Standard deviation of the elements of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output value. + */ + void arm_std_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult); + + + /** + * @brief Floating-point complex magnitude + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_f32( + float32_t * pSrc, + float32_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q31 complex magnitude + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_q31( + q31_t * pSrc, + q31_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q15 complex magnitude + * @param[in] pSrc points to the complex input vector + * @param[out] pDst points to the real output vector + * @param[in] numSamples number of complex samples in the input vector + */ + void arm_cmplx_mag_q15( + q15_t * pSrc, + q15_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q15 complex dot product + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] numSamples number of complex samples in each vector + * @param[out] realResult real part of the result returned here + * @param[out] imagResult imaginary part of the result returned here + */ + void arm_cmplx_dot_prod_q15( + q15_t * pSrcA, + q15_t * pSrcB, + uint32_t numSamples, + q31_t * realResult, + q31_t * imagResult); + + + /** + * @brief Q31 complex dot product + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] numSamples number of complex samples in each vector + * @param[out] realResult real part of the result returned here + * @param[out] imagResult imaginary part of the result returned here + */ + void arm_cmplx_dot_prod_q31( + q31_t * pSrcA, + q31_t * pSrcB, + uint32_t numSamples, + q63_t * realResult, + q63_t * imagResult); + + + /** + * @brief Floating-point complex dot product + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[in] numSamples number of complex samples in each vector + * @param[out] realResult real part of the result returned here + * @param[out] imagResult imaginary part of the result returned here + */ + void arm_cmplx_dot_prod_f32( + float32_t * pSrcA, + float32_t * pSrcB, + uint32_t numSamples, + float32_t * realResult, + float32_t * imagResult); + + + /** + * @brief Q15 complex-by-real multiplication + * @param[in] pSrcCmplx points to the complex input vector + * @param[in] pSrcReal points to the real input vector + * @param[out] pCmplxDst points to the complex output vector + * @param[in] numSamples number of samples in each vector + */ + void arm_cmplx_mult_real_q15( + q15_t * pSrcCmplx, + q15_t * pSrcReal, + q15_t * pCmplxDst, + uint32_t numSamples); + + + /** + * @brief Q31 complex-by-real multiplication + * @param[in] pSrcCmplx points to the complex input vector + * @param[in] pSrcReal points to the real input vector + * @param[out] pCmplxDst points to the complex output vector + * @param[in] numSamples number of samples in each vector + */ + void arm_cmplx_mult_real_q31( + q31_t * pSrcCmplx, + q31_t * pSrcReal, + q31_t * pCmplxDst, + uint32_t numSamples); + + + /** + * @brief Floating-point complex-by-real multiplication + * @param[in] pSrcCmplx points to the complex input vector + * @param[in] pSrcReal points to the real input vector + * @param[out] pCmplxDst points to the complex output vector + * @param[in] numSamples number of samples in each vector + */ + void arm_cmplx_mult_real_f32( + float32_t * pSrcCmplx, + float32_t * pSrcReal, + float32_t * pCmplxDst, + uint32_t numSamples); + + + /** + * @brief Minimum value of a Q7 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] result is output pointer + * @param[in] index is the array index of the minimum value in the input buffer. + */ + void arm_min_q7( + q7_t * pSrc, + uint32_t blockSize, + q7_t * result, + uint32_t * index); + + + /** + * @brief Minimum value of a Q15 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output pointer + * @param[in] pIndex is the array index of the minimum value in the input buffer. + */ + void arm_min_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult, + uint32_t * pIndex); + + + /** + * @brief Minimum value of a Q31 vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output pointer + * @param[out] pIndex is the array index of the minimum value in the input buffer. + */ + void arm_min_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult, + uint32_t * pIndex); + + + /** + * @brief Minimum value of a floating-point vector. + * @param[in] pSrc is input pointer + * @param[in] blockSize is the number of samples to process + * @param[out] pResult is output pointer + * @param[out] pIndex is the array index of the minimum value in the input buffer. + */ + void arm_min_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult, + uint32_t * pIndex); + + +/** + * @brief Maximum value of a Q7 vector. + * @param[in] pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] pResult maximum value returned here + * @param[out] pIndex index of maximum value returned here + */ + void arm_max_q7( + q7_t * pSrc, + uint32_t blockSize, + q7_t * pResult, + uint32_t * pIndex); + + +/** + * @brief Maximum value of a Q15 vector. + * @param[in] pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] pResult maximum value returned here + * @param[out] pIndex index of maximum value returned here + */ + void arm_max_q15( + q15_t * pSrc, + uint32_t blockSize, + q15_t * pResult, + uint32_t * pIndex); + + +/** + * @brief Maximum value of a Q31 vector. + * @param[in] pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] pResult maximum value returned here + * @param[out] pIndex index of maximum value returned here + */ + void arm_max_q31( + q31_t * pSrc, + uint32_t blockSize, + q31_t * pResult, + uint32_t * pIndex); + + +/** + * @brief Maximum value of a floating-point vector. + * @param[in] pSrc points to the input buffer + * @param[in] blockSize length of the input vector + * @param[out] pResult maximum value returned here + * @param[out] pIndex index of maximum value returned here + */ + void arm_max_f32( + float32_t * pSrc, + uint32_t blockSize, + float32_t * pResult, + uint32_t * pIndex); + + + /** + * @brief Q15 complex-by-complex multiplication + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_mult_cmplx_q15( + q15_t * pSrcA, + q15_t * pSrcB, + q15_t * pDst, + uint32_t numSamples); + + + /** + * @brief Q31 complex-by-complex multiplication + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_mult_cmplx_q31( + q31_t * pSrcA, + q31_t * pSrcB, + q31_t * pDst, + uint32_t numSamples); + + + /** + * @brief Floating-point complex-by-complex multiplication + * @param[in] pSrcA points to the first input vector + * @param[in] pSrcB points to the second input vector + * @param[out] pDst points to the output vector + * @param[in] numSamples number of complex samples in each vector + */ + void arm_cmplx_mult_cmplx_f32( + float32_t * pSrcA, + float32_t * pSrcB, + float32_t * pDst, + uint32_t numSamples); + + + /** + * @brief Converts the elements of the floating-point vector to Q31 vector. + * @param[in] pSrc points to the floating-point input vector + * @param[out] pDst points to the Q31 output vector + * @param[in] blockSize length of the input vector + */ + void arm_float_to_q31( + float32_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the floating-point vector to Q15 vector. + * @param[in] pSrc points to the floating-point input vector + * @param[out] pDst points to the Q15 output vector + * @param[in] blockSize length of the input vector + */ + void arm_float_to_q15( + float32_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the floating-point vector to Q7 vector. + * @param[in] pSrc points to the floating-point input vector + * @param[out] pDst points to the Q7 output vector + * @param[in] blockSize length of the input vector + */ + void arm_float_to_q7( + float32_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q31 vector to Q15 vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q31_to_q15( + q31_t * pSrc, + q15_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q31 vector to Q7 vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q31_to_q7( + q31_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q15 vector to floating-point vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q15_to_float( + q15_t * pSrc, + float32_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q15 vector to Q31 vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q15_to_q31( + q15_t * pSrc, + q31_t * pDst, + uint32_t blockSize); + + + /** + * @brief Converts the elements of the Q15 vector to Q7 vector. + * @param[in] pSrc is input pointer + * @param[out] pDst is output pointer + * @param[in] blockSize is the number of samples to process + */ + void arm_q15_to_q7( + q15_t * pSrc, + q7_t * pDst, + uint32_t blockSize); + + + /** + * @ingroup groupInterpolation + */ + + /** + * @defgroup BilinearInterpolate Bilinear Interpolation + * + * Bilinear interpolation is an extension of linear interpolation applied to a two dimensional grid. + * The underlying function f(x, y) is sampled on a regular grid and the interpolation process + * determines values between the grid points. + * Bilinear interpolation is equivalent to two step linear interpolation, first in the x-dimension and then in the y-dimension. + * Bilinear interpolation is often used in image processing to rescale images. + * The CMSIS DSP library provides bilinear interpolation functions for Q7, Q15, Q31, and floating-point data types. + * + * Algorithm + * \par + * The instance structure used by the bilinear interpolation functions describes a two dimensional data table. + * For floating-point, the instance structure is defined as: + * 
    +   *   typedef struct
+   *   {
+   *     uint16_t numRows;
+   *     uint16_t numCols;
+   *     float32_t *pData;
+   * } arm_bilinear_interp_instance_f32;
+   *
    + * + * \par + * where numRows specifies the number of rows in the table; + * numCols specifies the number of columns in the table; + * and pData points to an array of size numRows*numCols values. + * The data table pTable is organized in row order and the supplied data values fall on integer indexes. + * That is, table element (x,y) is located at pTable[x + y*numCols] where x and y are integers. + * + * \par + * Let (x, y) specify the desired interpolation point. Then define: + * 
    +   *     XF = floor(x)
+   *     YF = floor(y)
+   *
    + * \par + * The interpolated output point is computed as: + * 
    +   *  f(x, y) = f(XF, YF) * (1-(x-XF)) * (1-(y-YF))
+   *           + f(XF+1, YF) * (x-XF)*(1-(y-YF))
+   *           + f(XF, YF+1) * (1-(x-XF))*(y-YF)
+   *           + f(XF+1, YF+1) * (x-XF)*(y-YF)
+   *
    + * Note that the coordinates (x, y) contain integer and fractional components. + * The integer components specify which portion of the table to use while the + * fractional components control the interpolation processor. + * + * \par + * if (x,y) are outside of the table boundary, Bilinear interpolation returns zero output. + */ + + /** + * @addtogroup BilinearInterpolate + * @{ + */ + + + /** + * + * @brief Floating-point bilinear interpolation. + * @param[in,out] S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate. + * @param[in] Y interpolation coordinate. + * @return out interpolated value. + */ + CMSIS_INLINE __STATIC_INLINE float32_t arm_bilinear_interp_f32( + const arm_bilinear_interp_instance_f32 * S, + float32_t X, + float32_t Y) + { + float32_t out; + float32_t f00, f01, f10, f11; + float32_t *pData = S->pData; + int32_t xIndex, yIndex, index; + float32_t xdiff, ydiff; + float32_t b1, b2, b3, b4; + + xIndex = (int32_t) X; + yIndex = (int32_t) Y; + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if (xIndex < 0 || xIndex > (S->numRows - 1) || yIndex < 0 || yIndex > (S->numCols - 1)) + { + return (0); + } + + /* Calculation of index for two nearest points in X-direction */ + index = (xIndex - 1) + (yIndex - 1) * S->numCols; + + + /* Read two nearest points in X-direction */ + f00 = pData[index]; + f01 = pData[index + 1]; + + /* Calculation of index for two nearest points in Y-direction */ + index = (xIndex - 1) + (yIndex) * S->numCols; + + + /* Read two nearest points in Y-direction */ + f10 = pData[index]; + f11 = pData[index + 1]; + + /* Calculation of intermediate values */ + b1 = f00; + b2 = f01 - f00; + b3 = f10 - f00; + b4 = f00 - f01 - f10 + f11; + + /* Calculation of fractional part in X */ + xdiff = X - xIndex; + + /* Calculation of fractional part in Y */ + ydiff = Y - yIndex; + + /* Calculation of bi-linear interpolated output */ + out = b1 + b2 * xdiff + b3 * ydiff + b4 * xdiff * ydiff; + + /* return to application */ + return (out); + } + + + /** + * + * @brief Q31 bilinear interpolation. + * @param[in,out] S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate in 12.20 format. + * @param[in] Y interpolation coordinate in 12.20 format. + * @return out interpolated value. + */ + CMSIS_INLINE __STATIC_INLINE q31_t arm_bilinear_interp_q31( + arm_bilinear_interp_instance_q31 * S, + q31_t X, + q31_t Y) + { + q31_t out; /* Temporary output */ + q31_t acc = 0; /* output */ + q31_t xfract, yfract; /* X, Y fractional parts */ + q31_t x1, x2, y1, y2; /* Nearest output values */ + int32_t rI, cI; /* Row and column indices */ + q31_t *pYData = S->pData; /* pointer to output table values */ + uint32_t nCols = S->numCols; /* num of rows */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + rI = ((X & (q31_t)0xFFF00000) >> 20); + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + cI = ((Y & (q31_t)0xFFF00000) >> 20); + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) + { + return (0); + } + + /* 20 bits for the fractional part */ + /* shift left xfract by 11 to keep 1.31 format */ + xfract = (X & 0x000FFFFF) << 11U; + + /* Read two nearest output values from the index */ + x1 = pYData[(rI) + (int32_t)nCols * (cI) ]; + x2 = pYData[(rI) + (int32_t)nCols * (cI) + 1]; + + /* 20 bits for the fractional part */ + /* shift left yfract by 11 to keep 1.31 format */ + yfract = (Y & 0x000FFFFF) << 11U; + + /* Read two nearest output values from the index */ + y1 = pYData[(rI) + (int32_t)nCols * (cI + 1) ]; + y2 = pYData[(rI) + (int32_t)nCols * (cI + 1) + 1]; + + /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 3.29(q29) format */ + out = ((q31_t) (((q63_t) x1 * (0x7FFFFFFF - xfract)) >> 32)); + acc = ((q31_t) (((q63_t) out * (0x7FFFFFFF - yfract)) >> 32)); + + /* x2 * (xfract) * (1-yfract) in 3.29(q29) and adding to acc */ + out = ((q31_t) ((q63_t) x2 * (0x7FFFFFFF - yfract) >> 32)); + acc += ((q31_t) ((q63_t) out * (xfract) >> 32)); + + /* y1 * (1 - xfract) * (yfract) in 3.29(q29) and adding to acc */ + out = ((q31_t) ((q63_t) y1 * (0x7FFFFFFF - xfract) >> 32)); + acc += ((q31_t) ((q63_t) out * (yfract) >> 32)); + + /* y2 * (xfract) * (yfract) in 3.29(q29) and adding to acc */ + out = ((q31_t) ((q63_t) y2 * (xfract) >> 32)); + acc += ((q31_t) ((q63_t) out * (yfract) >> 32)); + + /* Convert acc to 1.31(q31) format */ + return ((q31_t)(acc << 2)); + } + + + /** + * @brief Q15 bilinear interpolation. + * @param[in,out] S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate in 12.20 format. + * @param[in] Y interpolation coordinate in 12.20 format. + * @return out interpolated value. + */ + CMSIS_INLINE __STATIC_INLINE q15_t arm_bilinear_interp_q15( + arm_bilinear_interp_instance_q15 * S, + q31_t X, + q31_t Y) + { + q63_t acc = 0; /* output */ + q31_t out; /* Temporary output */ + q15_t x1, x2, y1, y2; /* Nearest output values */ + q31_t xfract, yfract; /* X, Y fractional parts */ + int32_t rI, cI; /* Row and column indices */ + q15_t *pYData = S->pData; /* pointer to output table values */ + uint32_t nCols = S->numCols; /* num of rows */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + rI = ((X & (q31_t)0xFFF00000) >> 20); + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + cI = ((Y & (q31_t)0xFFF00000) >> 20); + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) + { + return (0); + } + + /* 20 bits for the fractional part */ + /* xfract should be in 12.20 format */ + xfract = (X & 0x000FFFFF); + + /* Read two nearest output values from the index */ + x1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) ]; + x2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) + 1]; + + /* 20 bits for the fractional part */ + /* yfract should be in 12.20 format */ + yfract = (Y & 0x000FFFFF); + + /* Read two nearest output values from the index */ + y1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) ]; + y2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) + 1]; + + /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 13.51 format */ + + /* x1 is in 1.15(q15), xfract in 12.20 format and out is in 13.35 format */ + /* convert 13.35 to 13.31 by right shifting and out is in 1.31 */ + out = (q31_t) (((q63_t) x1 * (0xFFFFF - xfract)) >> 4U); + acc = ((q63_t) out * (0xFFFFF - yfract)); + + /* x2 * (xfract) * (1-yfract) in 1.51 and adding to acc */ + out = (q31_t) (((q63_t) x2 * (0xFFFFF - yfract)) >> 4U); + acc += ((q63_t) out * (xfract)); + + /* y1 * (1 - xfract) * (yfract) in 1.51 and adding to acc */ + out = (q31_t) (((q63_t) y1 * (0xFFFFF - xfract)) >> 4U); + acc += ((q63_t) out * (yfract)); + + /* y2 * (xfract) * (yfract) in 1.51 and adding to acc */ + out = (q31_t) (((q63_t) y2 * (xfract)) >> 4U); + acc += ((q63_t) out * (yfract)); + + /* acc is in 13.51 format and down shift acc by 36 times */ + /* Convert out to 1.15 format */ + return ((q15_t)(acc >> 36)); + } + + + /** + * @brief Q7 bilinear interpolation. + * @param[in,out] S points to an instance of the interpolation structure. + * @param[in] X interpolation coordinate in 12.20 format. + * @param[in] Y interpolation coordinate in 12.20 format. + * @return out interpolated value. + */ + CMSIS_INLINE __STATIC_INLINE q7_t arm_bilinear_interp_q7( + arm_bilinear_interp_instance_q7 * S, + q31_t X, + q31_t Y) + { + q63_t acc = 0; /* output */ + q31_t out; /* Temporary output */ + q31_t xfract, yfract; /* X, Y fractional parts */ + q7_t x1, x2, y1, y2; /* Nearest output values */ + int32_t rI, cI; /* Row and column indices */ + q7_t *pYData = S->pData; /* pointer to output table values */ + uint32_t nCols = S->numCols; /* num of rows */ + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + rI = ((X & (q31_t)0xFFF00000) >> 20); + + /* Input is in 12.20 format */ + /* 12 bits for the table index */ + /* Index value calculation */ + cI = ((Y & (q31_t)0xFFF00000) >> 20); + + /* Care taken for table outside boundary */ + /* Returns zero output when values are outside table boundary */ + if (rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1)) + { + return (0); + } + + /* 20 bits for the fractional part */ + /* xfract should be in 12.20 format */ + xfract = (X & (q31_t)0x000FFFFF); + + /* Read two nearest output values from the index */ + x1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) ]; + x2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI) + 1]; + + /* 20 bits for the fractional part */ + /* yfract should be in 12.20 format */ + yfract = (Y & (q31_t)0x000FFFFF); + + /* Read two nearest output values from the index */ + y1 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) ]; + y2 = pYData[((uint32_t)rI) + nCols * ((uint32_t)cI + 1) + 1]; + + /* Calculation of x1 * (1-xfract ) * (1-yfract) and acc is in 16.47 format */ + out = ((x1 * (0xFFFFF - xfract))); + acc = (((q63_t) out * (0xFFFFF - yfract))); + + /* x2 * (xfract) * (1-yfract) in 2.22 and adding to acc */ + out = ((x2 * (0xFFFFF - yfract))); + acc += (((q63_t) out * (xfract))); + + /* y1 * (1 - xfract) * (yfract) in 2.22 and adding to acc */ + out = ((y1 * (0xFFFFF - xfract))); + acc += (((q63_t) out * (yfract))); + + /* y2 * (xfract) * (yfract) in 2.22 and adding to acc */ + out = ((y2 * (yfract))); + acc += (((q63_t) out * (xfract))); + + /* acc in 16.47 format and down shift by 40 to convert to 1.7 format */ + return ((q7_t)(acc >> 40)); + } + + /** + * @} end of BilinearInterpolate group + */ + + +/* SMMLAR */ +#define multAcc_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((((q63_t) a) << 32) + ((q63_t) x * y) + 0x80000000LL ) >> 32) + +/* SMMLSR */ +#define multSub_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((((q63_t) a) << 32) - ((q63_t) x * y) + 0x80000000LL ) >> 32) + +/* SMMULR */ +#define mult_32x32_keep32_R(a, x, y) \ + a = (q31_t) (((q63_t) x * y + 0x80000000LL ) >> 32) + +/* SMMLA */ +#define multAcc_32x32_keep32(a, x, y) \ + a += (q31_t) (((q63_t) x * y) >> 32) + +/* SMMLS */ +#define multSub_32x32_keep32(a, x, y) \ + a -= (q31_t) (((q63_t) x * y) >> 32) + +/* SMMUL */ +#define mult_32x32_keep32(a, x, y) \ + a = (q31_t) (((q63_t) x * y ) >> 32) + + +#if defined ( __CC_ARM ) + /* Enter low optimization region - place directly above function definition */ + #if defined( ARM_MATH_CM4 ) || defined( ARM_MATH_CM7) + #define LOW_OPTIMIZATION_ENTER \ + _Pragma ("push") \ + _Pragma ("O1") + #else + #define LOW_OPTIMIZATION_ENTER + #endif + + /* Exit low optimization region - place directly after end of function definition */ + #if defined ( ARM_MATH_CM4 ) || defined ( ARM_MATH_CM7 ) + #define LOW_OPTIMIZATION_EXIT \ + _Pragma ("pop") + #else + #define LOW_OPTIMIZATION_EXIT + #endif + + /* Enter low optimization region - place directly above function definition */ + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + + /* Exit low optimization region - place directly after end of function definition */ + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined (__ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 ) + #define LOW_OPTIMIZATION_ENTER + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined ( __GNUC__ ) + #define LOW_OPTIMIZATION_ENTER \ + __attribute__(( optimize("-O1") )) + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined ( __ICCARM__ ) + /* Enter low optimization region - place directly above function definition */ + #if defined ( ARM_MATH_CM4 ) || defined ( ARM_MATH_CM7 ) + #define LOW_OPTIMIZATION_ENTER \ + _Pragma ("optimize=low") + #else + #define LOW_OPTIMIZATION_ENTER + #endif + + /* Exit low optimization region - place directly after end of function definition */ + #define LOW_OPTIMIZATION_EXIT + + /* Enter low optimization region - place directly above function definition */ + #if defined ( ARM_MATH_CM4 ) || defined ( ARM_MATH_CM7 ) + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER \ + _Pragma ("optimize=low") + #else + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #endif + + /* Exit low optimization region - place directly after end of function definition */ + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined ( __TI_ARM__ ) + #define LOW_OPTIMIZATION_ENTER + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined ( __CSMC__ ) + #define LOW_OPTIMIZATION_ENTER + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#elif defined ( __TASKING__ ) + #define LOW_OPTIMIZATION_ENTER + #define LOW_OPTIMIZATION_EXIT + #define IAR_ONLY_LOW_OPTIMIZATION_ENTER + #define IAR_ONLY_LOW_OPTIMIZATION_EXIT + +#endif + + +#ifdef __cplusplus +} +#endif + +/* Compiler specific diagnostic adjustment */ +#if defined ( __CC_ARM ) + +#elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 ) + +#elif defined ( __GNUC__ ) +#pragma GCC diagnostic pop + +#elif defined ( __ICCARM__ ) + +#elif defined ( __TI_ARM__ ) + +#elif defined ( __CSMC__ ) + +#elif defined ( __TASKING__ ) + +#else + #error Unknown compiler +#endif + +#endif /* _ARM_MATH_H */ + +/** + * + * End of file. + */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/cmsis_compiler.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/cmsis_compiler.h new file mode 100644 index 0000000..94212eb --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/cmsis_compiler.h @@ -0,0 +1,266 @@ +/**************************************************************************//** + * @file cmsis_compiler.h + * @brief CMSIS compiler generic header file + * @version V5.0.4 + * @date 10. January 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_COMPILER_H +#define __CMSIS_COMPILER_H + +#include + +/* + * Arm Compiler 4/5 + */ +#if defined ( __CC_ARM ) + #include "cmsis_armcc.h" + + +/* + * Arm Compiler 6 (armclang) + */ +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #include "cmsis_armclang.h" + + +/* + * GNU Compiler + */ +#elif defined ( __GNUC__ ) + #include "cmsis_gcc.h" + + +/* + * IAR Compiler + */ +#elif defined ( __ICCARM__ ) + #include + + +/* + * TI Arm Compiler + */ +#elif defined ( __TI_ARM__ ) + #include + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __attribute__((packed)) + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed)) + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed)) + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + + +/* + * TASKING Compiler + */ +#elif defined ( __TASKING__ ) + /* + * The CMSIS functions have been implemented as intrinsics in the compiler. + * Please use "carm -?i" to get an up to date list of all intrinsics, + * Including the CMSIS ones. + */ + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __packed__ + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __packed__ + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __packed__ + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __packed__ T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __align(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + + +/* + * COSMIC Compiler + */ +#elif defined ( __CSMC__ ) + #include + + #ifndef __ASM + #define __ASM _asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + // NO RETURN is automatically detected hence no warning here + #define __NO_RETURN + #endif + #ifndef __USED + #warning No compiler specific solution for __USED. __USED is ignored. + #define __USED + #endif + #ifndef __WEAK + #define __WEAK __weak + #endif + #ifndef __PACKED + #define __PACKED @packed + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT @packed struct + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION @packed union + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + @packed struct T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored. + #define __ALIGNED(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + + +#else + #error Unknown compiler. +#endif + + +#endif /* __CMSIS_COMPILER_H */ + diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/cmsis_gcc.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/cmsis_gcc.h new file mode 100644 index 0000000..2d9db15 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/cmsis_gcc.h @@ -0,0 +1,2085 @@ +/**************************************************************************//** + * @file cmsis_gcc.h + * @brief CMSIS compiler GCC header file + * @version V5.0.4 + * @date 09. April 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_GCC_H +#define __CMSIS_GCC_H + +/* ignore some GCC warnings */ +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" + +/* Fallback for __has_builtin */ +#ifndef __has_builtin + #define __has_builtin(x) (0) +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif + + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_irq(void) +{ + __ASM volatile ("cpsie i" : : : "memory"); +} + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_irq(void) +{ + __ASM volatile ("cpsid i" : : : "memory"); +} + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory"); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory"); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_fault_irq(void) +{ + __ASM volatile ("cpsie f" : : : "memory"); +} + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_fault_irq(void) +{ + __ASM volatile ("cpsid f" : : : "memory"); +} + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +__STATIC_FORCEINLINE uint32_t __get_FPSCR(void) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_get_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + return __builtin_arm_get_fpscr(); +#else + uint32_t result; + + __ASM volatile ("VMRS %0, fpscr" : "=r" (result) ); + return(result); +#endif +#else + return(0U); +#endif +} + + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +__STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_set_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + __builtin_arm_set_fpscr(fpscr); +#else + __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory"); +#endif +#else + (void)fpscr; +#endif +} + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_RW_REG(r) "+l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_RW_REG(r) "+r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP() __ASM volatile ("nop") + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI() __ASM volatile ("wfi") + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE() __ASM volatile ("wfe") + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV() __ASM volatile ("sev") + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +__STATIC_FORCEINLINE void __ISB(void) +{ + __ASM volatile ("isb 0xF":::"memory"); +} + + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +__STATIC_FORCEINLINE void __DSB(void) +{ + __ASM volatile ("dsb 0xF":::"memory"); +} + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +__STATIC_FORCEINLINE void __DMB(void) +{ + __ASM volatile ("dmb 0xF":::"memory"); +} + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV(uint32_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5) + return __builtin_bswap32(value); +#else + uint32_t result; + + __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE int16_t __REVSH(int16_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + return (int16_t)__builtin_bswap16(value); +#else + int16_t result; + + __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) ); +#else + uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */ + + result = value; /* r will be reversed bits of v; first get LSB of v */ + for (value >>= 1U; value != 0U; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ +#endif + return result; +} + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +#define __CLZ (uint8_t)__builtin_clz + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); + return(result); +} + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); + return(result); +} + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +__STATIC_FORCEINLINE void __CLREX(void) +{ + __ASM volatile ("clrex" ::: "memory"); +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT(ARG1,ARG2) \ +__extension__ \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT(ARG1,ARG2) \ + __extension__ \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1,ARG2) \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +#define __USAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QADD( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QSUB( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#if 0 +#define __PKHBT(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +#define __PKHTB(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + if (ARG3 == 0) \ + __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ + else \ + __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) +#endif + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#pragma GCC diagnostic pop + +#endif /* __CMSIS_GCC_H */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/cmsis_version.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/cmsis_version.h new file mode 100644 index 0000000..3b6bae4 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/cmsis_version.h @@ -0,0 +1,39 @@ +/**************************************************************************//** + * @file cmsis_version.h + * @brief CMSIS Core(M) Version definitions + * @version V5.4.0 + * @date 19. April 2017 + ******************************************************************************/ +/* + * Copyright (c) 2009-2017 ARM Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CMSIS_VERSION_H +#define __CMSIS_VERSION_H + +/* CMSIS Version definitions */ +#define __CM_CMSIS_VERSION_MAIN ( 5U) /*!< [31:16] CMSIS Core(M) main version */ +#define __CM_CMSIS_VERSION_SUB ( 1U) /*!< [15:0] CMSIS Core(M) sub version */ +#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | \ + __CM_CMSIS_VERSION_SUB ) /*!< CMSIS Core(M) version number */ +#endif diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/core_cm4.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/core_cm4.h new file mode 100644 index 0000000..7d56873 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/core_cm4.h @@ -0,0 +1,2129 @@ +/**************************************************************************//** + * @file core_cm4.h + * @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File + * @version V5.0.8 + * @date 04. June 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM4_H_GENERIC +#define __CORE_CM4_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
    + Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
    + Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
    + Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M4 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM4 definitions */ +#define __CM4_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM4_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | \ + __CM4_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (4U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM4_H_DEPENDANT +#define __CORE_CM4_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM4_REV + #define __CM4_REV 0x0000U + #warning "__CM4_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M4 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISOOFP_Pos 9U /*!< ACTLR: DISOOFP Position */ +#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /*!< ACTLR: DISOOFP Mask */ + +#define SCnSCB_ACTLR_DISFPCA_Pos 8U /*!< ACTLR: DISFPCA Position */ +#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /*!< ACTLR: DISFPCA Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +#define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ +#define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ +#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) /* return to Handler mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) /* return to Thread mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) /* return to Thread mode, uses PSP after return, restore floating-point state */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/mpu_armv7.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/mpu_armv7.h new file mode 100644 index 0000000..0142203 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Include/mpu_armv7.h @@ -0,0 +1,270 @@ +/****************************************************************************** + * @file mpu_armv7.h + * @brief CMSIS MPU API for Armv7-M MPU + * @version V5.0.4 + * @date 10. January 2018 + ******************************************************************************/ +/* + * Copyright (c) 2017-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef ARM_MPU_ARMV7_H +#define ARM_MPU_ARMV7_H + +#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes +#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes +#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes +#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes +#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes +#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte +#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes +#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes +#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes +#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes +#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes +#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes +#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes +#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes +#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes +#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte +#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes +#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes +#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes +#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes +#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes +#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes +#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes +#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes +#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes +#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte +#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes +#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes + +#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access +#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only +#define ARM_MPU_AP_URO 2U ///!< MPU Access Permission unprivileged access read-only +#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access +#define ARM_MPU_AP_PRO 5U ///!< MPU Access Permission privileged access read-only +#define ARM_MPU_AP_RO 6U ///!< MPU Access Permission read-only access + +/** MPU Region Base Address Register Value +* +* \param Region The region to be configured, number 0 to 15. +* \param BaseAddress The base address for the region. +*/ +#define ARM_MPU_RBAR(Region, BaseAddress) \ + (((BaseAddress) & MPU_RBAR_ADDR_Msk) | \ + ((Region) & MPU_RBAR_REGION_Msk) | \ + (MPU_RBAR_VALID_Msk)) + +/** +* MPU Memory Access Attributes +* +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +*/ +#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ + ((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | \ + (((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | \ + (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \ + (((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk)) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param AccessAttributes Memory access attribution, see \ref ARM_MPU_ACCESS_. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) \ + ((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | \ + (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | \ + (((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \ + ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size) + +/** +* MPU Memory Access Attribute for strongly ordered memory. +* - TEX: 000b +* - Shareable +* - Non-cacheable +* - Non-bufferable +*/ +#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U) + +/** +* MPU Memory Access Attribute for device memory. +* - TEX: 000b (if non-shareable) or 010b (if shareable) +* - Shareable or non-shareable +* - Non-cacheable +* - Bufferable (if shareable) or non-bufferable (if non-shareable) +* +* \param IsShareable Configures the device memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U)) + +/** +* MPU Memory Access Attribute for normal memory. +* - TEX: 1BBb (reflecting outer cacheability rules) +* - Shareable or non-shareable +* - Cacheable or non-cacheable (reflecting inner cacheability rules) +* - Bufferable or non-bufferable (reflecting inner cacheability rules) +* +* \param OuterCp Configures the outer cache policy. +* \param InnerCp Configures the inner cache policy. +* \param IsShareable Configures the memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U)) + +/** +* MPU Memory Access Attribute non-cacheable policy. +*/ +#define ARM_MPU_CACHEP_NOCACHE 0U + +/** +* MPU Memory Access Attribute write-back, write and read allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_WRA 1U + +/** +* MPU Memory Access Attribute write-through, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WT_NWA 2U + +/** +* MPU Memory Access Attribute write-back, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_NWA 3U + + +/** +* Struct for a single MPU Region +*/ +typedef struct { + uint32_t RBAR; //!< The region base address register value (RBAR) + uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR +} ARM_MPU_Region_t; + +/** Enable the MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control) +{ + __DSB(); + __ISB(); + MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif +} + +/** Disable the MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable(void) +{ + __DSB(); + __ISB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} + +/** Clear and disable the given MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr) +{ + MPU->RNR = rnr; + MPU->RASR = 0U; +} + +/** Configure an MPU region. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr) +{ + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Configure the given MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr) +{ + MPU->RNR = rnr; + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Memcopy with strictly ordered memory access, e.g. for register targets. +* \param dst Destination data is copied to. +* \param src Source data is copied from. +* \param len Amount of data words to be copied. +*/ +__STATIC_INLINE void orderedCpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len) +{ + uint32_t i; + for (i = 0U; i < len; ++i) + { + dst[i] = src[i]; + } +} + +/** Load the given number of MPU regions from a table. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) +{ + const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U; + while (cnt > MPU_TYPE_RALIASES) { + orderedCpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize); + table += MPU_TYPE_RALIASES; + cnt -= MPU_TYPE_RALIASES; + } + orderedCpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize); +} + +#endif diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Lib/GCC/libarm_cortexM4l_math.a b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Lib/GCC/libarm_cortexM4l_math.a new file mode 100644 index 0000000000000000000000000000000000000000..ea138db2968373d56453bd01f49ad5f840d6c259 GIT binary patch literal 3240692 zcmd?SdwgU?nLb{9Nz%DYrgQJyJC{j1_s+d@>uMM-;T~=hU|>2klbH_8rI}=)hZ&d_ z5reoA5#5L=y(?;5Q5shz3ezVmpg~xPin|dNgSr}(U89Q{0rmGjb?S7VK1qh(AK%aS zpKpI?&Z(-m-cwbl>aF*A>g`O`;Mmc<0dGc|Gx^irIYk#{M7qTHbOqt9_PPYpu-MbC6jtv@z?AOU!!9i_H4o6=wb9 zqs;om-ORf9WoG@aDVAbB$x?EcSxW82ETw0frJNUKDWm7GlnKUCjz7v$?sKt}$d6gd zQ|m0{96FowC|3xwAXzs?JrL=TUwCW z@_xZ=^%pbSAf+$9JMq0Q%52*Asaj@x#S{OgSKiIUw{DuH2j>&t@2#+O`OQdOWbyCK z53`K-hginvu3{O_H7CArQNH|UmR!u@-}4g9Pw{q+heS7bd?pp zXN?tpagG)Ku$dM9{!vzx>0m`QyI9fLud|{X>HfAERy6Z6D~gt}qQy~G^qVQ>$XQ^H zt|jKU?lI;#{xoy^vz0j>pJ$HK2btsBuQSJQPO{>ZIaXZhWX0|eu;Sp`toSYuD~>L* z;-C0fNx7Ys1U#(diCwJZFE6rEFJq;rcCpg$pJZjl9#(b}eIK;5vV~<<_SYp=KICBK zmyfdY@rPOYZ5OlhN35(o`Z6p3#-ptK`){-Izl2yt$1s1*`m|lT}6^WR>4oWR*X#F=yHob2dNAoKs=uj6BMm3#+Wk9$-~f z^zESU&MsCJdYe^!I>f4$zs#!sJHV>VWvsgJVOD)b*f$fAwRm{`m-VRr;Ch^H%2i>o9A$@G;i#{KKqq z+v}{c(#0AtxtleH8EgE|5^Ma_GHd)Y<^N=zHD$P2Q_C7_x|Ok}>2p}qzqnY__m)`G ze?QBb?NQd;xXhZ*ony`Z5!QUXnKeJ~AZw=aX?|gqHUH1+tR*MFT3SX}%O&}&WxtcP zgv(gVgKMniu@_m(vv07LA3V)ken~QKzRX%Pcd^#8yIHII$E@|Di&^U)`rf+6TJNLp zqf4xnxSzED#wYC3(wVkuZ+I9t5+tDyQPKFr$wlkR`L z$lR77b2|gf-OreN#L3(fWz7AaY3BZ?QRe+P!!G{;A!QSM0u}y?gh;@x!!>^sr6xJKSBK&GOsb9bKE{cei(Jmfg|4srL4c zO_kG|-=ry>n`&-1DDG_EygO?C#_p*38@r?CZ|IIxW9*L9V(gBZZS0PkYwV6xk=&jA zogJHYN9J$nj?CZC9hqxXYHZKJam+MbqO(1b zAYnFj+r++o2gi3F8Q;JADCVY^ksESFk2mCs{%*)cZ#QIOCT_^YJlv2;{oIhJ_VVnB zsVl~Bz2NY^@sQfJ{S%?_eQJwo;%-r_y{s*YwRg5fv3zw~l*;wBMX6k7Ta>ErbBn?= zc353|#+sTbG3Ia8|E)T{MUS`W>K1+6ymOoPO6|@S<9jE9;fnYv>fMGs>e`09o{j3rRA7ne+tR*Knc8ORnO;t9vmsM$vmsNo z*^npNY{(OBHsqnrhAgz%kcBoIvNo6kF_rWk5OYYMfytv!W7g=?m@fLXVX+$wl76C# zsUh|!YUb{#BVy38U1`Z)ec}FtN5-bq4BBWRO??y6GAX6iluo)gNmxzM+Z9zsDj_TG z^x}yOStF65K5qZS!GrOZs0mF{l<1^joAJ=SM}o)WRn&y6q9)WT;$EwA>)6qF4RJ3k z;9irNoZ1(c5%*FC_nOSnLz8hCaW7?XugL_D+%}$gnoLPKnNnM*CbVjYCJx6{i+fo` z+^ZFE8y6oR)5(j3RzW0W4cy18jD-?Uz`a%h_fnp2HF4T4X{ZzZ)zVsdaAM!?qvMm~ zQ*oub9Id}`8GWsZ!xPDs)C^r6k)c%){^8NFeG{RsJ;zncBBlYh=0x_y;akU#PO5u* zyjbg^QH7lOhU~ZseX+JmgeS0nY;tOMym6CLV+Y1n7XfWOG=5Z{L?aTFw9f3Am^wO+ zmX00VE$6d7OZt$aTb|u}j!jLCAKicOc>JX#TI|7CXj+r9yOOgt8KJX7r!(F&46VLk z({Yg1x2&WM^@hj9waNFJXzOP0vO^tS?J;`cq*=0|V9Rc9S)esc6VR*F^7QX!vplVx zdO2+*CW8lQo{K49Iew^5rm62g$^ z9uwCl1(LLFl9$v=z3>+EvnydRgh?gd?vg#Cx0%+XasthC2yLVQe<@^sslDufK38ZiU(tsL8z@F`G3 zq;(aL*5vn0+;VJe-|oF*lY7VZjqjc$%Rhc(_rCodS0zuNGstbBN~c3k5rYmPpiQ4m z%j7WZJ#zTg-NCV=Qxmj(iLpHrObmf2-6Z$u(eZ<0Q{$Ue(29f_)dxv>#s>A;!;KX- z2qp<6Jw}fIL7gur?sfTxkEmX>@HbJYW*8-sOhH^M$qppvYA-0BtIyb=ZG$3_p|7Id zPfQ%$O+!32u{W`jlJaEB^?6B;+gPwwjm;jZI8z$GYK1-_9XQ{7Tmy^`0 z4fz{2sPdbu*`!(eEPWHTRg5P}Ul_N>F-^+THAa)$(E8+pt!n67rPa{qO≶5IjOf z$pf2|uT!qi-_WFug=ea{RWp+Fb%qf`q&_oAEhG|eNeJjwB-v@GP&0HY^wRr?7$I|- zJQ#^gU9EWLhG8(2Y*}a1=Wb|jT-%0rCraWrRI^6f1l)Tho+F!~%h8OYCX)2%gj~{d zb=mQUlHpD~4~h7rkkFo@Gw(^#n%PaN70=wHwxO9iy@r3%Y4x zQqOem2>f>`E;Z~~o+9WdMYdzHIQExX33)j;8G4{*B~=z#TE)p*jwZZ$ zH6evT&1n4)_qu$oww}rn_u7Mq;?ZREuDjlC7x(HS*L&}ife9Usl_~AfYMHE*Wm zE6-ps8D&Z@s5R%v{{4D-NlVHnXi2rEOlegQj~~$Q4_Z=I)skvenbN8zBMX6`WHq%! zt)$`zx!U6ISbGVH3|Tdip;nKlwWsQlf*vJ^d$o=pER5|*05fqfpCj(2IEg?zYcmGw zB!}&6NOg6&yR=+KeFyQgrT7SE*aOBz}elR1L* zjpxPbXG2c1RDxR8#1hTmg+JS&r4+LH0n5~M0H(eqIx1zS3S|cuFXe^vJ)!w(p!&|WPi?7 zZ;KY_vXdBzo-S>)kgeNcbuZUgl4!M|#PEob=h4X{avu551h+MvPg;irNN| zB&Y2Y8#4{nHIuCuRP&NMt{QDDGQ(Ku3O1{eSWHQ8!kDe1Ablf@D_^Zna)u5_>#wgW zHvwaou42NCGZ03guaci}2GOk*5-X%>O3XQfCLu%2k=D#jixcBSTgm49kyc*_2q#w( zI*EcL0JLSPO8X>g>7KWtjqSy_qFMTE;}bWQouQtt_4<0cY>)#9j!Apb`rL$ieQx~a z>N1T@-B7ftDz(;@`ZjN?Ay;F0bVG}W$Fq|ktYvT3-sG|~)Z3y3hHO1MWN2JcQSyWI zMVmEpWBEJOKSQfF6eXKo45Qiv<0BxK^wxx!L7hfB=qHv2y7hT+TE{R*iTvcp$MZKE z9z)@oY8sjwuen*f4TW2%)oD!dM!H_*kKH>LnqQJN=wi3~G zc@q)i0Bk98#^#>+8F9ku48x(y7}t}|A=aoXO~;0!L<5aQy4LB6)LZ?GOz>W^Y*UqL z*+!i@VrrvOec=YJy24G>ZmLcXLiF5L^7zE5i48guCC2u|OExryTq(hGB|k&WHEI#L zIt?1blbF+5PNHUl_tBo9kvoZ6T27)?g7VR7#e1OZbs{fOGm#g!Gx03h^fvWpPjOyl ztKUVnyWKrKJx*tPcSnaxxcD&9~db#?6% z<86nK`oVaGwFF)9JfAL&{{B8)Q)xBLrBZW7sF5$phnP*N570X_n{59^IhIeNd`Az} zGMiIAK^Mz~)B;o8u*gZZeQ(;r=6N`MsvE(|xMl^3S#oYI0fzG9R_wPnqT#M#?DpX;EaZv8J7%K3G0u z8zM<_jV@Qm)Oq6Sq*4@^eVd*86rpMQN0*o!yjUGNn7{A|x)uODA%fSnn{LFg6|t;3NDLiRB`(t>-mOWrv8=B`!uvs0;ucNfQ<}tX zmbIH+kd;SOi4SWM&uJ10%j%&8Wc7VdmH3J#u}U|hH>YUWkZV2bkE+OjY9g65vD6Nm zS=Ou2a<+rAXiVPJL|Wq_Db!d>Sa%MnBIR@u9lks+lF70@j)`*4jjD)G6Pb#O(4b%z zSBxu-1AaVY4s>GZo@rouv!}diyW%yUB z#J4qxw>1eGwyQDp7o=0Ssl%^p5|xyW4;z_B`pIguDw0hX(bTgwk-yWhJr6AxU8ah( zYa-)u5gN8XLgeD3s>oHE$aGwUhV3@A_L7gNBDZNGpO1^su=QZ(UplXfJOmL~o`0ts zF>HA(>q5G>?t4X*IIT(iPLrTvgH5rHzpYCARFlXd%|b^n&1v*_e+A{xpqS_)p3Lc7jTp8kX}0-Evo)|+6**TEIj)H)BvOJ|J#mjJ63|2*)4PD ziTsx)qR>Fnms!JqP(@y*OBQCB_1#wL1a%pMl08lTOKB@bP71Y)_5m|Z$!sSHrgZAE zvta>Kdi6Q?(xgfm(C1i4O$yiNY)7q~`Wz39ddm6w9EN9Iq|dn>wJy`=lvB%6uFj*T z$!2Ch51DKAIoOp_ZqVmcqH|;VoI2DR*XO{~NSV;*`~>|vq|ez8nOpQZA4Qvw>2t1x z=G(J%ElkJL@6_jvBj+xC&S#xw^uXAKet*d|J-k=gnZGbs}u zJ@uJBG*@(=L3%M})`S0>-pbxab6CI>N}Klf@1l5!14qXWIq4TX%ie- z&Z#3u4o*7hz}Pu{XwUe*edGIfb+vk&9q#t7TRL}9e#_w_hsRsS$M#I@nmD}o;IVz< zyAF-*4NM#!Xa8r_vewo%^}h?$=OAO}5u9R+-%(AH6R~f6{}>MZr;Z2dP&)viK)?PW zx0&u~OmOZ^CpZC0(R|x@3a-o6pP26zBN@C({aIM5zsX(Ic1a*JxFk(^FumofK<)bM$LI1-y;}7As`uW}N-N&e< zR61p>E}o}XY4|OjHWcx$5MtN$(AZ2v`!@N7p!U1Tq*0Ua55uExOZ`~p}Q1^qB3{6QFYTg393y_{9IVuIJEgBRS1)M{-swtcRFd4ZtW7=w7a*X+v%cT zaEy;ljyE{3KkJH1+O)mArE9mRWe@#IXm7wtziOPAoH%mW+0owF-qm}9v*pm<;ISb( z`k5LJwH)fA^i<&3p*_x)1N&|pJG#H6!`X6Kr?X}M;Ug^+TQ;$Gs%7lp#25u?9iYtp z#}4nEB5f^`%*e@!+sCofCs_=sWe(tmS~96hpkd~)*0(aDDY1Ji_^MG=Z@3=SYOx#%`!r#fRU>0+td z(k@9i=UVek1*Rg4!&Gc4F;$qWO{{hD_#uisr0djC^%~IbXtGVQR!kN8^EQ){td(YN zD+TLPMyuY$z{bJ1fhpZmCgE3YDI(SMY^g-Eb+k^mQlg3A58P}eqc=`l%BYQ@*|3#F zV!>}EA;(1+yLXVmB;86xKIomBLQ`=o9kR=0+qaU?x^u>ts1C}Ro})@&DQ@*3*_1PM zM@onlx}_F5S;+QmDI$ILGqpuF_e`@z8<;aZNs655C2B9=Ov5YHoO!+^_Oo~BxAvCy zjqf>jfOfV0M`$gJ`>{QHXope9P3F+Pb6}iSxSBi&$SCj07_ip8gzd)3hi)b7)k?pO zJ32u>rziRU-ya;c5dvfc*TqLYbCU_Ws3@7SD!PXpVM6gS%ApLOdioNse@8ht$)Jv= zANq7hOmSS^O!?qSwa-YmDt8WL0K4Oh=Uqi#y*`w0rf-Du_4@oeeHa5x-)#nc(7%~J z47FZgP^S;=()4}Ipl{z6`aWXN7uM+mbD`;b+MsW03w`qjeKR_JI49Ngt@)r8eG3Z;;>C4yYJ801N>=yb027N0!eT6!G_Z#%RyoJ8|4Eok|`fyIHjUP_o z=)d@S`^6UezF^SD=vWr-;T-yw&{xyU8=ZHR!_;@n-rW27N)DK6tv?eEF6^-@YyM;Z#-s zKEgVEjXHh5G3cAxLLZJ`_4;OX`mncX?aQW(ja0Nip zZ$+n%ZsYA!4EkQ)Lf=yceQP>>h(po(`p2x()UN*i=?FZ{KTM-^-_EbDLIEq z`{}Fc`)`B3AJPfL=TsHq|C+wP8|3byO&4}q`)G1+8J-&)Q2iP_7f~zPbF=A2s{yqqPrLTAK0CRb+f3)V^~m=WP0-3hWJDkzU^$w8*a0oK-5*^wDk7 zN1tzHzyG_w&|;`%Noon6r+*^SR#u=_AX=Bmu#oqhT&`;%iCM@)O)l5H2vMG4D2Jz) z_|RFbp&XuD;$vaihH`jfiI0UwGWq!!*~G`fat-D1loB5cotGuohv$>{SXiN8_KH<<+XhMKlAe^R=T0T1G%mRGY6s!5r4u}>$Zo$RTk zw4Hr7DQ#oFN=j!l%|NO8>sXOAU~0O9wI!uf*?CFnMs`C|nhuDP(jNByq;xHdB&Ew3 zqQ&r0pV!5{la$V4zf4M3u)igxX?{s#uGY_B%}ME2wlgVR!mdq9JJ^w=bS`_ZOlxg= z$dLY;A^q=$^luI6zZue{IunmJHyP4r8`22A&_0mA*^mw!(vKL@Uoxa$GNfNMq~9>4 z({+0&o{tzg?Spi)A$_(XjZix61Nj4n^zDZ9eTFnb=Clv$BVbSaApLzq8sTx;2jwXg zhoOCtMrf|~LAu3|zSxjP;FtD+{GEpM1BUcx4e2Kh>F*fQh*8u&(Emq6IzzXmqrB9R zMjV^=LHYTHw0fRsIJ&9bmpEojoS$iDaK=NfWlG^OrGkA zrt6Ogsm)s*PU{W=^)(RQa>no&nlpO&EshG2og^mbjU%c|QLbM5CZR>zWHi>?@TO%r%+_OI zcow~&cX-jpSBO!j_yK)`@%G-~Wo>xDB3|OmGmMr_(o@jXO`mLd6EdJ2aCf zFVhEPIv~>%GJTUw-z?JyW%`go{;*7I&p#s5K`Bop15mK}s7%vAib!kio092cviw$= zCPy5ug*hbC$7T9APk6y)vzh_dPQG zK3P63)7taym1$}}Tmv&f9H4kJK^br+xB?^LT8yigF{e!9Obz)!eYp0?D~X8oMe;f# zuQU}zKD}CTrB@}cG}Pi6mRIV6NYBXY$K`cSULTj&ugdFbd3{!1pO@Dk$m?tJ`X_l! zF{%3VnLLrGJPwq*D!WMrl)az7i0e*(+}Z#HDiy+^kcYQ#n=-v9mDlX#-5SsC0wsyjQ)i! z(cYiodO2gilIb^arA6}>nNB6L(M-|$nYdE_9JpReSWBiGalM4zw@eS>dNE^X$@HbT z(qg<)rv12H$k@0{AI0?o#%`18yKx<6>|UAvD6Z!-_Hmh>!}UDIz97?I$Msys6q$Yz z*K-*Au1vp*>rTdgF4Jqco-OUo0JXcLJ^p)L+`Q9ob~`%T`_zBU@ST6NYsU}Y29TTQG&#f@PXH z%`?ntnq^MQ9E+Hv#8%9+h-H!a%}dO0T4sLBDqAtHu@%!g{TkS2vYQxGHe<#kD5j-0n?H>Xj(FbOiPw&liNINa$Dw1QS-bhYFRV|&C8~sW!1E1UN@~- z9A=xvWu7*B%+r=p^ROjgUNncyi`_*b9*=-|)S zPVtG~JU+Pd^;0~W@%&)QuTJq3jXxV~c4#4f6vepGpD#G za(L+Tcc0=@O(%wIp;J8LNADT>)=hMEzJKV~yH4>h@0%Gqbm=Lc^0|)=UByrFzr6nN z&?nkX@ejB^HFQDcDgO1z&kc=cpW@-KK0fsP+jsI;*1t0JiQnAGpXq;k=;i;sllPtc z#?YZ>@8mtF7l$UIck(Cy`kkTYKYl0w+RzV%?z`ts-h0Q7hN8hcdF#`!4SBA+lRxz4 zuZC)N-pOzE{Lj$QraSqx;dU ze>=%vy|v7H@TVvFi4RqJpI1)uuYSJT`~F8x@((<>!yCQxB!Bx=m$(0hlia%ACx zkDulJ{J;tRwdgtCSpEtAjpxqy_Wt+n{IXXr^cFsMJNN(3CEjZvzMcQxbh+0&c{?{1 zT;;W2a67-h{u=My6}R($?7Pl;rhzk1Yr&)p$@-809$>sN;Oi!X(| z->nYuM}Ks}YybUi{Iy@+>3uSG8(&xtd!M_Hu6Nw!?H|332hDeTi)wG<-?`_#-s^vN zD}N>9ecrUM-^xGy!D(;l-M8}focDYG@seA4+DGp5-d=bsUnu$q?>ApP#;YItp!dXQ zj`8NQ8Sg(HI>vwUi4S?pyN>bh$`5-p-<;y@kq5ndlqvo_=SRKOcTe%6fBHx7MZ;74 zZ_bZ-f08-H?}ElQEr+@sf zUU%RKfBmYjc%#lE{FxWO>iy*MVcvMoym$Tn!@T0DuX$tV9p;htr@Vi7`w)Npvrl_J z{G~(u!t$8+pAH=2M;=hTMcTi4)0PhMt51Bxd*gc!@`B$z}G!Q{6%lpMK|*+zxKTM18?2Lzu5SK_r&LK;`e?0Meh%jlW&;erSAxr(gFy?-z3?_<_amdk2*OKda{l-oBdy{9~W`5AR%I zfZuFi_P+1m4)Cv?{GoUG<^w#u`il2s1qb-QUHN10i?RLucn!e$!j8c{6Vu=Wp))x%aqrod4~GUwE(mmwo(L=P$jFUAB+k@X)WklW*+h zPqJToADi9F-@X4g-s=YU@~2+-t@p%F_wc>$|MuGN+QW}O_&?r~+CBWOKmX1<``j4+ z&2_)`zJLE1-+B5E-an*{@wCb}yf1ym&%48a^j4kc=P#`M$@}YH?B-o^b7Jj_>dVcS)m5)4o9l!exE00`% z9dC}L@SFZ{Ex+rcRQ`qOYxzBYO650IT+4g@DUJWrzmD<;F0%0}he!Fx|7hciTdv_x{yu~M*GJyPZ+<9~|E>OA{Q0x9_=mrCHDCHo7Ju}@tNFVh z*v8v`bQOQ4FPjhCd=>xEN;ZGy%`5rc@7vD5b?=q@2Q7Aff#XX4@875EXRhEkAJ5_6 z?7V_UD{}ca7B1%xJ(J6aF1egH2J(3C4@da!tbG3Xz7gIR&F6E!yNo}1WdX0e{WAW; zKNavI>t+0rj}`Knf4G#V4Hofx3oqrluNHChBbV@nQx5*ux=Z->s$zcpix+eDjba|^ zzLLUJ4b18rGtc&=^{<)N&`qqU!>+CZAzKbv9m9LfY-0xn%zk8~jS6zJp zudb-z|GGTPbDyr@-@bmBKXPp)AAj|H{=%Os`Fs86^ACU6$s2!m9{)>Q6~AildHk&x zs<`DB=kkvosOEk9&gI`X*YH37{2czdPt@?%>{J@x#xtIpzM->K)XEctlKeiz?$v5%kiR~J98bM5@`t6VFB)&=#}_Z9^N;R?5#+=67#vI37$DGI9#~Q#|z?#6?z#73?!J5I^!5YF^!kWU`!WzR`!Ju47i<`88EhJC8*ChG9c&(KA8a6OA#5US zBWxsWC2S^aCu}HeDQqfiD{L%mEo?4qFKjSuF>EqyGi)?$HEcF)H*7d;Icz#?J8V2` zJ#0Q~KlT9Z1=tg?H(-yzUV%LWdk6Lq>?PP!u(x23!Cr$s2YV0pAnZlhldv~okHTJs zJqvpm_Au;a*we7LVUNRJhdmE_AND}(h1e6ZH)4;(UWq*udnfi#?4{UKvA1H6#a@d& z7ke-EVC==%ld(5rkH%h&JsW#B_HgXw*weAMV~@vPk3AoIKYRfA0`Ljo8^A|^uK=F` zz5{#+_!96b;9J1QfUg0c1HK1*5cneSN#L8nM}e;bp9Q`Pd>HsL@M+-Nz{i2F1D^-J z4}2i_Lhy;;8^K3{uLPe7z7u>X_)_qx;9J4Rg0BUi3%(b8F!*Bd$>5v8M}w~hpAEhn zd^q@W@af>&!N-HI2cHkVAACUgg76998^T9~uLz$Jz9W1{_>%A`;akGTgs%yo6TT;W zQ23(oN#UEqM}@BnpB28V@L|c9g-;9L7CtU~UHH84ec=Pc7luy^-xxkJd}a8|@SWj9 z! z)qvT6-GJeM<$&pc?SS!s^?><+{eS_11%U~H4S^AX6@eLn9f2W%C4nh{ErBtCHGw&S zJ%K@iMS)3yO$A0JtP0Eu>y4D1XH z4J-{z4QvgJ4Xh2!4eSjJ4lE8#4r~sL4y+E$4(tvL4=fK%4{Q&N53CQ&59|*PfYMJP zP32FaoaCQ|Jk@_1^-15;&`0{8hJJe9(|8^||7kp*+VeEpL+yJS?W6XdMtiCKr_p}u z&uR3B`ga=rqyC;of2sec(SI6`(-;pLpVJs08n4qBFB-qo7(c@Prv(S#eE(^TFOBzU zj5m${X^cO;kJES`^nOm`{m}b5jrT?G?=;>Yz0cElpY(oDiIH_i7L<~z;*80J5%hZxoat&bSi2d$SF)(fql7}gK1rx?}~ zt*;o?7p=D#)*G$A7}g)H#~9Wltw7}hVX=NQ&At?wAtH?8*=);q2L z7}h`8gBa`q*@qbH1KEoh>;>7680-hxlNjs?*_RmX3)!0(>=oIs80;6>vl#3d*|!+%8`--U>>b&^80;U}!x-!#*~b{{BVqrT-~jHpD+c>X z_A~~2O7=Ad`%3mU2762PHwODl_BaN6O!hej`%Lya2768RI|lnr_B;lAPWC+p`%d;g z276ETKL-0x`#}u*0qqYl><_eG#IRq`{t?6eLHkJz`w8tYG3+n2-^8%r(Eby{{zLmw z4Equ7PciIIv|q)rU(x;*!~RA4Sq%Fb?Qb#cZ?xaVu;0=C7sLKX`(X_GA?=Sb?2oix z#;{+~{u#smN&9IG`zh_OG3>9j-^Q@t(*7I6{!9CD4Er(d&oS)Jv|q=tU(@~_!~RYC zc?|nG?e8({@3h~?u;0`EAH)7n{y+@=0QmkDw{sj3KG58nc zZ^YnlkpB^b|3Usp4E_lDCo%XZ;J=bTtH7Tn|5ky2 zOa86`f0z7U1^zGj!wURi@{bkx$K)?7@R!MdR^UIAKdr!@CjVN2e@*_j0)LzQZw3B0 z`Qr-waq`a<_~+!WEAZFJe^=nYlRvM(pC|ubfqzf_z5;)r{C@@hKj8rdc!2PM0(?Mt zK>=PM{GfmXAUvS}PY}LPfG-GdD8L(pKNR2(!Xpas2;mb2_=NC^0=z=_MFD;xJfi^5 z5WZ1>ZwT)wz&nJ06yP7iLkjQ^;Ufk3i13mEyhQj(0e&Jpr2tP6zEXg%2yZFCTZF$9 z;4i{s3h)@=GX?mJ@R|a=M)*wuej_}m0M8M=Q-JRX?}Of0=!E2RRMk_JgWfD z624V{Zwc=zz`KNh72sdO!wT>);bR5(nDDX!yiE960e&VttpHCGzE*&*32!UF+l0Rr z;BUg?3h+4La|QUE@VWxLPWW8`ekVMy0M8S?SAg#c?<>Ijg#Q(A0CcZ_1E4Ym9018G z-~gzu0uF$5Dc}G|w*n4;o~3{Tpl2)K0H`erH~?y!0uF%Ms(=HawkzNOs4ogQ0P33p z4uJZqfCHeuE8qZVEEI46G&Tx202(U=8~}}-0uF%2QUM1*W2=Azps`lK0npeh-~i}d zDBu9--6-Gy=v^t`0O;K*-~i}dD&PR<-74S!=v^z|0O;K--~ebYDBu8SZYbaYXs#&W z0BG(g-~ebYDc}HTZYkgZXs#*X0BG(h-~ebYD&PQUZYtmaXs#;Y0BG(i-~ebYE8qZV zZY$sbXs#>Z0BG(j-~ebXDBu8SZ7ARXXssyV0BG$f-~ebXDc}HTZ7JXYXss#W0BG$g z-~ebXD&PQUZ7SdZXss%O18`iafCHeltbhZcwXJ{yptY`m1E969fCC^~pnwA)+n|60 zAX}k;10dU>fCC^~qJRS++oFI2AX}q=10dU@fCC^~q<{k;+oXU4AX}vfzVZ*(D&PRf zmMP!>$hIlq0La!U-~h<>Dc}Ie7AoKX$TlkA0LWG<-~h;WD&PRfmMY)?$hIor0La!V z-~h<>D&PRf7AxQY$TlnB0LWG=-~h;WE8qagmMh=@$hIrs0La!W-~h<>E8qZVFHpb% z(B7bc1E9S^0S7>PhXM|O_7Vjg0PQV`;FmAkr+@>Xy+;8DKzoq_4uJM11snkFRSGx& z+Pf5R0JN7W-~ecEQ@{bxUZ;QqpuJB42S9tF0uF%oMg<%I?Uf2R0NOhhZ~(NID&PQU zZ&knn&|a&61E9TE0S7>Pu>uZ&_GSef0PWQZH~`wa6>tEwmn+}^Xm3}*0nlErfCHet zUjYX|zJLM_fP4c5902(W3OE4r9Tac?v_ zZ~){>Dc}Iew^G0XkguhH10df^0S7?7m;w%fd@}_c0QqVPH~{k96mS6K%PHUh$hT9# z0g$h!fCC`kPXPx&zMujQfP6y*902)>3OE4r9Tji@VF3jk0AT|K8~|Yj1snij2L&7eVF?8s0AULS8~|Yr z1snij4+R_mVG#u!0AUja8~|Yz1snij7X=&uVHpJ+0AU*i8~|Y*1snij9|ar$VIc(^ z0AV8q8~|Y@1snijCj}e;VJQV10AVWy8~|Z01snijF9jR`VKD_90AVu)8~|Z81snij zHw7F3VL1gH0AV`?8~|ZG1snijKLs2BVL=5P0AWJ~8~|ZO1snijM+F=JVMzrX0AWi7 z8~|ZW1snijPX!zRVNnGf0AW)F8~|Ze1?Sa-T@`Qugk=?Q0EBH7Z~%mL6>tEAeHCy3 zgoPDw0ECSdZ~%mr6>tEAofU8Zgrya50EDd-Z~%n06>tEAy%lf(gvAwb0EEpIZ~%nW z6>tEA-4$>Egyj`*0EF!oZ~%n$6>tEA{S`0(G7apH@~5Ocus`Yp`$HeFKlB6p<9WdT zcs{T{+5_y5_B}1z3+#{f1N);t!2akTus`|>?2rBf`(r$S{V_hk{unP{e~cfnKgJW- zAL9$`kMRcf$M^&L<9z`8uYZ@~Uof584&kHG#|pTPcDufYCTzrg-j z&%pjz-@yJ@@4)_8|G@sR2f+TY55WGg7r_3oAHe>wC&2!&FTnn=H^Ba|KfwO5N5KBD zPr&}LSHS+TU%>vbXTbijZ@~VrcfkIzf585*hrs@@kHG%0m%#q8pTPdGr@;QOufYDW zx4{0ezrg;m$H4xu&%pk$*TDX;-@yK`=fM83@4)`B_rU(J|G@s(4}kr#KLGn_5Q%*pGnyu|EO(W4{9S$NmNEkNphTANw1yKlVFdf9!w2 z{@4$J{jom+`(wWZ_Q(DS?2r8v*dO~Vus`-&V1Mkt!2Z~ef&H;R1N&pY2KLAP4eXEo z9M~WGJFq|YdtiU;|G@t62Y~(I9{~HqUjX)p{{ZX{e*)Ma{spi<{0(4#_#eRj@JE3C z;hzBe!(RdRhyMcX4}S*OAN~!nKl~kFfA~MZ{_ux@{ox-0`@>%X_J{uj><@nm*dP8C zus{4QV1M{u!2a;Zfc@d00sF&W1NMji2J8=i4%i?59k4(AJz#(Mf586m2Z8<|AP z*dP8pus{5JV1M}g!2a<6f&GC8fc=3Ffc=3Nfc=3Vfc=3dfc=3lfc=3tfc=3#fc=3- zfc=3_fc=42fc=4Afc=4Ifc=4Qfc=4Yfc=4gfc=4ofc=4wfc=4&fc=4=fc=4|fc=55 zfc=5Dfc=5Lfc=5Tfc=5bfc=5jfc=5rfc=5zfc=5*fc=5@fc=60fc=37f&GCGf&GCO zf&GCWf&GCef&GCmf&GCuf&GC$f&GC;f&GC`f&GD3f&GDBf&GDJf&GDRf&GDZf&GDh zf&GDpf&GDxf&GD(f&GD>f&GD}f&GE6f&GEEf&GEMf&GEUf&GEcf&GEkf&GEsf&GE! zf&GE+f&GE^f&Il-@&Td@GLkP4b)iG@2|_oXA^8UJY_vi05u$BqqvR_@+tCNfXNbO` zkCN{Yea9F`K17TS#z^udV(c)6l1~w1i!qjbix_*n1IfpTcY}8%`5N)=@D3%PBi=3E zvE+NiyT=@me2|zMm?M%e5_1Q02y+Q@O7cr$u3^qe{z=S5%t^^liMfh7EBPximocX$ zza{26=Dg&;#9F|bko=ffD_Ap zCBG-uI@Y}8|AZ}oO_2PcuobWwl0Ou-1U5zTi^A5x=1Bfg*do{@$xjMf1)C-LOJU1k z(g1AB<%lf~YGJx21)V(-BoB>8BuH(`&Ge6`rS zu!mtU!=8q{4SSsAyT#szJrH{#_C(2#i@g$irsU7XUWz?c^6O%+#hxqqcd-{^PnP_= z*sHN;Oa5N$<=E3Dzc2QB?D>-a7rp>|0(m|ldvId}MiECVXf3 z(D0?#r{dHyM|5HOKE z9~D>$m`R?W3M>UoCC^uZ{c+wZuop0xJdYLF3>ZzG*9zW?V0U16d7dw@JutpJ z?+5k|g9DK90D>Dpxr`SO+yUx?O8^HT;|m1W01g1$1D+2q0vv#hPY_%MH~<;HAh?X5 z5eFdS8wA$@4glN-`VTGy9Dt0E5L^j302x0axD>$wsPPqoYXJu!<1Yjk0}epOX9%ta z9Dt195L^y802$vQxE^o-;C}G_!3BW>kntgcD*^`~<3|LS1P(yPmk6#29Ds~J5nL4J zBe*GW05V=ha97{}WIPMzx8S&Byo=zzzyZj37{QH!1Ca4Df;$5TAmeGUz68f6<81`@ z1`a^R;|OjJ9Dt115!@X(0C0I&&*1jJ0myhC!To^)knupU4}v3<@j`+-1P37Fi3GO@ z4nW2m3GNXbfQ&~H+$1;vaFwuEGJXm6OmLbqzDaPM-~eR&li)(Z0e~BYeFRr3H~=+% zN^q&Lr{Gq>0myhO!M%b5knvc8n*|3T>g#8644{jbDfQ;7@+&wq|8P6xUeQ*Ha z`mx`G`v(Ug;{nCl05|{{FDT9qzyZj3LUFbL4nW2min9lB05Tp?oK1iOknxJ*>;fEs zjAs;Q8{h!Q-w|gXGX7DVg@6OV*$Dh2@|VP!iHx5VXDQ$SWPGJKYXJu!<1fWo3^)K8 zpDE62zyZkkO>ve34nW3t!rv2TJ~I9j{-8J$lJTM9tOy){j2{(eN#Fove5p8V0tX=D zPsLdjH~^eY!9T@W75r74U4a9T@vP!(3mkxqcNJ$}-~ePitT-D32O#5R#n~A+02xm! z&ep&I$aq_E_680>#^Z{!IdA|nURRvmfdi27yy9#R9Dt1X6=#3o0AxI{I2!~9AmfF_ z*&#Rp8BZ+E7Qq3?cw=$)2o6BTBa5?1Z~!u1S)5&h1Hf4(@C?p2!2!s4XL0rk4nW33 zi?dO105V=$oSlLLknz;wY!w`UjJFnNuiyY=JhnKS1qVQQO`O@v_-%2P3l2cWcLVQ< zGhZ41EzW|$0m%4paaIftK*o=Yvt)1pGQM1#HG>0?@#ny!;!Ik`rvtBwGiw>YF3z&S z0m%4van=nEK*qlV4~sK#86Pjs%E1B1_<3=b4h}%Z*Nd}uZ~!v?UYx~)1Ca6g;;bGV zfQ;W4XZhd&WPHCk>jwuQR zfPX+N0yqG~CV-zntO7Uy#4dopKr90|0K_(c-$1MbH~_>xfd4=&1ULZ1Mt~ndtOPg! z!u}$L0-~bSN0saNC7~lX9n*n|Xu^Qk25W4~X2C*FA01(>&eh0B0 z-~bT&0saTEAm9KH8v=d^u_E9A2>Xi|62kr*8~|cVzyToE1bh=>Prv~n76p71VpG5Y zAXWu@6=GMw0U(wId=_F`zyToE1$-A`U%&w%76yD6Vq?Go&|2Z(%Md#Q4gj$<;L{LW z0}cSOHsIS3djk#tu{hx45Ss%I0I@pY>*ViuL@W>ZJjC{Z13;_~_&&t`fCE4*5cojE z27v=0?9ag$B6bKI0Ah*2CnB~88~|dCz&9fH2pj-nk-$eHHVGU6VwD76NwG`d00{eY z@R^8h0tbLtC-9w!eF6u7SSawJh>ZdVfLJN;rHGvZ2SBz|#8i=O<=|Jz)^czFh`j>; zidZag0Eo>3KZ{r`Z~%zi0)LBGE^q*d?E=4xSTAq@i2VZpi&!vl0Ei6(Ka5y0Z~%xM z1Ak0=2?qy&*fPN{tG_oBv1j0)5sL;60I_M{rxB|L4gj%h;I9$O1`dGsHVzH|v2Nf1 z5c>xH8?kWU01z7o4uG&f2VaiZIdA}or30Ui*g9|kh_wUXj@UbJ0EGQH_;|$Tfde4y z&%xItb`Kl?VSf%jAF+Ml01)d3z8|rF-~h-M;5ZLJY#=xQ#0uiP0I`GM01!)v^8~~e zf&)OTA!Y0I`rb z4?%1sH~_>-;=Ba0li&alONsLo#8!d>K&&OsTgdkkF_?(O1P6fFOmF~*)x>!XVmHA7 zAeIy7If(592Y^^locAF16C40xe-RUk*idi)h!w?o5n@Nd0U(wX=Shey1qXmwQ=B&; z_7ofdVo`A(h1gVZ0OYH3oL3=s6&!$wWhD-Pd|Qt5EyTKl13>I6&c6@~3l0FWu{a+? ztSmSH#LnXUjC^Sh4gj&W-~b5wbDXy!_7)rfVsUXEhuB^0AitW9*Wp#Z~%yv#(61X zr@;XrmKx`&h^+<(Kv+w}TqE`x=dXmtI5+^p{v7ACgw;4W0K{(N{1&m?-~b5wbDZxY z)*BoEVLy)ZU&Mlg13+vzH~_+mB4!-1<2XMiEXlzEAhsOm%ZN1x2Y}dfoIev5<=_Ai zn~w8o5vxud0AYWQ^J~Jg92@{)e~$BQ#JYn6AneNt1B+OAZ~%yn$N4y6WeyGivGX`T zM=U)!0L0egd>yg&-~b4FbDX~u7U$pq2>WxK&l6VX-~b4_bDZBJmLD7dVSA4AeLC+K zG5_@U4V?7%4ea#y4ct!p^DZv>myO-@XCplHPk#I8&%n^1cBrL4FOg4w;-bq>f9@qf zf5IimSXqd%K_U*!(~MQmFqS*ZSVx5ZNy9nD8l&`Q*5~O@4KL82ZCGTiZi%tNWyX3| z=$|oMr9Z>F##qHV{izb0iB;K6EXQGD?M@R*cbQm&+r*0L-;nO}nOMrOiR~CMv4T+( z>-L-2wt$JX1Wl|wWMV^M6QjR{z-nepEN|AtIwK~QIcH)`Q4=ejH?e^Q6H8k(vHB$w zD_S9oE0#Kn}gBGj+iwYP3s}M}K})ziWC;&VTf#LnmT=yzCEOXYgfr(X;ijl1Tsm(F z4=h;1X^WO{{gNeIv}_6Yu2{m`S1sYTHA}d1-4fdOjPea%6uuPkKs4NhBq)iYLK?yS|<5wZF*=B&QPsMS|8 zZ}s&rSbeFBR$twc)mOM|_4TY+ec7v4U+bFHSFvvOd2K1aDtn4A$C2V|cc%E#T`9f> zcZ#prlj7?ePVwy+N%0korue%3DZXui6kkg)#aA9m@eNI<_-bZSe0j4ezRpOBFLN%% z*Az|hmCmR51{P9$X^Sbo`lS?K(Q=BfcO}KQeKp0`wwB_nTuVnIiy5R7nE_jAh7ivdR7xG6_7rOkZ3t55Gh2~)DLRlzvVQ@Nip?W5DA$K-) zp(B#IkTI9K&=^f!D49=P=wD1-s9Q>1C|pim=vhf!$X-odXkANPs8~;3@Y>QAs_bbC zIgYf2c4yi`x+`s=!JW2H>`7bb8%|r;F_N}WFq*c|?N3|S7D!uY38pQShtd{?rqdQ` zX3`e&X44irBWVknb7>1r(X@rq`LuuC$z zW^+32HmBWTbGltNr^{_~Iy^R~XV~Vf9kDs{M{Uk7zs;EyusNH9HfLGL<{X^1Ijd)E z&fHm>vm;`2X3W`~jZvGkWZvfNU$i;vmTb<#Wt+2S#pcXjwK-eYY|e^xo6~DccUIZc zojHzlXS*xi+2Brh7JJg2eZ%R_9V6+^g3)wmw?EyvEs*YP38p*CL+Q?;>2zn!Ou92~ zHr?47Nq1(>r8}FV>CV#mbmzcgy0d;M-C4Ap?(AJjcWz%zcebsiJ1f`Io!piYaoRH? zc1K3U?aGL_+!+yvCnMq+&WO~GWJK~uGa_C7j7U}>Bhnnqh?IpgB7@Tzk?NU@NbYP# zq+>24(iqK%l+0&D`WG`IbxRqM!sU!e&q_uldo?4{x|R{CSkH)fZJCiOduAlZkr`=s zWkwp@nUP{oW~6U8GqPhOGg2^`8R_qTGBlkTshP=)3n8nU@zNU5%kn$zS$?}C%kOq&`CaZT zzr&N|_Y7zGYe%yD`J-9>u0WQ*Ihf@y3uXBSr?dRkGgP{5g(o{&v?ke}j9Qzu2?Q-#5I? zzhh*ZzhHEmzdNwa-xA#BFAr_=4^40L*UW75=gn^Ocg}6|H$}JkOXs)w2Nt*a>zB6q zi=mzV`%0C4`$~>u`%1fO`$~g*`%1BA`%2&N_LUtY+gA!kx36>uwy(4V zx383kwyz9LZ(pgI*}jrDyM3i|Zu?48bo)x_{PvZB#qBHgOWRk9mbb6;u5MpxTid=; zxxRgc+w69y!)|xG>~@#iZg+U>cF(ZgUOQs9=a1U$T>-njIcT?+h3xjhX}i68#%|A@ zwc9)9?Doc}-CivduKCqZ$ zuV2cs7cJ-5dslPpZEHF9%Jm#Ox8=?_9l0}ZSMH3(fpCFK>kQ`Fn^>hls_^!oj+1Nn?KSqmp{@N%^xY5&mZYu%pa*+${#6Q z&L8Pn%^zu9%O9y&&mZyH3P!3N1taaQf{_My!AP;EV5D!jU}VQ=!AN(YV5B8jFj5{W z7#W%_7^#^p80nlV7-@J*D^R%994uTa3l%O6P8Tj!&lWCq%oQ#*Mhllp<_nkl z7Ymo_mJ649RtuL}*9w;^)(e-swxXpfN6}Kdt7xggU9?o}DO&0qE?U|#TC~(1C|YU> z7A=*Bik60^i>ipfcGt`n zyF2HK-A&PAcj#E7nV*UR!Cj z%266^ca=sPJf+dT;nL`i(b8ylpfuVNERB|jN~1&5rO}$%(rD*gX|!p+G&->Ivr&}x2r7Z@{|QV!)3wR(XwDype)!NDhm!ymj$b5%Yq$q zWx>YzvS9yWS+H)oEZDPJ7HnNB3s$U`1--WNV3ngh*zPJ1Hh9W|eZ%F!9i!#J?m&64 zB~%_9nl2C4%$5f`=gNak^X0*T#qwbNa(S?KwLI9iRvxTeFAs8C#hTMmvF3JFthqcD zYo6hXwc62&wXQ(LT63skZE(6`t$Ma%tz)iYt#Q6$t$(p%t!}wut!K4jt#!R(&1C z-qp&rw)M(2?r_@NE~m}qaoRk?PFwA$)7BMm+L}X7+u*d*Rz2&qb<8rR{3QDtj)RoNOmRkpt2D%+0HDqDA;%GMI9vJFjF*=lC1Y@Ksewx;EZIhO4J*N2{m10@c&aq3Y?u+3M+zx$5c0 z`ReKZ#p>z0T;qJhW;g-;j;i1_b!<}|d^1>{+c_Y+bKg^g8Mn+gjx?EiWm#aDCat+S9Tpe>RSL3|P)xYd=^{l#Ft?MqA z*U{i=_cXZrMjKq+fd*GgsKGTf+u-V)Yj8EqH@F6t8(h7s4X(EJ1{ZfU&bd8}bDq)0 zxvoItTyv;#Zg947u4BG&u7A04u4lDzu64a}&g*EJYxgwG^^G>obqAW}T0%{8L$ghD zo%2m|1ItZwy{k=gZR<^Q+|e9xdzu5D(dIx`s5vk=+Z^baZw~Y?HwSuFn**)u%>l2Y zCD86^3G|J&1iC{lfuY%!K<9i*U|_i=(7W0aXj^Xya7XK^+ta%08Eswd3bn2d&bF?0 z%(t%gFSoAtthcUu9c`=ap0?G#(YDp@P}}OzY};z*eB0{4a@%U}dfO`ZxE-ERx1%fM zb_~wC9Ub#-NB^?h(X;M$cs=cozR`9^cc|SlG~4dzoNspwEVny)*V`T3(=qEA?U?Nf zb<7UVcg*%Lcg*&zcg%V{owI$TowMDc&e@^)&e?(G&e`7e&ROp18uf&_MhEA+M*Ek$ zMtjz~M!lZy(Y{dk=+J!k=)iLKXzzOWDEIU%dqO?SgY!Mh{p&r;UQh3GU#NF^XufxO zV7+&lhdiFad5@=m-Q)3w`aDDPeV&2!J`WG|&kwHm&wE1y^F!+c^L%|U}i>t*LZbo{RC@WnmyPzD*uq7Ldp$1~@r z{R-(X^;=&;d2!y)=OMrUo;yB``qv+L;3LrS%t-8B=vasxy9+v~dKfy8h7OcN2jrmx z_3_0$@=yjD$fAyoF`u0=Cn@qfiAQiTHsU5O!9)Mfj*l_hFk{0bjJZY`3;2mw2rxDp zByJ(ZSSU>V!ZiJ}L^H%O%rdqwLOjD9{WFMB;u_`|n_3{gVUe+mmxyy%X6)b!@eZqu z?OG%5VV$v)%*4z#6Fb{(V$}{4+v7B`T$hPm;Wn`jkBJ@inOMfKiCs8iVvVCFc9Y-4 zN&+T!UC_k(Lnd~6*u+w&P3*iG6RVpwvHcMfE1Wa2cSTLCXWqnaT`;liMH9PpiT)wm zWfMERVqz7mCU)bRiFwye>`t4Ron<$(Du z*(FP6*0OA7hgQt2eAUcuSo{B&IukIr)#~nhGMi@C?3!KKm0ihXQIZ*1*_Fwr?8-J# zc4b#~WgQo2ac_Z|0=I5UseuCSic6t&fmptj78fY^E70q7t__7NwV@fVE~4>u5mBg%SYlm- zm+B&hTo;j*x`?CIML4}Kq8oJ)$*hamR$WA}>msI87g5~0h#ReoY>m}L=EdtG=M#02 zo@8C*P^vDnI$amJo2`qq=ISE5^L3G>g}TVKVqIjoR2Ml}u8T}m>LO3L`p9O!J~BtB zkDL|jBVAH`LVN6`pBb5eWW2; zAK4zOk1UASM=mDnBYnyG$dOciWNo@Waz9%iY0uS1_U7v&%M1098^!v_XsJFjU9OL) zmHNmtt|79CZ-~qm8X{-JhDfK>5ZNy`L{=&dky~0rq)Bgx>@*r8i_C_|Wvd}FU^hgL zISrBZZbRf@v>~!B))1K=Z-`t-G(>un4UxmChRB+9L*!nzA<~v>i0sKXM3xmABG-!z zk&#kE?PHc>HOO26(a${s%X^h;_8Y3-wV`P`n7+GRA zMy^_oks-S=a>8khY;+qVkE4x|9kIs9!gyokQlc@^pKOdAO*KZ=r5hs;vW=0BTw`Qk zzA>_*&=|Q{Y>bSR8Y8F6jgfGrF*3t(n#OaQC~%r3avCpjnjv$VtZ1lbDHUJn&NVr8|AdEF;1Ho=d|+)PU}f>+MyJutxj{=-7KfI<~VJ4p3{~VIPF@I z(}qi&cCyTA6BSN-!Zm4|`6g|S(4?Ieo3t*eNjo4nX{(eb?Y7pWHS0~+JbnKb}`YU^(C9MBdI2BZMsRjpKa3Gb4}Xbe3Q1k z(4^fcHff`!CT+Uhq^XrA?HSjsZQ`4?*+R2+Mr_tPrDkov+^nrsnzdVcv$oS{))tw~ z+GVR*8?c+TV@|WS-fh+%Mw_*5v1V<4yji=DXx4g@&D!Bqv$iJPtli5tYi+q^ZBM>g zTUKb+t{0oNky5jEs@$wiR+_b^T#L4aZ_(xoE!sJ;MeCMYw1aYsHmC27tMRQ_QE1ItVr!O{TC;}Snw6E-tfRMPb)z*a znXOsdYRw9EYu0pHvx?iAb)&7>t+CeZym)K&e4;hmlWff%O0{NJr(3gkbFJCk`PS^x zLTmO~u{AqfYR#T3w`M0Qt=T7BTXr+wmYpNCWzULj*)FLqdq8f>u2R~vxAnH{l+l)5 zY_?^uSZ&!syDfX%Y0GYK+p>?MZQ1Ryw(NpY|nN|?b-cudv>MLp1q~F zXLlOy*+pi1_OjKU9kAQ8$DH=;dbd6MFxsBo7HiMWkGE$pB-*pR$@c8wRC{(!x;=X@ z*Ph*zZ_h3(v}dmu+p{C3_Ux&0dv>zYo_)%7WVi4g*||bT_MF&}?Up*S2j!0JxYCim zqjzL?86DXrW=Hm_)sY>tJF+L7j_gLaBl|eok=+sN$S#a`WG^K;vi-@9?9o(5c3rw7 z`ykhm-Iwpkt|)Y5Zx%bUW2KJl>2gOlTNGFj&GF*yJTERS@Zz;1 zFAkS@@no47Cn~)7gzFSH^PS=xp;J67c8Xn6r+7f_6jv#o;%&WCoH9Da#b&2?#p)CX z?N0Hy(xcqG*+u1$A}_j8@%-h8LHywEA$D0YgY zrA~3W+$pM+PVpJnC2r!o#MwfZct+|H_sd=4N~KG@rFV%tjV^JK*(F}Ky2JsyOFZUu ziR;}i@nN(}+!pH+=f}Im3yChVH`yf~PIZZE(p}=cT$i{f-z6?9bcxrCUE)ZoOFUKX z5+^HN;#00$+`@N@bA@j4oYXBIl)J@orCYqCcZ<7>ZgGj(Enc;{#UZ;}JmGYU8{Ka4 zakN|95$hHg#=FH!iEgn!*)1MTb&KoL-Qt5>x419gEv_hZi#Lni;#jF$JYDVH`)>7K;hTu)+mz9+G?(37}U>`4rldJ-qgJ&B1*PvQyJo7l|vCgupe ziL+8~;(*+nSf%tPZtJ~?DWf;B*z8SQv3e7Oc5mXi)0^1f_9h-hdlTDZy@>_!-o(X3 zZ=x^Rn>do{O{`7#Chq5Y6MOT$iRFdf#EoKaVzktom@fAw)JkvS8P}KC#P=m;3w?<* zQeR@f+?QCX^d)ZTeTkh$Ut*Ejm$+>8B?j!i#4)EYvEJ=VJdE}ww#E7q^W%Mq3(3C3 z;Z$E@O}Z~}FV~mYlkZC`EA%C<7yA+;rM|?ea$jPy(wBJ3^(VIQ{fW6kf8w0fpExM@ zC&rcj#2vjqvCHUBEHV2NSFQfUklmj+;q)gqy8VgA(f-7aSbt(+ygzX%*`GL?>QAgo z_a`3Y`V;%|{fQNY{>05snE;hD(BV zvMg8=6~TJK4OpA`0c(yhV4al)tON3ZwMrSVZtDZqlrdl}HV3RL)_^r=4_L>Y0c(Rh zU_FWsSleR*)`Iwebul?$9Z3yXYtsYP{oH`HH$Px4FAP{WiUZbYX~3E;4_Intz;v>4VlzW6)Y;4qBJ(LFK`QO?uF}mm9S9xVSYoT$~plE}l;g7Z0U|i>uSa#k;xT;_m!#acN<=c&#*C zJXsztPE>}APq>ldW`3kNM;Ixdl}3sO(EjC)5 zA0I7VNRAc{r$&ow(xb(DxzXaD{Ah7mVYGO?G+I1W9xYB*MvG6mvEmkftTaYf#Ziu~4?$j^(5{Q0EFA4-Y*>a@t;&58W(yvQ#ti2SvZ$e%2W{6t0MpK!DJ z&HQYBjxd`)E6wH)$g}xX%546&KAWF1X7h{9+58oIHhQL&ba^(fR%Y|hxHZoJ+Zvx2JD;2v zJCvFiTb-U4yPKOA+nt{mTUwYGyH=VPJ6WC=o2bl-J>llZHVgA(XQlbE1M>XXDrJ7` zwmv^LWz3H)Hs{B#*z;q@o%yj1?)=!J==|9B*!Tikc1~ItJ18%VjVlXdcl3p^UB<%L5_4hfs=Y9F!dV#G=q`*sjxLPth%by? zN-m5YO)ZSAOD~K)$SsWR%P)+rC@hTKEG>+kE-#FQD+^;YoMdQ%WLT197_wyeJvqbC zB||qQ!?q>EbRui|OjIP} z3Af1DEG#n4N{fsG@*-oEvdFltFEXZ#MaE)tk#WUdWE^)E85`V1#-r#WV|#p&aWT2b zIFedqtW7U6?&lU6d-IEo<%LDYjnX1xy1d9xD~pV0++t&su-G^wEjISci;b1aV&j&+ z*w|?O{8E+iKlhf|AFVEl0Ezj>MEYDvr zEzh4SFV9a_mgk>xEAm@}75Q`0iu^%&MSfgak-wv_$nP>&!vK*wk(^DEGw=oyHQ!*8kgnsNm)LWlI7KDS-zW-<=q8YzE+aulVw?+sL1jYZl%0g zSSg>CR>}ute|DF$QogOPl&8#<@)difeB4_-$Rq`2WmAqeBCEwCl$ve$e@@0FKe9T!TuXk6; z52LH(ZShs|h2$#vaB7vjCcR3&ms=(8DXfyOmsZKA%B$qb$}0IOH!g1x#^rO;xO`9< zm+$D~@-A~+zG{!lC!BG4qdP7?j*iPa;^XqA79kIN5oXdD-PMOZ?l;77)xzW|Bt?|{V^U2kzL+RD2 zySde=-G$YuYo*nxljYT^iOTBK6K+jvv#=(0R$7xfpsY#V*4Lz_%r&Vi_L|gjXH9B@ zyC(H0x+b+fz9w}sxh8cawI;PTy(V=(wuqJh*v?euOUXxNQYf{g+wW&?Q+SD0o zZEC-=Hg!v1o7!ovOzxD2dgr#j-kCDj zJ6G)W&T(hGv%y{OJc_P&w#U~y7nAFqBkA?d{oHzIZ(+T2qqN?cF0Xgg%6jJ+x53#Y zY;ev<8=U>h2IrQ(!P#kUa4y>$oMY|==V5e%vn{^Cxscr898Pa=?&UT(dkPzz>!l6O zsqzMAva-Q>%58ME2pgSq(njZ?veCJtZ*+E<8=b56M(2dP(Rm!*=y%&c4D%=Voc6bGqz%Q7apr8E&Gi2@_>YnkXB}MA^|N%DOpGw(W_s=}wg0=tOyI ze4>0lIZ-~8o+#hVO_X;RCd$`J6XlbYiSiR}vb`dzyO`X>9Z7HE?&mgfdkdSm8>LO$ zbY&CwOxVnwkv4PtmCf8OeKWVy+{|6JH*?3_&D_K2W^P-2Gj}1mnLC``%-zdv=Jpge zbJt6oxl@(R+*4r-cTU>E9aOe(cl0gXE^`Za)!xFLaJO)eqg%Kg@h#k?gLv{ZEua5?$)Rq-x@ui+!{TU-Wt7| z+Zx?n*c!c7+8RAs*&2N!Y>S?iwnYyp+oHGiZP6)nTl9*(EqdJD7JU@m7Tq4-7QL9< z7Cn;Q7QLU_7TsIe7QIp07M-qai#`*!N6$#xqx+TZ(OdfV=uUHc^s>D@dd%G(eHh;! zy^!1AIolx?}3PZR@(}>be`(_47$x zKa|$>yE$FoUC{MwC0##R(e)?7PW`O3Q$L{W)NkuM^(k|we#PFYA9r`^kK#M^i^-k( zk@Qaeer~6}x3E*cQQE0bS9a>pgem=uG^OuXru19plz!Qs(vP`Q`os8?ejz!fA5Kr{ z_i|JEp2C!Vy)>nts!ZumgH7-1^qZw!`svCpeMZ=wv!vZQL)o2k%-uQL-kmeu-8nbDJ9j?0J9j9(J9oFRJ9n+L zJ9o0OJNHD`lRGQz$sJJk!L2-2L31+}^^T+>O$n z+;nA6?wPPRcShQq+pp}+-7@#)F57!^$K1WShw;6+3(38?!|A=bdxgEZ>!rQ9Q6vgqI-?wrZkY$9%k}~3n0r8a7(XCgNFI<5 zrw>T?3J0X?r32Eb$^q%Aa8Np@9F*>u2c@g_LFt5hPElDEtw$;JzW@~Ln%c}_W+ykj0sUbT-VPq;^ukK;#^m(oX*4+=+< zH%mv8rz=O3GlFSbifKEhY1^)8yK&P#pEm8g1=GG(GVPNU(|#fxv(GBW?Azus`-*+c zKJFf~AH|Q^7t_b=`-NlnjnXlDx^m2ZCLFiVD97zv=5hP7d)$5)KW<-0AGhxnj@#Eu z$L&*<X_T%^o`%?OZ{h)BdzF9h9pRSy+XM~d_OF3C`%#$VC zJy~+&CrjtkCrft=Crj5VCreL+Q>C-YsnTupROyO)s`My+s&p}Zs&v0_s&u1tsx)0W zReB~&m(D2DrCa87>9RXrdKjNBT}V%t?iHp>*DKSdr^4ydIpuWej(NIt)jeH$96w#U zls;X0P&i$>Svg&rQ7pkREx~pz!HrwO`Lre6Em*>}iX}V|&Io6fGs122jBv$0BRqTyG0zEC-E+d@ z_&MQH`ke5fa89^cIVa30=i`ofK5o0`<8JzV{BGfV{95IF{E2cQe%rhdzv5nqKZ;+7 zUrb+!-!EK<->6)OKT|HoZy?Y~r^==H9rIHBs(UH^IDIMp zpl~UEvvMguqu8e7+NPVf&ASELyjHQzC(32>wt3mS;$Ai%r7xTJ3zy9smCNQc<%)UB zy<$F0Uor0$u9(*=SIno%Rr8K})qI@3YCb4jHE&j~nls9^g5zE*xan(!yOnE&C(8B0 zZTEWNQTlq}e&KrIM&)|pnR26W%e_%}n7&cCSGiGms@yExac>qLr*9S>RBje#Tt{)! zj&ir+C{L7I%5C?S@+f^vxnH@ZJaca=57W1mdzIVDQ}>SYIDJQXP`RVbxOdZTS=sv4Fa-UWnyEB!i6@M}- z{1t%=1LW8t%K=PB$g}|460$vz?}dyLuudWC6^6_g<{rbC{{s##`)8O33u7*d{aN@K zn3G{Y8-54oCMMx`!zZ8|1?5R7S3~(C%2`p~jBx`Fg7dYlkximd3DO| zb0ICn`xXYlpT8*ja~dUo9^;GojM*9^6b+f7T*wM>HFij^aY9jlHe=48$(Ro%LVQg! zWYnZWF@G*&zNQ!wYDyuqrW}g<^B4;?QjJw3*ChNojKvzKCRyXwlxos7Wq(>L{Ke)a z07DV76dNH^fxHCBS^#qqvKPQhfGoxYWHNxw2pJ9JB|vrqcnOf@VDlV+?FbnUD^z@UUI3NR@ln*xkV z$f^Ld60$46u!JnjBxG8EZ3!6{FKfnNmED-P#ARDAYM##?! z0W%b`L%U$R+`!6tYUdEQRb6FiauK1WZ%NHUZ-l zvQEG}h3pgX5+Dl&yadQb0V6edzmS&zSt{TqK(-1PtB|z<<|<^bfWZn`EEO_Y$V-5% zmI|3Iz$V-4M8!&Al+onRs4Oq93c|%?TWZ{690NFSd zGIF%8ATI&3bimYwY#lImA#0~X<_>uYki`RD0%Y@mmjGEk;3YtI4;a3XJ3Ms0tZUdWMhGs5bPt!OMombFts6D3yf{Z+5&SMvbVtChAb{H zxgndYLPi&P36R|dhBst+ftLW;Uf?A_))#mQko^S)IAno=2@cudFl2;*6%LtUcFgr>^d;)AO$V*_K1wIq<64+;j&y2hT_FdpRAuj>g5bQf6FM(YPxF*O;VAl$+8S)a? zwS;SmyaaZw;hG~af!zzZC&)`+_X_SA@)Fp+gnNp-1a`0Co>QHOyabq+z@8E0C9r1) z=OwUb3V8|aS%YT|c?mEtfjyJROJL6`JhRA4V9zo<)5uGJc?s;9M_vMZ7vP;hUIKep z;GIEU0?bQb?-cS9*t-Vr9P$#_y9nhluVyNmM@*gK89gfQ|FSnUioD)JK8 z+5l?=@)FqE0c!~I64=@TYYg%d*xCbY5b_e(+5~G9@)FqE1#1}c64=@XYaH?t*xCnc zAo3E}+6ZeT@)FqE32P|w5@22eTVr9Zg*6v>32ZHfH5qvcY^{bh8+i$AEr&H7c?rPA z0bT+-LqKhgyabq+!1f5_CBVD{wuc}uf$c3gFM;hjJ}Z&!LC8yBdlT$Y$V*^*7wlok zO8^!S+vAXz!1g}a1Cf`&_D0wvVXuTe6L|@2FNHl7c?oQ;Pv7*a0WqM0?Cb((8000evkjbake9&DK5zy?UIIHC!5Im83GD0yXDH+) z0E-TI2{11KcnL5sft|sSmjLq;*clCZ3GD0!XE@{~u(KVU@sO9mdJJ&(Mqa`s@)Fot z5$7eaGbHj7*x3@!n8-_DXHPhTA}@iRO>tfVJF_A$ft_XHOpCk(cGiV6FY*%DSs2d5 z$V*^nWjHe`Wd;C>eHfQS!7yddHS!Py^pLbzWBydmNb5s!%YM8qp1ei8AEh;Kx^BjO(s4~h6l z)XyY-67iJa><@e;;w{11ANWheVzRNDMSLjYMG-%Wcv8fd zBHk47r-(;Id@8KJ*sMgHm+*pTg?uaGT@n9^cv!^8qCPJ1vxuifd@bT_5q}Ho%M9_k zh}VVnXoh%R#P=fJ7xBM{2S$7_;)M}EjCf+i7lX4u@W!y74tQk5Cxf#;@XCl^Mm#gD z*8|=e*7F|m(1?#l{cGZ<5l_u$tHXIA;H?pVjd*OtXCq!4@!N>!MtnEoy%GP7cyPpr zBVHWwA};_VTC zk9d5<=ObPp@%xD9M|?j#zXtq2;sFvLka&T_55)6vz!xOmAn^x@M@W1^;uR9Vka&i~ zHzeL6@ehfIi0A!)mx%oUk9dmMFYvH`5bzg?$B6xgfY*rqh=Ava{fdD1i2V$hmjFEg zkNA+pi^P6Nz>~y&iATIi;!hHflK7OwtHgdxz_Y}DO~AXveonx{#D0%QIt}qNiKmJE zBAAx|J%E6}iT$O3&x!q~fZvJzsetc^{i}fgiT$mB4~qS-fFDXcQS6rmyiwwhVt*~* zlVbnPBYr9N=K{Vd_U{7zDfagQJ}T)`#81WkV8BHf z>|X}_SL|nwSe-`_z0iTw5wb+jhc(&ND4S2WM&xLsj&;#&@ zk4w57@pFl%i~Zt&w~PJcfX9pd=786W{b-MPzSysZc?r-1@QD9QJYej1!@LCO0R;SD z?2miI7smd1z#qo`dcY^f{(HbL#{PW3H^%;bz(2Q5f=yNTzGdX!)R;=BaV%L3jw>S+OwocQFZzXkkq)aL@eIqG*F@z05ePJDFK*8_e!>VpAa z9reS2zmEE1z-LGO5#}X855OayJMrC7zYO^AsBe0xcY3IQ!n_3N0eGm727GzcPd(IA z10Frcs(XANAyb$B%k*!0Sgn+CzOh z;QJHrAN6dH<^j-r0Mx&O`2jRf0QK@<-T><99?c`5`2?uH2lESPo&oCh!Mp>Se}MXa zFdu;ng?K&`;)GC05Pg1uaA?iL0(eOElrq4jMeEy;Bvkx7gd+7Si z!-(%sh=xL)u~4Wf9tsU4LZSL(DAbz@h1$}g&`35Es?CK$-T6?cr4R}Y6+@xMQYh44 z4uv`@q0kst6XE%q2q)A;1hFPkC)GrH@tVj$q9#(GtcmodY9ejvn#f4DCQ_TLiFD^{A}xiQ$WXB+ z(pajA^p|TQ9hI8M7&lAf`B@q#%+dsLmR2Xt(t6}sTB|Zk8`fuOUB)b}*_@>fTC=nU zdzRMc%+lK3S=wlHmev`Yr8UK8X#+H6aqHak?T z%{G>5v;F1TY)7RwJI2+CJYOerLY*i`bz+ZPC$=he;;>#Pb{TbIvsot&T6JQBT_^TA zbz-|)Cyqwz#Lifq*c7i52NHE+eX>sMP1T8Q={j*FS0{Go>%^8qoj6pi6B|o)Vt=_# z?5Na z)+ah+^@*lo z8!S#}umq{W>X93)R;9rj)*GxYqrqx68>~UQ!Rm7wtai7-8jUtsov{Y1Dc)cWBpa;W zRD;!)Zm>pj4OVx)!D=ZqSVP4ItFhEz^_Ls0j!J_y#x)jszOl#&jYUCfEcVEa#a5-U zIIK4oyNt$Sv)Nc2v>S_kPGhm%Z7hyP8;hN>#$r>vu{e-yEcT`vi*4z~;z+Ks*qv`I zwiFtRL#4)If4Q;PQE4oWaUAcn4tYW1_#T<#TNREU);Ye*;P_^f;|Fby?{hf5-R1bv zD93lkIKC;)@dHVY?@e)hTbkoXava~C=lGTa#}Ab_zQ4@z9Tkor-oB6dTDk#k%uN zv6ezpY^c-}>n}IOIx0=EF|OJ0IfjNHH5)y0v(c(F8^e0D(PcIpgLbpg=QJDbZnH5O zZ8kdN&Bj2o+2~C*8*S-kV^Ik`I-JypVO9V zciU2<(Y91)ye&15Y)kc~+fpOBwp4eaEj3hXOZAuAQXQ4H)EL+9_?$sUklLLdrQI3U z+np}6-5Ipooj$kS8I86(o$+>OAldHprrVv7T)WdbJ7Zi&nHM_B zg49v&Q98=QdPlj->?jY~9pyf^qdXezD0jv?$^*%ca&Nk$Jd*1ucNaR!L#2*#f2E^5 zCh(jf@m!C>bHh5%b(uUjX!Bg3%X6bqp6iVB+(44&deb~NlHnVnHT7a#3&JENoV&gek0GuoT(jE>|wquqth=uoLM+F$96jtO15 zAa&_IN|!!tcIkt5m)_@g>7(&3eIVJT_oln_kzAMFUFgz>N?m$?rAr?Zx^sfmo$FD$ zbHiqLZqV+|^|{@-(Rg=mAlaSkO?T%;3f;M(Qg^Pu(w!RlD(xBZV^|?LL zXuL-nNcKp*=^kmM&?60%dZhkJk2EIqCIzK8Ic)YO{j7Mh&+Sc)#(R?k>E7f>p*J~H z>P_}ndXr;9pY8MW>|wLd9(4Qc(RiOdknXcb3Vrrasn71O^x0!Ve@RgKOT%V=Y0&L2 zjmG;+1L^+KNTI(pROv5`DS|L;3c{c(2%~X97)T4kNI?*WDuOVk48(`cf%u?15Fbqs z#77DP@uA8GZR2ZoY6~^3QWi&mkj8uk| zF?S?AS{X@?RYu*h5c?|<{&L6PZFubk1DW~wUisY18~6Tyem?o&>l?fOKVRRh@2{9x z|G$i-%rt_Ke0JiM|Ec=?l=Ux7{P9n#e!t=4@1LmrsOtOsokyRX_|Olk{=X0Y_E#p- z-(?JE<^x>z@gGbq`F7P07<;XDGW4&E`OLJ8^kaT<-K$l9V6=H;^8b91F`}9F@zeOC z$KFXq1#2f4dsW}y+dsN_@_Qev`UgL}Y2ReqA6I>ZyT5Q^^6l@f`U%e-weTe&_Dwr(UZ13$LXklh>bBeTMJ+`L9eqzE$-bUfKNC$=A+ReTV=4EAN=}4p;q$ z&7b?N$)9Ym`Vha^o|t^=x~d;hKJdZGH!rOE5|_N|k0-y~SM?`;;?<8#{(k*T;8XnC zz+X*%=EqgP;#>XEg1f)LnBGjQ`rCK^&E)DYRQ-#;^0m)R&U~CPz?rs{8~KOHWgld0 zaHe_v>Z!uyTIsW#*e@wozx9WFXe)K;lr`Iti zIrBX(edm8qPLEankH3-s`Q)b>o-s`hw7KOCv()JKUubopiF|5qz50u(wW#uYsy@kId(^J}@*Apt$WM@(cZHVM*0T zdG))4>L=T(eoCcoRIUAC)mQm}(b?*sevz@ z#VU7$G2xlkdFD;a)UCU#{>#66x2%3=QPqd}>5q=9-)*S+F^$i!RS$lv>dU+#eVxDhYX{U<-dy!}n(sNR4o_Eop1+?m)vt|L{hn7obwaIc zs`@^YUz%3m{x!zxXa3KV-#(+h@z1J0&|mqC`8FN!|Z}s=suO_C~e)cGYM4ho63vI-yqmreD{8 zMg4r!gTQzC%IDv#e)`K*|EXd8sygrYsy@`0zVwp%n$2b_Fwek^BX3cMR#kne|66#g z`sY7mvly7iVAY9VSO5G|Ri7&VwU|2m5}Vz?JPGfd{tfl}M%B0Kef=Hk!v3m%^{v*s z)W7>Gn*qVR4WVzmtbXOaY&Hb*JoKH3t2-}NeXU<8{+7CMan;|t(E1(q#`oEb3Fe&; zzy5A@EX8I|Fi%DL)O*zRx2wL_ANt9L!s?^P_*N{_Xp!ep-HcO8v&Es;~CyhyF~xBvk#irugUT z@qeiLZ2vL-Q8oQ*Rln`O@qeMdack9g`=;n$svrMfHYdXDLv(MG9yju0={>Q5sb=h01KHabE&ZhI-me^#BITlM)a{nqEycYUeq_x|vg)7JS6*hbW|)U+<$L}`{j65?5if80n!4?KFT7TuDZcN{zpC;( z*vuN{#d_=4zOKG)Bb#NzJX$~4{tb2dTWrP+^KO0m!{1aBFID}I?4|Xppb}+rOzjPtONFzp!dEh_PcU`Ia zlV?ABP5s}tbAeAe^3Ct7ucoSg<=xwVs4h6jX8JI%+Ase>S^eHm*sLGsVO!MtBX!Qp zFFb9aWhys*tmfCU*+9(m_Ge%8``-V^W(F}Y+&ko-s=s=_>TmvP?7!8Qd#gU@x0NgE zz(=co=MU`rnc8)r>U*B^r?0EO^g}kQh9%!Lcm;bN&*HYCF{o}v+ zh5DPHuKJ>X5etRCak}b{{+L=5e*e$dj3nm$8-A@O{Iz#h{nD#`YgYJe%d5WW%C_2Y z`ZHDk^z|RrhL2lSANAYcQy0EhVY8W-=kV-QeYh!B^;LiKzv{z%3#_V+e~-~F7; zcw*kg(yqqvyAM|V);E9J81DZrn+e6dj_*xy;g)Aidu1NTnW?7m!>+0iyXhxQ;d39X z`mrZ}w>kWo^;KW?@b;GQhd$3{Q8AC@2Y%2Jo^`tF(|+~k*6=@-+3YIj$^3J*Exhy% zRo}MqZ*Ae%yAB8b?F(;h5AS$Cn}Nl=of}toggeF$1%B@IKX-%=f2!*1{%V8|3;PcS z{_YPg=nNnGI-9Y@yrTo3?+gpqtA20!R#*7Y&)7^Z<~996Z+Dn~bJhQCe7rk6)m`<0 zo6|kv+TW}C!Ru!AhBq#*`oa%=pf~)JkFr@{%;UO4?+Y&pSAF7N|6X7C+c`EnjCo>( zxAupJ4^(~Q|Fv8Qf90RqtTE;vzmpfj{JE-+{GGQ3{0s$~O~yR8hr0&D-0iBbJpGZu z@MkJ)mKpQte&WDTxM`;9Ge7;Kq44MHs($nLy?r>`{ZiF;{w8@O{MGiUz<=KG#gXu$ zcT|1o3$Blbf7Vy^qkpG)EWG!(tG@J2$+7Ulk*Ys^<2Et;rr)dj)c@fdV))YRs$ad~ z+3fHa-p6LTG2i;D19QTkm|OL)Z~54q@Uq`$GvJuF*$4N87tE{r*?;i8x#17IpUsS8 zUg)L2JTLr5bE^LKy0Q6T<-Jv(`-AlS@b0my-~CPd7lcdiuKL~=e{Vs!Ww7dhx8JZZ z{Fg7Y8FtK@tqn@y*Se~H_|%_C;Xim=)fb=E7lq4BRe$`^uP+K`-&FO}_{NXetUczR|Eo1i!uf?-e%tk9pd^^oJ|Lf4Q#eyZ_e-IsD6i zQuW_I`GOq&#+>zm5C2b2uMB_gH>-a9TjiDEEv;2w{%0bq!c&o|KmWu0c=+o-W-|(z z_kK}gJY09F>epYrVs$wEPcJ`Uco%h0jcWfA}u&ozQ2%zAJoZ^8drNfNO%j1a__9no%AAt|eSk z^f9n&4cDCV0dOzip5RU*t-tzJmnW)Er2zFatyFm zz?wmM23SjAO`%)^tTnLapg)GKMX)A)_QhOCwpPKKMR^BU%V14IpAB2_xCAQO*MPD%i6qZvlH5>}lw8VtXCz zd6d6^y%6?9^hL3~6822WW58Ytdn)><*j@{JF3z)Ldok?E=(}QjHSF1x*MPko_H@c^ zz+Mk~KINOC7J!<7avV@AK+S-DFIG!HO+mR1s5PMGzr+CZ(JS z)T&UkQr-k=S*U5z=f`SYsCg-W0<|#I#OMoTwKCMqlt+PD8ft3v5wcnvYHrG>KrIe6 zIr{<*A8a^I1^Bg1^b@mQ2J|#2_XE8S z=y{<3nDs)SCqg+O=#@av1pUgamjXQ%$^}8M1$r(xPnGpzpeI8)A?VdW&j$U_td|2l z9m)+suLpWQ=$~f2Am|BEjtF{1&@;mMtE`s03_WMcS3xftdeWF%V7+SSSySE$dfCv^rrZ_ux}oPy`77v!Lr)WCk9##Xf~LKVOkDoI+Pm&tp_w8%+D|_ z2s9zek%3kOni1x0n3e>Z66MN3YXZ#)^Eph50!@l?W}sDpW<_~3(6T_&qTCs1U7&eU z{tUD*(8MT*23i?tW|T(*Ee$j^<;5IdrnQ0QhWR3<#epVAIW^GgK(oU<64UZP)1%zl zjIZ^9=11Hb&;mgdq#PS)g`gQyo(;4_&=fHT#k5Ay95Elov`Ek-Ddz@SC1{qIr(#+r zXquFJ1FaJ@Pn;Lbv{2AQDF+8yDQKpc*J4^KXsVdwVp=O`u9S}hEfzFcoGZ+Ef_RmV9G#_4zyy>j44kCS~6(Lm_uV)Gic6~uLCU_G-=GO zF|8UjYs|ATEgLj#%H4t14VpLQ??4L&O`LLgpp}DWj(ItzrGutUxjfL?L377^9n<2O zCjVlt@dRk~pxIMi543#H^eMLoT0dz1l;6Yu|8dIk;eY=L%JbpR`vm3sK>PQ9-zO>G zho2{yvkcn5|9L-2c|ZI-9;>1A_MNU(e^13&iUk%!3B) z-@hNvDJO{cE0`aR_cO>1;{6WhO@sFDKM%niYJ6UT`P88O`_EI5E5zq5m}d>zzyCZ2 zbFM-A_n+72lsClZIhczL+Q0w22l+#MAD&YV5ww5*eR)oKM0}r~s63<#PuwgOOESZkblJW@HwuJ8C)-e`R2HuW+)d4+P}Zv2J_HyJr3ri zgZA&Q*TMXBT+cI$o3eC`Sp}zrSAu^VxAf$xyBmw10oU$xyx$_oEEu zEOEaI=D*{9mZ97wX#f6xm!bS6?uWq~dC>m-{W6#@kNasbcOJBVf4|L8J`?xjU`{<~ z|NefRp}Z#U=fPZi(Ek1XK12CUtOqibqoDo!^mSdV5XXNvV| zhVrIZ&t@oh3fjM4?`9}}iuG`Ya;TvF`}J~$@~Bu(XDF8n+P`0KXDFYF^>~JIs-XS* z^?HW#s#wowD7T9Beuna^cpk`5juo_j|Gbc)JS(0jGL<?cYCdWGLT?=aCHMTtWNy z&np?qyW)8!L%CPb{{8b#hVrj?9?DP-7PNo=yp*9lES{$_l#2!J-#>3NY zVC=_aC?^cszu&J3^1|59$xv<>w12EkpTa z?8jv&r;Po&4CR%vpO>NBGWPp2lwZbvV1{zc*e}dbo*A@%zn_?)Tr>6?Gn8)z?ceW5 zW+>;3{mKmGok9Ee`?eDas|M}g?>BqcfA+8+ z9ptP*`}h0RLEaks*&gMtLHqan-5%wyu^%4futEFx`{f?xv9X`-Q7#*_f4|=z9K z?_q!51MT1M*9UoR?B{!w+s1ysNBM2k13b!cqh8=qo*T4(Ur+ET*A3dguQvqwZqWXH zJ;I}$H|iB0<-I}s_w@{qa^I+Tc$EJJ?cdi!Jj#KiUgA+69Q72Ba^a}Ac$5zZ?cdj9 zJj#iqUgJ?-9JGI5&+#ZXj(U$r`Ek^PJj#)yUgS}p9JGI5Px2^Nj(U?v`Et!AJndZ0%+cGL?!%Cm#^@9T*k<=Rni^eEpB+P|+ydX#fV zz0#w+J81vDp6OBU9raF+^6#Mi`+BHHIe64dJ<7v__V4Sd9_8XuZ}li258A)4$5wOl zFZ5cE^75el`+BZNxp~xkJ<89c9_&$$9`$06^7Nqn`+9Pat4F=rqkKJR|GpmWQO+Lq zYLD{vp#A%Lwnw>p)Vn>(--Gt=>){^d@KG=KD31@?zptlzl*>oG-J^UyX#c(*?@>-4 z^?Hx;`l#o7l-ozWKgjQ+AHbs=Kl%lNJU{vgJj(T>-yq2MqaPv2`J-RKqr5-*89d7U zqu(LO|DzwmBMt!iB?2A*`YAl(0-)a_-~*r^!y`@r`ZWSx0QxxsZUFi{JmLqSAH*Y$ z0QyA&o&fquJmLzV-z4A*pdZB}&H(yVJmL+YpT#5Y0Qy}#;t!x7#v={^`egzh0s3h? z;u4_WCg2mGAIBq30s3_UUIF@fJmMCh-zVS~pdZL1jsg0GJmMLkpU5Mw0s4&sz5!_e z{+bkU4$!aU5$^!~Oab=*{Z1b756}-4a1hWht*JujLUh z0sUM7Hv#=#9`O^<59T3P)I-0RM?3}elX=8dK)+eQS3p0SN1O%pt9is*KtEf+T|mE^ zNBjl!!v!1$^vij~V?aM$z-2(cokx5I^y3Ab2K4KB#A`r5U%+iZzn@3^2J{1Z#Bo5s zphr9h^b-bL2lN|y#CJeHV!(MozoJLH2lO*~#C<@&qeuJ)^g{+52=q&O#DhRTWx$0% zzokcf2=rqHoCx%5dc=!BKWD&=K)ju0E^z#PX z3iSI1TzT{Zd&IFozpzI<3-l9v#I-=balp4gKe9)h3-l`oybJU*d&Ip!zjMI9KtHrc z91QeJ2Rsb)Q+ve4K)-ds$3Q=Jz{x*tOu!*Y zzsSpY#3R8xO~56=yp2bE63pWSoD$6Ic*HBgJWs$a!Mu-0{1VIqdBicnypTsc6U-9@ zTocS2dBiutJW{|p!Mu`3yc5hb1>6(NJ9)%E0qx)KiF(9A0qx)KnR>)S!90~mTolY( z1$-3DV+EWP%xihXOTj!>z)iutSHMrfJeWru70inTJQd87c{qo_1MT1MIR|_d%%ge4 zS;4$oz+1sQn@8Lg%)5ESU%@oJTws%+m#27R=ju#Am@gUchO=yq-tA7R>W` z#BIU6Uobxe^MC=z1@nR)@mw%Z7;s%MZ|D)<1@njj=LPeM9`Rl<&lqrDFz@IQ{{{1q z0S5;2k^v6}^OPQOVK8s$5g!J$e_xXcI5C*l^oSROdCq_vgL%(@AA@<&fFpx>(SRp| zdD4I@gLzYr_%fJB4LCEHR}FYGm}m8fJA--GfIowISdTa~n3t{cXkO%LJ>t?}-ZtRV zfcEceavpJNFs~c%YB1015w`~Oz8>*wFc0hz#|HDl0nY~W#2#^NFmD|2Z7`4Q5$6W; z$^q{N^UNM`Z!qs1@NX~=?GXnD^U?ti2lLbc7YFm!-rX1TT|CTVd&J4Xymr9L!92G| z+#Jk%dn;bdkMS@M9&mIpFYXaf2lM0}adj|n9`JQAkM0p?2lMIyZwK@29&vXt@9q(Q z2lMa&hX?cW9`SfU`}Z|;`60-c zLH-c(sgPfWd^_YHA|Dg^smRww{xb5pk>8Gdf8;+TA0+uP$rnogRPxD^UzdEt%%k||9UZP#J_$_qwudM(+d3S%X;>} zEQM#lzy7R;?cWd9OZM*%>*@OUi}hCh`^S2m{{3XVM*se@o}YieS?|ri|Eve*KM$-I zI{`k5`0u~J282TR z|38WU9_~H-_i*pw&%?ckpZ6SpKHPiweQ@vL_rtx1&ja@!J|EnB_`GoM;q$}2hwlUT z9=;#kd-%R^@8SEyy@%@o_a3ef+87uNe!{(n`wRCT?l;_f_CI_c*uR7S2A>!9XW?hy^Td8O{0@BH*zbnV zfX^e`dw4$CXNAv<&oBEf@SX7aX5SUQGd}<9TEI2I_k&$4xMukNuxkm|6yGm)t>K#E z`^WAD+!K61*}Z~$hVSo-d+Fa(e81t|!}|{RJ_64G?L)L5;#{<#KEU-PsF$d2!}TYq zV{v^7>Uug~&^ZU!H})uI0xhU81w~j{S5jf)UTnw5%sTdJr4SLxLybSOCC*^^33;ZzdQ36b>EnosV~gzX!ybm-}tGSe`@^L%=@?x&0J~v&6)A$H_yD@ zd~fEjTh7k>TI-&fgKf&pQ2XqeZ?!kg{82~w*=_zS&(?Q-{8>%c?>@_Q%{+Ts_vvSc zd&19#dPkmpv-f9DlYRgA^m>2l>A3LH(~5BR>GOg0Pv0=u@pQ+~x1O{N|K*b}4*%+t zcZ?i=a%6PTlYz0yw?44(o6eDmH#&`zbDi|$D>rTR^v(Y8 z>o@);{PK-EntWsSrq5pg!ltv=A8r1hYxB4K`nCL)dDk9oO<$e2ZR+aZZ~N+%d)u#H z8Q$^p%YVJ&EtfCr1D88?e$f8t&Q-QK_59N7Q`;}SXV(`mhIb#m_>J9PyYNeU&Rv+j zw{+gyd+q%6z8{`@ec!EfziIsF?D+m$XTPxjKhIn~aP!QpgRfb?bI`WN4}I(OXAe!E zwhq5K{a=TT>6eat=G4eh^;GKUM^A1x7oGgF`MW31ALCE__}Ckczv1|g{l7bZ>~~Lm z+5b12&5xc;`Tym}(a)TE>4@R~=~t(%!_)px`_}34L$?3ZU$bT%yy^e8|2*>r|2L2C z|IyjsG;aBy=7;B|_g(WpUFrPnz32Q-`?U+-@IQHY_ZKg|XV-TB+dRKyPOb94-3RTC zodf>2eT)CCe|~v*$94ZIeD%uT`&VS%w)E9UTj%*#>DT?M^*`4hZ9eN?z0Y2sy-D`3 z=F9$7ef>s%__TkOU%8p~uXy9+8~v;QP3Hp}H~DwtJ^o$!*{!#%KkVP758s}rH2Qb# zw14+LcIW@`bS25K4-al#CJ5U=Eox59d73Ip!gAC}V?+8IsZ< zl_X_KB~mI%G-;F}_3wTE-|M?B@AdYEbDsO&d#$zEYki!mbKy3v;Z`sD_Q4HHEANBb zE`VGA={E@#ux)(;R6~z{3si>SIyb12OHeHn0WY9(mahqiDryQmE6WR2r3cj&3srVM zs7RU%s!kiKj{#M98LDw4_#ITH4b(%g`RQV=&%rV${B!&-gho5W0TgN~l|ZOla{N ztI)yMvZ0c%$3kpgHHPH&rG&hAc_>8mrF6*t7bC%$y_bWZJ!b@qJl77k=-~>^?7kn= z^DH(<^qF4J!7kpQ+^0=}ub+emNF4tBqVL5A*1nU?bA5H1YkZRKTl@4j@%YFzRUGrVx9?be zs)N7UK5 zKff{Vrf?(CE#kVATko}6SEXxuuCZ5N937~2KdMnX<&u6S-sS7%B`$j|pLZ^-QF7+2 zsdKWuwA1NUb^DQJ)fPvX7hgK|RoOdgRSh|uu5@$YtQ@g-uJE>RDgSP#Snh3?e&L(# zRGFu(L)j;rmQrUMmC^z0ypqG#b4s2a_A53%++Wmm$f#)Rp}N9L2iFwJ9?UwQbAa!> zzyU@9+iK+8kNtM%9QJpeePX%ithVLtGnEz_&xl)8oQ^eLefrnF)A=_0#PT1QW#lQF z3FT#(CgpON&dYV#n~>9H!k?pTl8~KYERa2El$v$eNF=M?F#D8*;mT7igQAmf^w*!% z)W4dUyGJ{7Qm-|`Qg468rQL(+^LP8CyX@jfZ_rISA*L&N!f$6yTC0w3nv_m&YVZ!P z)Q;`ksjIf zCi2~CzewrTYLQMd6A?wybrD0W*b%E&?T&Dg5{Ni2*%SV5<(Y8FmG0rT66)c3D|o_R zEbj_ivb-S7e3^e(s`#$3b}_NAxnf`0x=Zh|*`hh@x+Q+>vBgGg<;AjWcM&dj(V~7< zzwj;AQsI2ozJ)X^LCB7Ee}N8b<^nm^Cc*ivV*;ae>HI!=U|tiwblyeUls|`#@9Q;k0LF=BSY(QFQX~0Mf7FP`Sj;mytLFTF8Tlm2c0r= z2Hi~5-wayy9|!IJmy13(#Y^}8nNKhHvxwe3xs0YKWa!#)MS5gx3oSjSM<4oaNuL;X zrdxgm(wx6yX^o#bwC|6LblLYN`t7$qTI|~>ZT59O>-dNq>)sa~*5A)|EVa)x%llJ4 ztK{P?*4q#LEb$LqY>Q!8cFK?uyXCzfo9BHFTYK;xoAK@|yY{VE*w2AoVe1F{!`%7{ z!iwK?g$=&u3734W9&Yo>Jv_JXO!$kJJ>jA+1tRvp*d3AC%Z_;Vye>lI`9y?8k6L7A zw_jw>vzkcJXQPn^yEaDUJ`IU_{iHrh@(EY8)8jqSC7r3!Umm@PR(>QM6WHM$bF=+s z3}^e?SiLr@*yPrd*q)ZjScw*cIG2a{aTg!_jGJuMi`Qw+k59Tk7T?=sd|alfc7D>(EzV^1TQ14*_3g=hH&s#;Z|0;# z)N!Xizu}dtaHBUh;<|2H@3opVrE8KWVy~v07^vk)*QoVLProvl{`KmW}oV-63No4O3gZ5DUi)snUL*V!JpGoo{*zhJ})=@ zLQ?KjnNXfXSw>zB>FNBulGUf@lvJGdE8cjfzv%WEqoO@$>k7Nht|_!Tmvw&R z9N&3H0i%Eq{w?dg-MKaJH+6-3&KkjI_7`nD<5ye(U%mQtUdd_rZesZ@r5W(uh4QA# zlHk?mAj|#7ID27PRR>Si#s)HA8t=CezN%| z+-5%9szICt+;C4z3EZ|7-1^*DPN;yJ?cPug(lN?V8DAcyLY3@+YT=5OgvxpSBm}Bx zW7NT}QK+gKs4hRKGPOvHo(ZVBI;cK2RN-!@Mu7-XsLU5H&p?&BL$#_y)$)W7zV3o5 zE`VzGhpOHM)h!lQ`}QkT`#q@o9H@Rj=mI0?23hC|F19#y$lDLMpj+~xYiQ^mJLn=E z=q5Sns`)IlucOdqeb8-9&~+D~`*NTQW1$-Zp(~xCJ1wD0^`Kj~K-Vfl_sT#QFN1Dg z1YJEJx|c`r>N!PDKj4(o1mUaAK+k1zz-ee zq-F)AeWeDaKhL`LaF{x@R?kt^mDOrMYj2f8NkjzW1ktv;TZTXd{n}1B;-n*yFwy&E6H>qD^K3Oz# z!JmCOOb>zk3(PlB%*x&bq13n5%qstV3;$YZG9z9s6&_9%XYN?oFI<>8!Qc`qT9k04 zi_zEPF7kV-k}-5dd9kK-EJLGqY;j|(9pn4Mx+S0JO^j9fY|+Kq^BE&bx=X9t211Xr z=ZZy=;NZLK`e$dYxCz&eA*r3%{rB@4v>ILa}zgxYwm^Uc=?pfK>rA>h| zt8C?j!oveUZdkr%wX#;Ar{Rk=(N`w|u1#jHeI;@!U{Zabe6OKffZZIyb@JAd0n40Q z)rBE<0!QZB7+j@uBKd zsZ5pHc%G}`SnA*Ijp1we9aDN4ziAgtO^@WY)H~PadSChSU7d6GHgDNw1)J|Z?Dz7z zX0Gu!FwE=eZJsSB1th%+lxnv`q~7*iJJ)$@6^FIwmE9tm3#=zSGCnnGW*4V>h=2Fd z+C8w|bMM#|tUbA5+)d^7s_kMbiEf`xb!@khm2xv~4c^hQ zpw{(r3Rhe4NJD+ZRh ze6g6no0WUsSy}kf?h*?n=NvIhy&LoEoHE=d^`15DbV{6+yJtD8{m743n)=r@ERJlL z@kamg#@LPuj@ijTagG3)Abua*^J0#nYOt(+b}qk&5l^~L6w!#nmcl>YoclbH@x%f5swfH^o zd*S!Q?~Sj4uZ6FPuZ`~k-wVDcd~f(3@x9`E#`liTfX{-@gwIBv5uO#F8J```0M7!? z1kVP~2+s=749^bF5YH0N6wemV7|$Bd9M2x_0Ph0t1n&m#2=5B-4DSx_5bqN26z>-A z81EYI9Pb`$0BZqj0&4?n1ZxFr25Sdv2x|#z3Tq2%3~LQ*4r>o<5Ni=@5^ED{6l)c0 z7Hb!47;7188fzPC9BUnG9%~83VREC40{cG4to!K z5PK1O5_=PS6nhnW7JCiu0kHuw0_D4!I6F54jIH5V;UJ5xEgL61fsN6S)&P6uA^R6}c5T7P%HV7r7TX7`YfZ z8Mzrb8o3%d8@U@f9Jw4h9l0Gj9=RSlAGsejK;T!^fB5Iu{qBG9?^pMno5IiE_O$m8 ze*Kc31%L4Sof+IciQoU>KY9XRFHE|29AE$X!I3e1Kep$j$MF3*{yX#=-|uD56QlV4 zxBqVWh0imQ!TAfH?}4etPki3fYkhy<^SeuxeaG_<+w%4sp3kX3v2S=@PrA*%;`!BD zA0NT+hYUIYuD#QHV4Df$xYnH8}A z1=e>_bY?Hs`Ze@Ru6Pp}_#IGrA2e{wdKbYj2e{`&F=`}a+T@+0i$oC|>+*xz{@ zZ?$@yOV%w+ZpdZKg~U;#KQPpL>X3>pJTj5zlrB@;4&BJ$qwy7x6Ap zr?>&}Pj2hj9mGScR^2;@kB@(5+(x|Ib$RF(;-|Ba`YpuMe*XA+#8=0{zMF`*S#K0? zBK|7ejHp9Aez5iV4a8?5M}-@R*A+?;*Ac(B7x!L6JokE_bPe&nJ0tcg;{6h#fm+1> zM_V*%kq@$#q+daP5G?w78Tq2+!=B5?A9e$UHOME(Z5Vg~;DN-_{f&pF3w|okxEEEWvjk`Tj^GqX79|@xjPB)Bt5)?9QPE zQ2y0*7B#?%S9{K)257!;`wVJ;FuRRsPy?L#TX7mSfPdKP)2IRTzn{)W4RB0fEFU$1 zVroVnYJiR=p*++8X&;kvQ3KrmH!l}8Ksr}K4(c7#zx+9<0hB)`WTOV~Y8A*v4WM;C zH48OBkH1J3Y5;ew>{F-#)^e^qg&JT-L(xgp0I!+rPof4`z42-$YJlxuwKGuz>?>-` zKn=jO-JgLP;FZ{5I%8Jq?IHjCG4UnZOc>*;+6n{+`Y5;}Lx@o8Z z^16CcQ3Jev;FXFRfb$`DDrx|(?wl0V03W}rq@V`4EY_Zk8o=J%B^foq=X}m&)BuK4 z`AMh&g59zrC-dV`11K!ii$@K>RrWIuHGqO$ejI9mP&I=%)BxAkPR61J zxTIYYiyB~kuvIK-fM1X2#-avjFuoas8o=tCcMNKPfXmV`r~w}5zlcT+AXSwbjT&IZ z(4J`200BF>qEQ1pYpIVy4e%)>BnmaaVY7`Hfn%HZv8CO05gkju}}lJEzM`4 z1}MHqvrq%fDzRgs2DsO#!y+0$RE~ujAir=v3pId-$0&^&K;NT}Mh!5hsEI}mP_gtP zjT*qKIfq6KKv%`mr~&w&1k$JhwktZ*r~&kwEosyM2HAQvY5yC5Lr~wKBIB3)W!#Oi()Bx~58vlWR zMh$>}j~W0!A2k4eJ!$~_ey9QP`=bWH*Fz0}ua6o4-w$d4e1E6`@cp6&!1s?D0G|gn z06rgT0DNB50Qmf<0q{If1K|0f2Eg+|4S?r|8UW7|HNYk~U!novyio(-`J)EF`#=qV z_k$V$?+Y~m-XCfJyie2sc)zFt@V-$4;QgZpz}S*f*x#rDu-{Pw zVE>~AKs-PVfcStK0PzAf0OAK~0K^m20EjQB0T6Fc10epO20%PQ4S@KB8UXPMH2~rl zY5>GD)BuQYr~we~Py-39=@ftM%;x}pl#B0g!J{10esP20%VS4S@WF8UXnUH30G#Y5?Rj)BwnDr~#1gPy-pfoFnegJ*y;gLi~?g?EN`hj)l~iFb;3i+7B7jdzZBk2Qd`fHi@&fi;4)f;EG+gEfS; zgf)e=g*Aq?hBb$^hc$?`h&73|i8YF~iZzS1i#3e3j5Uq5jWv$7jx~?9k3E3BfIWe| zfjxq~f<1%1gFS@3ggu45g*}G7hCPS9hdqeBh&_qDi9L$Fiam?Hi#?3Jj6IFLjXjRN zjy;dPj~IYhfS7>TfEa;TftZ2Vff#~Vf|!EXf*6BXgP4QZgBXNZgqVcbgcyZbg_wod zg&2ldhM0!fh8TxfhnR=hhZu-hh?t1jh!}}jiI|Dli5QAlikOPniWrMni0xj~swpfSiEbfE=II5IGUK5jhgM z5;+sO6FC&Q6gd^S6*(5U7C9HW7daTY7&#fa895rc8aW%e8#x@g9624i9XTGk9yuR> z0)RU>xCeu~D7X)TI~lkafx8K~9fZH5$KR9V@2c_l#rQj0{Jkmu?h@4l{tgd+kA}a? z!rv$1?{x6@D)_q%kQbV$FaF!}{cqp)e|ul#@9=Z}w+E;B-#+Gldy(*W_5b^N+!ed| z-@e}eJ|F*%#?SfR_nY45`rqr_{QnIHC3p%4_(+Ej+a!Q79jGVTtlkL*%Cq_lbNQ+_;+ zR3X``s;B18zCmr7T}yew=Ej-XRn(K&3AGWnIgaw4rLuYRs5ag#Y6fh0D9=fy z9Ooob8FS*OX0nIHrsU@`DeJjGR5EOWG|cs)e$92IWcZw@{jePp$9IUTO&CZ=r_C-j)(&Fi)PM=E+c1WQS`hB|Kl4(w#q_3W9Bu()qKfm-DBX z^8`kjTCjm~OkkLKPGEr9CGdhd8@5t53AQs`1@AL+1aC9j$<9|bQ)xjd(_z6mW;)sb zI>8)Ykic9c6v;dU8!ZV!0nA%Mp3Lt;PE1MIa@n`gf*G~Yh*`T(m-&J0h^a9Rgx4`C zVQFS1*%w>L6k5c`)LAr(=?@z+MT@>MdKL{a=7_vvXu#HtyGSb|Po#m-A##nu0h=_+ ziwhYJi*p$1i_;iQWWS7N$Sv__99ZJUh=+}vx+Rv3ktK$V6{6c2Ca{IW7FA$Wi%K!x ziY{R+g3TP=rJRhwrQ@N+OTUCZC;MpKp&DYXq3&XLLUYM(T50GE@%&Il@w8Ao*y>3Y zXN2Ar_YVCfek61iZ2FilGYpMdrX5Ma)x4Oz|=T1Ix+K8EnGconjB zMQ4ZyYzgJ9xEj*2qAX;FL|%v@Y!2BqUp)flV>n@CPlMZp24%<;2Q|r@3>qc- zbiqO9tB(dnuC@xQA-i?zLBg_fK|5rZ1o^^N)LGf_z{j#ffgEz(fl9C`Wh-|%Fj?+= z;4Qfmfg@!9&L_}tja?vPjY;4IvWvGaaPC_1K=rkJfiAFRmAQ5};QrcY0l(Ka21vu^ z)js(%0papV0oC%%fPS*CXBD8iPB*|~ok~Cs+1(Qem|XYQUsmCxza?yKMJe3#uTiM> zf2)x1F9e%h+t!Epd#!i&&s}fk-%9rT*7?gRF7>xmuo4w+<;NIdKueV#idkSoQ?x_KrbHTyljX*PR^YgKscf~`CsErv&)mc7RV zEj^D>vhyh7p}%d)Jz(2_`x&zTSm{2#E!|y8JJj6>Hu{3Kcexj6%e!}I3%O5_y~sW{ zP$Q7_#kM^BMm%Qr5c zb?>??+EwJD1zU(NyF6V|cbU4}*rn<+NOmx%oHy=%?QFZd!8w-fW5zhY-0kMft!Lz{ z02_>!dcw{uz28p7de5CY$)0AOlhhuzll~qDCqLM9%-tjFbZ^gGr;$CMkBGqbqo#h< z5oi6>BT4#xM{3C~=cXgP2BJq44gNUphb>8#LA_(KLB8W71GeKh+40nI++`^3=w-;` zm`V0Mn;qU8mN?8eigQqf4a>tu1`ZKM@(yK2^BkU#JaZzlvrof1VxOpW>Avy99c2Hs=CG)F>R~N&@57F;Q5tJ5f4IVY?%^lq z!-vMnUTVQ1ZHur&P8K$Y;>nKc(nC)z#t)8LbRAp<+o;->$p@V*Jr2fM?m1XNc2~I% zj#&;I5Ziz2fEH}6I_wWR5WV00K-qrf107_i^^=u|RkPJ*s{*UTpk~UGyK<2 zWY@I=KC=wIA{xFD_g=N&JBjTdI51|(4V$sD@G5)Y)jZ%;lgU2pGRrP_H{%DNS}cVP z+O6;|ZQ$L8!MiRXd$Qy3Bv0UpD&Wa*XVwv(R12P1)Vzl5&vw8`l){Nbz{%h)tvZ~P z@VX?KUA_J zR5Y)_CfHQAfGYQcYEOl#uOj=uBKn_?j6g@+gU-NRU_a;-edrjeJ$Ym=xDz_57&?jt zorOEX3eaiXdT!8lF=Ssj7CO-uI&$OgDY82}2%UNZIyMzL7x##@ppzHvx(i+XhU^rd zf=>5>j^C+k0*clhP#^}-pa4+eHrX}a14tpUQwUH)0k*L907Z@fny>&>vdIqe1Rza2 zAWi`w5AGuy0}`#;u^&*$m+U4N08)hjVi|AmBYVmdfMgwjXa#_5xU*~oNGGM84yad2 z_Lt895(WSw>TeT)jqvq=l6rua_JEoUve&!|kW^f&8Bn#K>^PqSr1b#A-LAP4w#lsl zg#!SMlK_>A$?mfTAhp2O@1Ab~xp5CV9+2Dy5M6nTE7^(e1*ES4#18}H$NgwIjR~(Q zV1!4&47e*D2uz_5jIn%kB-xw32TXDj7{v{k1$U^0)CGZUWPo+H0{iR(7IFnPVgoB> zlHKZ3U@9gsmdVC%WY79HFxdlOv}|BD+_}~Urdy~M3#^w<_OIiC39W$<6;(&cE_N3% zWf3rD2rwt^WiMCp1vZTVR?Q_l+RnhV>cF^s8@`f#?Mh%`HZZc8@;0)&JqAqu02n(P zm>c)FwSdV5m0Ez+Uz45gNML$PV0<~nbuiUz0~KHfYQPy(K?vFP7FwSVYM~lb!#%S1 zZ3#+3R^hMznnK^+%Qv;>OBl8|q+bG#X4+JH*3l!aA zX=SpLUJFVu8Wf-9Di5-s{u`8F6DYzAP=>gxt_DhxN9r-C#y4bd-5->s4k$`t$tB>d zkOq~x0o0~8s7@oY&;A3H=p9g`DWFVow_OpG>I{i8P_0+Vp1TJq*{z^x`B!`-JMU$n zbVES#>Ma)s_l7K}U{z4V+MtRJ$u9h=Wk*0QdxL6bfO?Jr6`clZIv-SZDcOB>*9eM&J_)THjvxKSd5b+1>he=R| z&lRRZFX9zQhDp&HCPw+WY~mYehDkC5CQ3(`EYU+SV@?)Kn|UyGo+W;QjWCIF^OnO@ zT1C7Co-nCyfr)kQ?0VueD1=GY4<=e|o`=M9&Dt<-0 z2>LK7i*mh#srfzeC4|8wZ2}YZa?UTrqi_u-?P!>|&1d~2euZx^iPytKejFxq^e(LC zn1pHl|EG5JF<8SSkJJ3*|E7DK@^RY7sULrS(F*$wS@7WkALw=9gpba@f2n-)?%J7>E@o;?jx|FK@DojOwolpE6E5FX7zKu*V>qkbJ=aWuMtm4*84(+%ljP0#`kH&U-ER2W}F-JXZQ@d z5wD5Bpe5tgJ3~hKyY0kxqW?~TvGko3WBBb7;z5ae%gHc*J07~~?UzvWqcjY3ho%g) zhT0C?A>NdK{iUI8{rRCe{b|IfvbmoTI;Y<|^!b}3#Iq9k#xPX(jdtjwH>$+HQuA6o zH2k$-sOf7i;$`{%>SM_5SFb{nUv&~+i^8j`A^-ZyLfZQBh{wgfFFa&RUqA?7-%;Xs zDSc@a67o_zWY5bD#QXB$#gdR~FXo2CyqF3`AB^maH^F1QkAv^`HWE*ab8k`b#@tNmI#>6Z0zDGIuN{>`s@j|aa~J@&t`4cc;M92p}^Ls-GS)2 z@pyVUQ1j{eK!K+xi2tVQiBBN=iCy5{Cnm&;^Yih#z{bbof$5L=h%ZO&@o>QG$Ik+K zIva^cC#3UCfPQCEfOsd9_;qeQvIXp#3bYFR@3KtCRS^=*9E>znbg$rrsrn;+)-@;{96ef_|f z_=LhA==oYaQ1O+0u!4Ao+L}jw@|$1#_%uKCLI2R==6s)z_hWtP?)wohk^TMMJ}UQ> zeP-VmC%&Tcrf|^=&T#4Uk=e@1RmfVv$_Nh^jc#l#W z2fU9ows>!9tRX(6*LNemtM7VxN8Pm~o}_hmWxYA>F7STZFyV#%q|kkQM=N5kBuA9}3V&akFyy5Hi{Q7>kitC!h zFJ*O|*KPgvFRonIAG@M=s_I&{Yt%KC>%nVBh>vRaH3iqct3s}qu8ti=PnFHp+ecNe z798cf8bkb5S8GjaygDD)C@7 zU7m8zz5LqQ?{b4P`mt7Cj&UBZadYmdF(Te9W{t43dChMp`I_fW=+o-Gl;>1^iR~17 z$$@ybHeHf+61X(iX{h@15%h0mR97AGtWG_mTkS`@T%#8^9cjBLdgT1YKaS|@GQU{w zxb9-UBlkr%@pxUS(s4|zl6G{e;vs&o#Z}D?Un@%-nk(ao_ba&4z`?Xq-eFDUJmLd; zS_saS?SGUD5`S1hd8Zw-{Gy#jc?$80%_%pr8@QloS9d{> z_{O|0blB=$sI-;5kVrga&&mvKtIFhUW6Su7pKNQ{Lz~5AB{ttnV~Dq`uvFKERVr%q!sLU#g&qfu3-=K3 z8c!kj!GZGw2kOt?I)Fa5fb&5IOwXGiP<lJZ(b-pRDc{G+Ui6D6qocS6CGswo)zF zY$a46LcDG*=Q{QmpDWuRc`lmx-Zal??H4;IwtxKWm?e7PE}gBgOg;-g0XXYK{BW{o zmsxV39k+OU=BWjG@ygqv+@$G%fdScX>Rc3TC zD}s3Ve6v)I_GQgCQq6jAhtW*09 z-knr5xObA5c>ZEf*6O>ROwupY|I8fO)0KH|4|)N!GX3^2GWGY^WJ(cV z;Hu0{z1f+?dLJ@a#3NXlp`e$V!L8??@p3o%1vN5acQ4Pd-OZ7)k$4B2(+78zrQg_< zl%Bc^eS{Y2TDvx_9)_tyJS3=Tleh zh)bQ^j^0G`)Pn7sQ$w~(q#6^S;-{1e?aq`A?JFq-+UQvfOEJ=RNs-bvN*UjV{zb8r zGut>)0=5k$>k}_yP4cK#cJc!)c5$_iCmUg$aS1lM?hd2PG^gzDd1=d+N#wC)LFg+=z$r z%W)y~?&E`-ZXdt83H_95$E`Opjw@|)I?heJmFmY!H%c96Zk%`Ag!nA`+z=nHx;)-ml{a3Icrjnab*VgvD^jV63sFH|W?bBI z75}*J8*Jn5Za|Ob#yIBSYOzKyX|d=w)`{GFvSt?M&la@U8)coDCsb&Sw@{g}53 zn__Ad(D%78#!_KsjI6>)^yE79fIf)MSyvnFv92ImllVbd(f#tC(be*YqQm9U8>${H zEx$VY_u56#_t&CN^hcD-+Wsi@wU46a63=LP)P*%UQH(Y5QHI1ndNgW8ZhzD*x!qC8 za_A+MiBggiiQs(OT))Y=FhsbvvelIUCIi13&E8LlHa7%ogatPjI4t*i?VUs)M$ zM*OTN!hc9ahu@J12~UwgZ>vqXqJ(Mq42hlL9V^i1Dj)8#Vnz7Y6$``piRX19tZez0 zu#n~bVS2>>+8j2#tS+o}SyfonGW5cp3|qA5DDd4#aD#!{%75!R`=IV&{pV?{)=SLqvo< zM`RwmXAydE|FHZQ{b1=V`p6O@e%u~brSKybC48S{K)kuNtPcw-S+xs`SWyenr<=)= zT$sfAE)>nWC4`>cAl4xvZ`K;2qpa}-=-)lSN?%~ca#*0xQX*d7t*mxIHCB$`dX}po z`g$c^_(=LFE>%gfRd;9$)Y_(Q*(kAB~;bkO_{wC?=3v@r4hcGFe!I%#TN zD{Vl0z<20j{u}fa{ws6@KYD`8XbJv8dW7!`UB`$1;7ocyUm7jLmq`Dbi(cVKI(aUO zww}wN<%w_Dmu{ZpMQ6-$qaBHd*nyrg$A)g>JxFKsqMvvly^+_1=H@k|pUg&Yu`ca7 zdpo^lwiZ2?_>9%*LLN2Rk7om|O+3d6bRYLxx{Oyh){ zOuF;$OgbN2knVqH(VO9e_b(^?44jeYrnu>2Q#`cR)NFbl@k7t0i~sP^0e|>u9pa4^ zq+d@ipvxy0(xKq0+&#IN7MT>K-%W_o)!?+GCsxpg6Dw)4iBoDX+z@SeoKG&`hl+f z`jw6Zx2f6JKlIA49IS66ysUa~pdKGt#5yn{#*!V8Wc>zL>b)=PS!rL?Sax5wvepyN zw?3=&vl%Pv^8uC%@qZs>aeww^J^2*GIs=YY?@!Sz%}+@z{!f{#7vOR&`B=mX{8-7- z{aDKqCLZzotcxEWvFHyyEF%Z$|FMT)29tLM_?b}Iq)LZT_^S6RwtB4<6CahsVDJ*4ROPDS3rkjQR z>$eVT>vs*y0aveEKRax5e?r)t{*z(P!RcH4rYbD(OVh0pUN0-jey=n}7dOT_!0-iRwbA0nc_#ca{T8!6MXIC898Ch|Twn=`w2 zMml$!M{evs63I*a^bwK8&rU=JJu8URBi{PP$PZmlBd>Q2M#h0F`d}A#)Y>kQsHvwi zQLW&V&V9N&%H!$&D9xuwqXdZmK0d1INlp~|NqN*>;>CXy_49FmRO90xQR(2ac6z)h zTJ7=b=-H3eqkF)4UDA0dI;7JxTECMOEl&LU1<|)2)kY^jdJt_#y!#{3oR4P4bagC@ zDFoMcV8^Byy$=1Dr5)BWpTNm|vpqZ}u{|Tkw!Jh)iTL{;#XN0$8&lXe783-HZ@sqV zv0`n?v0qwu#@2%iJh{~)*1nY;tJ0bt%R@2%ZpN0jbjC7T24juDEiTbAKkmmvskp|6 z8{;y-LGJRReMo+Q zb^PLHzj*iwKztoI(v$9Aj<>(x60dTTXxUy1SnfIPP*KJ_UDtal?kh&<6cP;|7OBDUwx?me_KqEHUrS-9(=|m|O5Gap@iY zq>~C0f&*XumU!~KTdK+Z^~T9p zz?C0g&rY_f&rVjUuSw=5nFmA3)i*g(qHl_&93uG#Mk(AkT~d1M!cr>1(H~KFCB>?) zGex29QwkT!MUY6XxUo4k{Dyg|70F15OXa+AKK1$aTd5V01`u(5G}Y?5VA}fYYty($ zc7lCc)iq{X)U}go2T6`XN80RbpVIoS@|?H?NdmD~x1O-MYIQ>Os{aW-lCMyH;%e=K z6N$BhCmc!E!m{)QwVTt2uUMqlLkdCqm85jHD`n~1uQaDGAsGxD8BLd$XXIYi$nYb1 z4E`A_FQ;aV*HmV7K!QPG&4&zT&FoC`npK(dB&We9v-c7sv-(n2W-KHf*k0<&+;r(@ zrog2ICx;;Y;8wNa$&6~Zlb+SFCv{1d!@ZNE7vG(1yEyCAc}PiMUer2ee$o2Wx{Hic z+$7`S+Nmp5J*N_@#!fkrya&~+#Z~*VzE=8XHABL}>B@^)!Ihm^rj_5a){q>C_1P~g zjIu9RcxER;5`%L^dA3$XTefJ$m+T*q&d^dWpHon7ki#r@&#@p`5#>2^%G+`VE_}(U zgA|AK3ktbj7mRZCE_mfik_?He+-GH-xm9J~b7M)K#D=`BW&83Lm-**?hXjb0(%QVj z(w;n4>15skNQF=--I6a*YMuX~gwAh-q=>wdhWy}?cll-|+@}>t{)FD?cg1d}>x&ak zpMpdQzv9l*#>GERuPI)1hMVM4Se>aW3O$oqly}C5WK_I8BUi+Imb*yy>>Egsxr~tTD;17(dHXD0Xh(yym%jNUg{^A9*g|eDOKc^DXBTNT!8Q!BBx}!QBF@ zg43{#$bf%Z!Jky&zY3A83kCR0Q}~Ji_)5&ZsE6+~a9->jPvJNuV|2l*T!L3ihFA3< zc^GdBW#Qd$pOq_m3ke#x;a%pzyA6eRZAEf2xZz3Gz!Mq6lVN7YDR|O)c;a`(dL%zX z0ZzgUP9zvk2D3C8;iNv4Si`ApA-Ng{;3QdaqJ?m>n6dG_)E`cJADsFIlD82HH&F#Q z@~o^15d8O(aB#>l7 zl`^1Ot)XhQNY2N3sN^=N=+TS!AgQDXsyr5|-3_YVkmP?1RWCRx03ERjIs>ynVxd#2 zp<{Y4*^pcidFUi_=qM(17G{KWK&Oq@q(ayEle`c==)_#;$fnC2Bs*jYbn15KSU2cg z%n_-FP9DCp8M=BI$rN#fPEUl6zgk-k8>uOP0{(yoR)7jyN!G|EK#IPrp8z#FAcds{ zP~;?_2@_Doo@9`40n)4o#IXY8!90=*K%(c@&jTvOk!%txK&o&+tcn{FB&UQ6kW2v( z%?gkWGfOG~>3Zv20QHPWe#s#~!e~Im>YGE52-6NISp#U94XDW`xh7WtN&D+n0ae9G z#)%^!Z89M4jayeCO(q{uI2zE{6HwWlWS=wuQjgr`Pg)AdjX5YjfaH0A=q-2BNG6ID zAiXglekdS6=A%4q;7a5GMpy^TfLSR~z!cTM7_aXJk=&F`z$8b2QBr|fFhk{2;}>9? zZeX3;z&<6wLTSK83}7WElC5F}OvM7mDsP%ca#m&olc@ls*#om-=1Ltf-N*ZWz!hD{{*r4W=vSI5j4&POAV4D7Bq5+o zFdL?)QytXGYEUhUNKQ;TD49l3G(R6df~28(P&wtGc5*=V#FP9O0Z>Akpoly`8DW-8 zD=4L@ry`)5xJj-|94M*lpr}4{HIj@OJy2Rfpty>kMUcE1UQl8iL6JFwGRp*ob{~}5 zSodO3ZM-ChCJL0?6;O2Vds;{)jV>s?08o5|&yz_$&1_JD8$l5|gEGXdn){#>$9mU- zYFtKgYhpl2UIRt>;l&^%EA@cNd*`O7=D=+V8IxlFS=ZP`crucxztwLwZvesNiN$!*!sFt4J2k^EW3!Ehm6#W`lb6 z2NmrKYT6o9wHe9Cu?3}_0*bp~K!)VytO6x&4vIVqlsRVS48I)&wcZP=y@TZFl!KCg z^{xt3eId!z@d2fO4ix{>L5k$-Y=lX`1tx+lm<%v$XX?EUObZ$?H7JqXod%dBehrDh zR51^x3odpHOd8i<;`lWD5z?yqVG8MiY2*=1CHF}-k1$Lsx-hW>!sLQEJug0H!Zecv zQ%y9<>^TFI&XZ5xF!dZI`8_T$31z`V)cRSUWcjRzNy!c-rZkwGFxThz7fG0=#9*pg zL^6KrVbc0G!ogYzlNaXwM8YIi3lrIguWw2Ak0DHIG)!z4zqOJaphYmr?ShFe7$!T+ z1nT=<2Gd?4OnqlaKG1oX1iOEv!Bm(?vVuHdQp|^mvGXT`q$Y9QKSQtb^uJ= z#ee3KyrOw9iEF_`ehema%r1I1#R=2;|4;3hW0Vh*JWlhR|C{b{%ExIRr~d!)jU-0@ zQNOk;&4}p!M-4D(i2-hY&W>Ew)y*?+0ZborSMVt=Vw&#g&T0{SIW zU;m;0THl>Hf7Kr<{mkghwtbV-o42b;rULpZMMB3ZFX!VNr@hChbH()>o~FMk*AL&O z^OL%Je^Tj3&1dGpV%ObYa+{`pl!WlBGpo#tCksqf+D z4SiKY1$b;E*%jzt)d)TdUzg1*T#`q{w72nU-pitfKFuH*7wB`1Z%C#7u5_GJaW0W6 z*qkv(`dA!QvbT9UFKS^Yn<@{HpBv}Er1Fki&$Su|qS|tjNoEH6W~U0gsE4(`<~|vA zrD7Un_&7zKD5sYFeE;Q3`Dq@a9J}lIE^n};{CY?D%odqaQ7 zf2kFw{vObsFI6$0x~CmPvOm!O`_N_rG%!z}&c|Bv=>)T+X?#JI2ka$JN zh-~n?##qbCK{8v=x4qw|kTHDAVX@WI9EOZY`r=8+G)9(7({#R(yc2*55L~dknuJlSuyArmz$@+;Comt zDjF@t==%0n^yZf(jG%>!NTv+>%2%^F8S4$;=hNlmp&RUrm-^iQ68g*c`E-8Rh1=bs z@o^er&Zk>LO_SWk-nriitxd|E&J~ksEe+KOpCSIuIzQAPKvA6iDlPP-qaDezK|ecZ z0VDK~%3blX58k1gi++h;2e%39`zn%ogTD96yA4D6a-x=f*VYc*=~}ytQ&u(f&W7RX ze6owz#Y3I0>Mb{Q77V3*LzX|9$rV~JS2mqn<~8{-BtDvdMcM(_<6FOVMQ%}N$cau5 zlC^_=`=h*9L$YRftWXp$3z?feL*kuyUWlWdBFW@IU;eVe@Q_PtDH25&0z$Gc-;t29 zI~roR{>OCw*}N2^kTD^%mBIYlA+H$WE8qHU2=VQ|G@XlfoqtJ4RF<&h+AVWKevjx# zp4~qc{ClfE$pXSWfb#usf+JhHBz3lc(`7D?)JOit;EC;OBr^ze13dhTf<+24q>SdB z3RY@ulG>FT7kql;_jJBmtb<4JVM)tX-IdnCIUAx^?fhUIyg;jVI(IEmN;#ONvsl_= zl~k~s<}T>~A>m*z3q2AIG;ev2*Wk?v|XS`J7djedy_zk z1sA4s)x&bLo z9_z|4s|0vugp8v%O@cF== z&-tvk3Y}y5{u@<enc)MY6ImFXLr- zvL8oyw$g(}hM#BY1EtIdE`B@@$EI`g26MLgo%(L3?B*u#7d^pNe!Y5$U-(3&@_+ex zxvpP*WBd6wjC||$je4NILH$URuYZX%$>_qIj@HGnQ?&Q)hNTuUzJ*J^Z}1ND^%dz^ zPO`i(&tvO(J>Nr`Au4s*D!x*KMJmRu6}|=GT`K?O@ZDNC>T{(?QT1%YYoE>QtW^tb z9{L(Btr~yL^fvb_6Z-#Rtu|D_E|6Y zK#jLa+(*m)_jI0Lclozt{?|=5u8!_Kmhhap@s?5Jv5~K((>Z@HiZhQLo5j89hz9#u z)IX(7yXstzHGj7z*=3ktvOIR{vFkUlZW8N~Id&*x5CWD2k1cQ#A{l3xb3z#pc%S&_ zrY>#X;%$+CQe8{0#(Td0z3IHbzNtuW-RR|;o$EZkuPxT!?BiHNYl<(;03XKvSAYbx(qTkfG*VY|>X zaqp?=TtkaJ{T>fOziG0in>|*{64%Q7TH%pO?IKxnm?x8J!tl6km8V4w*?U-AeW2y& zq31ElKRTU*sGuw2vF@b)wxy@0+$-Aywh6u%a2Ne^W;!2HR=(0bT6KJznMS%hy+cYn zQ$5sOXO|Jlu)`c1Cg(19QN;pnnGSjPWs5qrCt`)%pM0H|&Qo01*5{@XWxPGZ{I1&@ z?U3#2ZN+ZOeilsUENaI2y6LD*ZZGcG?4^(mCiNPX+6twP3;ZTIcj>u^(+6`>Ac1XTEW$I?{A%7 ze}!B_9VB+Txs4sIbKOHS`!KiXjqvTGm-grF95N|5dQhu*Cxa1lR8;K8biSkQS(BqT zF7DL5nxk?w)!j?CGHS`uBjTr~b06d7-na}N_^cZ|aMvZ`!=hb_(lR>-wo?G4yPMV&6B=Zn+k2vPZI;qCr+p~SgTqk+nkv*r6 zem>$6EJCsoF(0WRs_Mw)P0spB%+w=QQAzsoj($g8HrGz)R<7jSbfi*_*P!vb=#f3U z6%C5*|2Y0Vu%BctV&0N&c)er#p<;u%Q~8b_`i~4&9$`D`D2z|%Tw3$$IKJrEWtgyC z+A%TF%TUUL$5B>0b2|SrGp*TSg8kl*N-A-X7MySNDm2bvMXD;vc*LBil`;kn&c`B* z_}|Gpl(v@{MWoJiIJ@G>bYABAJMH%QIV+9bwJYsUHt#mpt4^|481^EWk(e7bcErSf z`K)^5C&h~PZd31!?OzJoYklM+*^-zqb#YOro!x0GlMu0scIRAJCVWCEcKcQpP3LZA zbeh-=`~Nb@$x^ht%_p{(u}{!$_Kp@L+NNy& zKc3D6ys2vY;;fj8{AspL$mE=?sCf44^r!wi_Fr;dU_$fsI~?7{z}Lgq|9#$Pbzs+BYc~CKNBN)4cl}2# z8g#?sjd%U9x3_-gCg*NF(Aej$%`eU#G~tNzt{ZYT4f?3p>5(tomH7L7(5GMBHnQz= z=U~t0OGgf|cn6zLJv{P-9{1>Hcyf+c<)4>~to`T9gU6r98u{eK{~3JQ``_I;z3}wk z=ZW?YY`D|3^V%V;g){G5J9X@k=XM0{eEpJzf1fjY&!MtA$KAJoNcG^;BmR5x^pLH) z4vhGDe7SyhDCdW1^@~T8)r|G~w~Qa5E?(eo{rct+I}g14_qn87&N7d9zPj5#_QIpX za|gMGcJ+u2-#Xf>pGC@fWGjA}GW?Yxp`q>C;Nk!4vw7%;O_vX!SeW?x9Me6AP7F&t zSu$+vgm;F$aO2g(*8gwAuvOoV)Xz5Md^5i0@Aw`+!_V?NoO#AMXuKA$$!qf-ych2& z&qL)}xF)WRYvfwFW_eC3pM}rFXX7*SS^3QJ{8a7*_k?@HJ>p(*&*ZtP+)M5$_m+Fi zz2=_F^Hy04)`YcTjaVzzOrFEaTC%3BEo;nLv*w)5#`$pU1@;7cgFV7tVb92OTiHwO zDfSk7jJ?L5<19DMn`1AsC)u0qQT8f(R-W_9US?0Tx7p+Db@seG|CLxECWsAUgjgYF zNzRn#+LBAjspM92EV-7PE6=+n7n768&E#luH91?JgG(+ar<2>s@#K1P zzC0h7T0l*pHc%s|71RuQZZ5TinnG=%#!zdhIr2PRY7sSw+C+__R#CI$IlI&{Y8thT z8b__8=E?JSsfE-;Y9lq0T1m~6=kiiZsj1XfYAm&unk&!ir500@sm;`AYBe=mp5sd` zr>0Zesqxf$YQ8+*7c2lK02_c2zzSdndG0S*0!#t60AqkPz#Q^CV6X_71Z)CE0jq#n zI3tjACBZUa8n6u*2do3;k>>}4g}_8$BQO$J3CtwV6$VRzslZlXEU*@sOP)6j76X%k z&A@12H87hzhZrmerUTo7@xXduK6ySdSP)DIHUuMr6~T=1++wgKm=bIW#sq7EIpulA zU{NqB*c6NkRt2-lbB@8XU|O&(7#FMy=9T9kgN4DwU}G>cSQ*SL&qW4HgQ>yRU~I59 zm|LEg3>F8IgU!L{V0AFNJVzNU52gp(gYm)oV1BSa=Zn${&=b%b&?C?*&@;$$m+2+w zDd;WeG3YhuIplfF^dj^m^d|Hu^eXf$@|kFGf#BZ$^(suSU-%&w-|wqo<>{qsODyqvw<7L(>b= z6Ve;fBho9`ttO)pJPO>a$)O|MPQEzhf_7pEtuH>XFZSEpx} z=UCIr)6>)2)8o_Y)AP&ot>FUT1mFhX2;d6f4CJ}ja0zeA>y4@xb-K`N;FR;ez0V;D+Fc;ELdkj=~Ja4!tI4QU(I4Za*I4gP1H(VB+7Tgvb7hD&dmpuO)E(}f#ZVZkLt_;ph zo(m3_2B!wM2FC{12ImI%#(Btaad2{Qb8vKUb#Qj_9C5fjI6b&MI6k;OI6ry5I9wo{ zAlx7vAzUGxA>1M7FvBInDZ(wnF~T*%Im+|M;UaZTQgD-SlyH@Bmhzl(xJ)=rxJ@`t zxK21vd44%uD4ZzVC>$wVDV!=QoMR1_45tjY495)D4CgG*Q-_O& zlZKmyqlT-7vzF(q!)3#1!)?QH!*#=X%k$Ua!r{c>#^K1}%HhoAx$JQ1aO!aDaO`mH zaPDyLoW~6p4<`>d4@VDI4`(mWafi!?(}&xK    {q^OxtlqXnP|pbelApcSAQ$aCM( z63`UT7SI^b8qgf%dGKfvXcA}>XcTA_XclM}oGXr&fu@1BfyRN>f#xC4k4FnZ6G0n6 zBS9-cGm+=Yqots!psk>>ptYd6puKROIa&;w4B8AD4O$JFjXZ}QEeA~pZ3m49tq09V zo==Y!geHVGghqr`gk~hqtw&2jQ$kxpV?t{}b3%LKymeiR5}Fj+6dDy;6`GYi=N>H! zO$%)cjSH;{%}bttj~0d|hBk&qhE|4VCeOu3OG8sbTSH?*YeRFB=jEftp~<1mq0yn$ zq1mC`ac(?X9-1E79vUB7ADW*$Umq`aiB$&PiCb^56gC^9&#C{U4uiSyAr)_`Gs{!hOr1 z|AYHcJb3aS+@Jm>|N4Xb#W{`Kzu@YQGu+R4BVRhh{q1x1V`sSEa^AwOO(kbokM$3K z{X6S3p!(I{SuZ(5n8qPUl#|K)#w!~-DbT{K@Kp0N=5SerEJNAmOX zm#TgwU&}cdbI<$W2lDxrdsqKJe&6!^eLs-z<$R1m)#e|l2j*G-IYE8c{P8m z#%~Sk3F=8pBIgA4<-vi8wj8IP zP5CQ$oci|TgaOB?cXIwl=e;MsqaHr?^^WhTkHN9?zN22sxg5Vfa^82;(+P&(I;pRX zOLlisZ{@s>KzpE*dVIaVXD9XflT-iumU=DccoeIvzonihJMa6J`aWhw^|#b}Ip5=t zKlXnE9w^?v{u}T?>4XX2fEVQ4kJH_@Z@?4B-u&`w@I~^8m%avX$ax^YTye|S;E@Y+ z%f1Gm%=!MiW8f7zCuHB2xyQgW@2wep41ANh;M`;29XUT_!o=N2!9$xLT5=S8bmK#J z9|bSTxgxu#{&fUAwI%f75%AU7tJWR?Z^?Nh&%Ar}5%AcX-(?;FpH0vC>?`mZ=iY+f zei_y96?pFTWjB5WzU%v5@mJtIIiDnQ!?q6aVB>;W9pJ-j_7Cg;FLI79b4w;nKKUhh z^5niZzXV_2f63x6!JBfP$(aB4{1QC+>*&7@>-cp4hljzdoXZP-y*d8iVesteoBAFG z-@dXh`!IM{&Ofo7*z^T>xMIfCFTlqO+&6y#UY2uF8pa&|96W8c?f4vgZGCgz=iqHQ zFJ;Q*7kmyL@BX#>5cu4*GkyrXF6XFp4y!u^p8w#o>OCuN|bnSoHqfgY+A69?S4k=O3gWxvH=`Nq^$1 zjwk6?l;N&1@yjTuS$9XY>c!lLItr60QC@RU#KkA_{|?^F6EIoD-m z*YN}NQ+N8`I6!~3WAB0k^jmV?%f{^&AD|z*vHE}e>CZ;RKG;vcCg;HPI5vJi{oH4b z>VEpW^Ut>Jr{CjzX6D0eeDsz7&<}Q2&G--f;o%={{}275oEu|)?AK4|CvUj*txxDL zhn~CQ6Z%a#PsV=ypP$f=?mb`?r%``8`TlngeoVhA=gh3xJN0Aw+3J0_d`y4))nWI? z^t*EY%*2A&NA$xFRxkdD{&>-tQ6JGS%egcUd~E!Pe){sl0}1-;Ywz5cpx>7BYHl_4 zOVE!G9V1Tq5dHbv@1EF4zs|YU%(3ZwanU~d`4=v{dmsJ%_b*+xkA7dyx3PY>|3mnI zlXV+Egdb?gn(`rh0q0;d_h!;q*N5;4e^mVV0sKPmBiaY>4RRjN|E7-q06rpo$CV$z zPjp{l`2fB`&dIqaXVd%e8Iw)Z-iP0qY8vo9e21K$^N9PG_uxYsu6*k~_>p;oR=x*c zBIoLyeDUh{;8XnH@G*xSw@50x}IXu20 zAHD;hv*)Acci?xPy<@^V@I7)q&jxV{34G9jyzk@iL$kNG$Ki|Q+@7f=qvP;NiTzi` z;g_^E);N5VoaZy|`j_5@k9zprrnljzYAmn-QhUcKrq_%=B&sBLn` z9{9K$zI}BM{9N~4bN9g4$vHxumGDCx}m2;3jy7$#6eC~j% zP!xXm>-0OL@V#}#&Q1FI!(r|4$zOffvmJi<;yhD3 ze6yUVw7cQuo$%4+?X!039)PT2JK?M4oTVLc<4*YO&wG9L2K;u@%P+qH-!11ajf)L? z13okjz%nX3=K z4nKeGvaPSf*ULFhH$NA69X|hAt=H@D``;YRejUDF&Ud>0*4Nw61I8^`)P_FrUnw7a$u{&BIdAIP&kt=ykJ(c7>Q?lbSa|+c^cvCay@)>f;GT0{M6YD7 z1#`NpYCheJp4l(=mCfjzHQ&$QjNU2dcfI{y&1Uq_x_yq#=%c@Xd2$naDRVNI>t(Lo zxCuRV;ayFe&{v)7hi^h}Wu6B5>zF%io6ut~iXDFeeb#=}TQ8v3GIxVHU;}S|^ab?X z*H7N@0{ZTt=AJL0_cEUY{rARmzJ4A(xTRZr9({Q5p;gbL7t6U}FUM=2M^C=@lZ&25 zUvB!|{5*QIoG14Cb?q(a(W7TYTF|F&_;^AKdNp%Fm@~F?#f2^C+14C$3;K5M;;%NM zcgy)>$KH%=L=TURpSTfy{JINjH=>s_XN0+AgWtAnL{C5Y!qMl@*Kb~d=auzu znfx4jykYmi=g{XDeBbjq^m^u&px^hrw{rt}{-Cx!8_@UfaXh^Ny{8WUZ|V0m9soI??H})$pT+~Q(EW8Y9)M-R-OYFa94~T#E-_)R+&~;sL0;j z0Bg?vaSa}Tiw1wV1`mMc$(PpP0bu3~9)NAPJhTQ6z>@X>Yw!T<>sz%34}hFU_vpBv zSK|RV>HK )K^BTUO%%kaOxPW=>p<2O#*+pw)N)#y-$%H68#tzwXfD?p1gI9^NUQ z>=hn>=2JUX;Q^3y?Y?+&+A2H%zZvdYg$JN*s&^G006Fh&@S5~hcmR4||Mio201lto z`y?I!IR|gTs`*di0eGls+>>|!`ZV-^5)VK}YChh`<@P7>0PK9@*9abfKYuDOryJOIA?0}(s`a-Lq_Ip;?309<{sHG&7=nj^za z9)Qb6OkaivV2o?@GCTlsPT=wnFJ6WRU~Mda86JRsyH72}10d%IKJ$BQDIS2qJ)c{O z2Ou_a!BRW`%oM@{@Ybb+m*N4ad;aRBcmO`S^sJ?L0GKtT&l`N?#1cFJ$(|oC!2>Yk z%xg>V0LVFnW8a#&1P{RG-S;iQ190Hu0ZZ@z$oYgnp5t1A2jJK}h9!6a5^bG}@c_uV zg{u~CTZ{)FSh8j@9)NK#%~*^FK+ZE9n^(IS55Tm8y%ysEXxZvsj0Zr@IjmjxeHahG zC!0SG;{kZ={nx{I0Ob6`Thve(55UwV4~6jne0gec7!QD)i+KAl=Z5hB+_xYnj0a%P z6~8UQ10d%m4t!(JB0K<3L^dzN1K^&!Y!My+IY&{Aj9G*S;Lwg+7U2O%{&>YAJOFaO zqH%#~5gvf6fBE4FJOE#fJMaV^06BMY;j)cS-~otS8-4;0z}bc=Pv8My784!-ZCk%5 z@Bkcq{_-dA00dulJ%I;6&S{+S(~pni0XTL+@^L%>9gn>EI355wzwxzempzUL;K|+7 z9>)W4&fu|+;{lL!9o5#};%L=P)yc^{9>)W4{%yIB;{jmS6CQw5)khZM0ho5<`wQ^^ zyghdNLOcL+4&?SP<}btpaQEepEW`uw#j3j&;sKEJA^lHXu@Dcyh(4Z$cmTZLXDq}6 zAm>KDJpIcBcmS>){q6!h0B;W6wg3-+oF}>Hu>}k8032(Xv;YslW#8Vt01p5&rtko~ z^- zmAz-o#{+QoZR6+T0g&@5M{m1fJ|2K}!{zgJ55OqTd^`Yhj%9L4_dGlRKmKrR9v*-` zD?Xa1djL}NE$6s5&BFsQ?~j%9@Br-lVb(l60L;9?18|Auu6cL>Zs~c;JUjre-*?qK zJOFYY=Dec9d3XSRo|85Y55U&UpF(&51Mph(&JZ2|Ial+~b9#sH01WzfWe5+z`Qq7PJOFau=8fM=*= z;sJOh@1wbR0OTCbx7NHg7Y~59aqV0@0JltBI2R9qoX>gIiu>o{0r+Xx(7AX3h8S*| ziw8i??KHlA{#-l&{i{mm;sNNh!#o!cfSl)9X#Qpn9somp{~SC3Ppx@t4juqG=kw=j z8|L5v*ff9n96SJ?7iQ1F10d&r_Brd`Id}k$Hw>PG2VnTo8|L5vkaI!9UFXli12A-{ zV-6mGAAK2f@Bqkpp`jDUXX61_{Mn(|cmV1Ty+0cdfSe=xdeO_X@c>i~Xr7G+;E~mf zXX622wiq6O*TzkpjR&Ch=X+-30a!e5$ZR|Sa_(s1$=m^Ggq| zT|NsBz>wQRv+w|XRXTMR9sp*V;Q??S3CzL+@Zphxv+w{cKXt<_JOFau>D@yvnS}@7 zf%O%$@Bl0_7S6&0Am^a|o}%)kQ>9h^G@4}hE#8(8p16CQw1cm2|Y2cSLY`zAa9 za(?VrUmR@015h#gqb586`_IIi@BqlUvg^mTHQ@nxvv+F~9)O`|wKU-Ykn?8$R~c!- z1CZS>+=K^U)$~vk9soIqw)fdnn(zShU;J2r7hfE1r1n@44}hGDd)rgV zARd69kA57)1JJY22SGdla$fGt^LGXD0Ib=uGl&OZ(A}>E@c_sskm0l27mSr89^Vc4P|9soIacY|wA5D&n_)lES>0N-CSEr9?**}N}fSG=H0DRZp7{mi`>dbZG_xf4~zvB(!0g&^4FMX0REfn4B`RMN*qDm1CW|0{OFj%ARd5+TI@kQ0Od-45D$QyGrakDP7n{k z!fDw-JOJnS$O_^Ckn@Mbo2@}S03)BU1n~fL&NK({0LZz-m%d;O;sNOTEIo(^V4NpC zhzCH8w^b?^}+)n=Pv0QMIi0QMUm06EW@{fGyE{fP&F{fY;G z{fh^H{fq~I{f!5J{f-Af&VMEz@Bk1WcmRkOJOFYoH1UK7fcU}#K)m4rkn^I6M?3(; zCmsOe6%T-%BTYQx0U*Bd01)qZ0OWjW@&O(I@&g_K@&z6MId__Tf(L;7f(L+ng9m{8 zg9m_oga?59ga?3pg$F>+sV1M{0U*EO0U+Pu0g&^n$%l9V$d7mc$d`BkydpuXS%px)pCkn^;uM|c3JPj~>RS9k#AoNekE9suea9suec9soIin|g=` zfcl6BfO?4sK+ff+p5g(ZzTyF(-r@m}^SY_WcmSx+cmSx^cmU)aZ|XT70O~s)0O~y+ z06E_qJb(uPe1Hc4ynqKl&iw{Y-~j+%-~j+{-~j-C-~j-S-~j-i-~j-y-~j-?-~j;7 z-~j;N-~j;d-~o{H!@)y%0Ki9h0KiLl0OVY8@Dv^Z@D&~a@D?5bId2?1h6ezAh6ez= zh6g~-AqUUl0RZ3O0RZpe0RaEu0RRu;0RSK30RS)J0RTVZ0RT_p0RUg(0RV5}0g&^| z!J~Kpz^8Zsz^ki;2LSwv2LL>a2LODF2LQZ_2SCn02M^-`03YK4059VKkaN+&(|7>D z*LVQH+js!L-*^DP<9GnT=Xe0X>v#a<9Ch$K9suw?9suw@9suw^9sv3QJOK0ucmU`Z z@BqlU>+}%r&Tpq5 z!UI5mga?3r2@imr>rOv~2Y~(x4*>lZ9soJ-oqh}t0R0&r0QxmN0CEmI{Tvlw9sv4XJOFb3JpC{p0QzG*0QAdv0O+6b0MJk40ieIe13gmVv z0MMV~0ia*U13>?d2Y`Ma4*>l=9sv4%JOFaOJ$wKj0Qdns0PqEP0OZ{JYXzU6djJH# zfCm7+0S^HD10DeQ2s{Ar6Lc{0ANY_z*k*@FREt z;7jlTz@Oj&fKR~#0Kb9<0KNqe0Q?Ic0QeX@0Pr(-0N`uz0Knhi0f5iJ0|38+2LQeY z4*>iR9su|tJOJ=RcmUvw@BqLc;Q@e8!UF)mga-h=2@e4L6CMEgDBS}f_$fR9@KtyK z;IHriz-QqBfZxIc0N;fN0R9UP0DKr80QfOH0Ptma0N~H?0Kli=0f1k_0|4KK2LS#J z4*+}|9su|`JOJ=@cmUw<@BqN);Q@f(!vg@{hX(-u4-Wu*ARYktK|BEPg?Iqq5AguN zC*lEsU&I3d--rhQ{t*uVd?X$K_(?nf@RfJ~;4kq2z-QtCfZxOe0N;rR0R9sX0DLGO z0QgZn0Pv-F0N_vY0Kli>0f1k{0|4KO2LS#R4*+~D9su}RJOJ>ucmUvU@c_W*;sJo) z#RCA}iw6My7Y_h@FdhK-VLSlv#drYVkMRJ&C*uKtU&aGq5_~fr0QhG-0PxXx0N|(b z0Kiv&B|HG|*LVQnv+)4HZ{q=g@5TcF|BVL#J{%7K{5T!}_;Ne|@aK2{;M4H{z^~&0 zfN#eG0RN5$06rcM0Q@{20Qh=50Py#C0O0fS0Ko6#0f6tv0|5Vz2LL?)4*>cA9su+L zJOJnicmU87@BpAM-~m8yzypB(fCm6Q0uKQC1RenN3OoSl7kB{BGw=YQZ{Pty@4y3q z{(%PoJp>N``UoBX^b$M(=qGpp&{OaLps(NoKySeVfc}C906hi|0Qw9b0Q4F>0O&V( z0MK*r0HE*S0YLA;1AzX62LL??4*>cQ9su+rJOJoNcmU9o@BpAM;Q>Hz!UKT*ga-gU z3J(DK6dnNdDm(z_S9k!>v+w|*Z{Yzz@4^Fs{)GnsJq!;3`WPMn^fEjE=x2BU(9`e$ zps(QpKySkXfc}OD06h*50Qwvr0Q5RM0O)sk0MPUB0HE*T0YLA=1AzXA2LL?~4*>cg z9su-0JOJp2cmU87@c^JN;sHQ!!~=l-hz9^Y5)T0SBpv|tN<0AQmv{isGw}eRZ{h(! z@5BRu{)qcw9su-WJOJp&cmU9o@c^JN;{iZ##sh%< zj0XTc8V>;aG#&u-YCHhw*LVQXv+)3+Z{q<#@5Tdw{*4C!Jsb}J`Zyi{^m04^=;wF< z(9`h%ps(WrKySwbfc}mL06iWL0Qx*00Q7o10OU0y?fE%BPXHt)fE@t(Xl*TA)KO}kVkGa>}bM8HBz*?{-tPN|#TCrxVoxX-*Em>36 zmNjOrS##E&J-}XIPp~)GBkUFS410$?#9m@gvA5V`>^1frdyhTHUSv2%X+2ibW_B?x^7$6pi31Wj7Ay$YPVuu(amWU~0ix?x;h&f`97$g>nNn(>2 zC02=9VwV^umWgR%n;0k7iFsn596&B0Cy*P+5#$PT2DyVALM|bvkXy(xpBpCb^RwN-ia*l3U5K z0Zesqxf$YCg4J z_W%ei044w%fDyn7UK-rT|-jF~AyN4zLFp1S|q30h@qPz$#!CunQOlECZ$i z+kkPvI$$2K4;Tn61SSF-fsw#UU?#8=7z!+hztYB9#ELavy3$_L0f_1^XU|%pWSQtzUHU=YumBGwlXD~Ea8cYqg24jP@ z!Q5bPFgREoOb#{&ql4AK>|l2=JXjt~54H#6gZ07uV1If5dI5R@dINd{dIfq0dIx$4 zdI@?8dJB3CdJTFGdJlRKdJ%dOdJ}pSdKG#WdKY>adKr2edK-EidL4QmdLMcqdLeou zdLw!ydL?=$dMA1)dMSD;dMi8t^jh>>^j`E}^kVd6^k(#E^lJ2M^ltQU^m6oc^mg=k z^m_Ds^nUb!^n&z+^oI0^^osP1^p5n9^pfPfD3>VfE$1#fGdDAfIEOgfJ=Z= zfLnlLfNOwr;Q0eQ0B{j-5^xi66mS)A7H}7E7;qVI8gLtM9B>_Q9z6d52LcxYCjvJD zM*>#@XTtLna42voa4K*sa4c{wa4v8!a4>K&a58W+a5Qi=a5g-@0fz&Z1E&MG1IGi` z1Lwo@A8A0W;{OwhX$7hrv|qM#|GC1=f?9l zaBy&OaB^^SaCC5WaCSVu1BVBf2d4+O2ge832j>U(2L}ij2qy?P2uBE42xrLiLvV<2 ziExT=i*Sr^jc|@|k8qH1kvb5G!LGCL<2z! zK@&k6K_fvcK{Mg`Ni-C+6f_mI6*LyK7Bm;0zeIyUi$Rk?n?a*Nt3k8j`Asw&v>Y@Y zv>h}av>r4cp8rGxLJQJ0A)yVS5up{K8KE7aA)zIqDWNT)F`+e~IiWqFLFrnQ(4^3& z(5TR=(5!fV6%7k53r!1c3ylk{3(bq?U(vwO!qCLf#?Z*n%FxVseijW4Ee%Z#Z4HeL ztqsi$?F|hMEe=f%Z4QkNtq#qO=XcTY(DKmq(Du;y(E8B)c>Wg+5G@c*5N!~R5Umi+ zkmrZd5YZCR6wwyZ7||Nh9C`j24H7L9O%iPqjS{UA&64Mr(J;|6(KOLE(KyjM(L8zn z84VOI6ipOu6pa+E6wMUv6b%(E6-^aw6^#|G70s3BuhC%9V$o#LX3=QTYSCRO&e_+jT@~S&70@n(ZJEd(Ztcl(a6!t(ad>%9t|BW9Zel= z9gQ8W9nGER@6q7V;?d;M=F#ZU>e1|Zejg1VEgwxEZ6A#vtsl)_QI@3jNZ)SsnGaeX z$T*X^Fx!>8DX({a+&)O0N!{D1FpF3zS~z1eD{u1gUW|o=N~h4#;~=+w~mP4`RT}Gcby3QeD}#wKaKuw%;9?y z_qLDSShw)L@%P{SK#y^!$G!XD%JFwSbWZ)z`gIQv`nPq$_6dQBrbnK8-??=ueN{Id$*U3m=>J*s;fYPn$pOz_jw|f$3|fADEumSlu|Pac<+r z#$AmE8;>`hYW%bDFY)gw@%2IRcN@j`Mv0%vY&;--J}|v}`T_C#y{8=$uXW*Ld#Bzx z^(XQA=11pG$(%B~;mqW5lMhb1cG7c?m>vmC+&;lNVbH(VJ$$tOocg;SS~>pR2Tzad zG4AFE#^1m2zKwP5V-xotzUR9!KaD;)>gT&p1diSH>B#t)&*%_m(sLw%&BV&wb+u|C)OJdDne-%|vgB+SYeSpI>@Ee$~0v zJ9_oM^2^J|U-n1U+@AUWc=BS;Me8p(zp~}L%5yiK)8p)?Dx99B?rhgg=V{0Ik|RZf z3ghtByPc;uUoyTAPWi=m$p5N`;^<8YCc3JeZowMJ#e8Ut0O% zJ)3)N%6#ESOZ&z(&rRPjdi^cWRzGvW)2`;ir}Eb2uFYRlvij^*RZm_Q8M<=fiY3dp zE&F__WofS^_bq-p{KX>oqESz5dc1pKzlF^U&deV+KRWOHdCNkk(A2r7=1iLN`|O#s z^JhOhtM{w}Gbhh<&D=X<(u@md9BFE98r^hZ)2U!QxGp#)I5b!jJU>_*%nTZWiugBE ze0{$7yP@KH>%`BT3SKCFzPag0(}m*q_s(#M*E%q>_pE1U<%`${KfR!@>Az` zx1H{H=JP+s|B3g9e=5W|BAi9Sc_y5R!nrD(&BFOEoDp+uS6MD+)$9}J-8^KA+c|gV zUm`r0|!{5$9BK*41orRy${Iac&o9e{p^o zXOMA@8E2sl5$CBDR_y47r<=3k@RoB%-E)_<^=-SUMCH7_d&)n&2G2id2Xg-4wg)jSQG|%aMa^{PBDw_7)+n(1x zwrSmSb>n(0yl;Kv!TYD2?Ds(6f*#}kxZ?DT>Jcr@ms`mt*gYdv7E2>@x|*N zo_+D4e_FJ-zOJ}=g}{DK4Z!& z=ggnN*6`U*4bV;Ci?&u8-^Fdbw_{pU=VP;dAl%_?-IZ z6`z~W&wb#2a9_AT+$ZiA_l^6%%&+UaTAI$2zi} ztSjrwI{IqD z`Ie~;)P=tEYBUZza+L$gIsbxibSSBu_`{*WG%J~b(NUHauB(R1G* z`gVH%b%H;5Rd5hj2_9pL;6mV2;AG%+J`~*0O@dzv3yun&3$E;_;M?Hr-V?lEtKbeF z7W^X|COqf|f=h*u)%85V3&SnHD){Mfg5zEycyhRQ`1*ec&L7=iv(O&UFVH{GFwh}p z2`vFVV1nTE;pO4h?-2Yr9QS8}r@lmR&G5x=zKw#ng?k+#G*mdyX2D~^MV=6RBAg(+ z9^4%K+CKzG2G0do1>Xc`^oHPlE*0Dj{0kh)xq=6Q%Ycu7Qy3t4fq|m8-yr()FGP<` zpG>c77yT+dCw*g~=>6#5=)vft9u&QhQS>vtMNdLsL2vM|!1rKuaQ6KID}#5ztkVVV zd`@6TvHbe~`7?jd_xU+~p5Np5c^zJl*X8wjAKs7m<^8!1u7~U5`nXQ6m+R*G`5b&6 zJ{O;lZ2@wxf@+z0Ll_l5hzed2y`-?)F=N1Z1X_m%t0edd01-?{&+1M9)Mus*C4 z>&3dUeyk(w$-1(>tTXG)y0iYejwSX3`-1(!K4HJGZ`eQVBlc4tv9H))>@)To`;Ps` zK4d?#FWH~$Q}!$Smi@~GmUCE z_ohDI{Mx8)e`iIX>rOPPt(ouix!|it_4S+1^oe}Zs9wCgxbLFfjjE-iXWzV68r7a> ze0?2j8r8bOQGGYfYE&m)G_~*B_cyAU74!Q(*uPOVJ-?#w+MbQ-!m4Nc`g0rA;P#jM zu01|o-Q9a<-v{?hS9`U``@XY!y83$G{e4^Or>pYRNUH4`UJQ(v>%YBu+trq1*h*G%~HG4=2ySIs-xW9s%zXVOWUsQxh$ms_uI0#+u@{ z9#sQB-dbar@Ti(rbVtps@<-K`R}HIK`}P#IU__v%|M)5Dy^q~n6R}TG8&{31nYy(> zy>0uyYq|$EsPFGe?j!Ej$CqgwVZ=IxC zmM^H;d-xIc>{U($;5 zzg#onw};f9MsKO9s(VO1amTirb;XhggHKDwF)d5R7YO+S&qy9enXwA?U z#;A{6{!PtoZz?iY$SLLd^e;=sMnwzKI`d-?5ZYq?$Rd+TlLg>?n$%VTQQ zt6B?H&!Yp>gQtqr@Zho*QQI#Xt zspo#&L%rbewQ8p6JheV~jXJp3`RZp0uWGutQXTuYsunG~KrP!@qt1w3sGfeQuiEeX zi`4YyKI(mim#9}Sx>`Ma^*_}0kM&kJ+}%^Xw(ctRjoDRd@$J>ByX8{#oZkOb--%zQ zj;rXU?)>(0^%vun`oDb5-|;>c(Hdx<@z?=7*%*lX-L z_8xnXy~v(qZ?Z?(tL$0!E_;~0%${a%v&Y%%?0NP+F+eO36T}8FLaY!o#11h;ED=-0 z7BNPw5p%>IF-R;Dlf))5N~{vI#4a&REEChjHZe}D6Z6DAIe=V1P9QgsBghrx3~~oK zgj_;SA-9lY$Tj2~at}F(TtrSHH<6>rRpcyk7debvMouHQk>kj9HGT{a^s`=QsGX`2J45FMfU}KQDfNC%-RVZzr!OUca5!7w^~3 z`-%5&=l#X?v~xY;`r5fZalP$aueknpu3vnfc0P~zeC>Qb@p;?%yyEk>^ZCX7Xy<;2 z`_s<-5%;T|`z7vQJNHlA&nWj(+}|koSKRL?_gmcmDED8iN0jvt>l0;t#CkKT+aG#8Z@b67dx!zC^r5i8m2{QQ}X;W0ZIl@fjsPMZ89dR}sHa z;#b6Tlz0~L9VNa+yhn+55&u!*U*v-*`9S1{DEUF;izxX*Yq`Bdarjr=O|twz2T`Bx+VihQh*k41jgzyKm&YvgN@ zzcuo=$mbgQT;z9+{4VmnM!pyMUnBpEdZ1AcM19bx529XZ)C*BRH0p<_CmQuc)EABV zBI=Dsy%F_CqyC6`q*0GVebT5;qF!m#D^b5R>X)cz8ud)nH;wux>YYZt6ZKD{{)u|1 zQ4d9Z)Toc5UTV}!Q9m{6r>LhI^;FbXjruC;twy~S^;e_*ih8V3k41gfsL!HaYt(B| zzcuQ&sOK8>T-0}s`Y!6dM!gsHUjqY(uQf1$_?`v^5I?Jd0mScWU;y!28W=#lwgv_e z@1=nO#CvOC0C6oE7(iT`1_lt}p^D z5z87FK*Y8N1`x5XfdNG9YhVD83p6l*$PF48K;#My3?Ooc1_lthL<0ke+@gU2M6S`m z03!EjU;vSeG%$e3O&SM7(moQ4GbV^ zqo()AJsUMJfT*1s7(mog4GbV^s|E%TwN?WIh}x@x0Yojjvp&>*){END`ceB?PijBwOYLX9sr{@!wV(Y!?Pq^b``Itle)bQwpZ!Gb zXMa)q*>BW-_8+yM{YdR+e^UF|uhf3_FSVcjOzmfXQ~TNP)PD9qwV!yP_7fk}e&U7N zPyA5(i6?45@kQ+?-l+Y=AGM!&r1le^)PCZX+E4sa`-x|2Kk-fNC*G<3#6Pv4d_e6d zKT!M07u0_82eqGkLhUENQ2WU@)PC|0wV!-M?I%A``^i_-e)1Q!pL|B`C%;kq$#>L# z@*lOId`RslKT`Y2m(+gpC$*n^8cpR_YCrjw+E4za_LGmP{p4qAKlz&4PyVL%lh3LB z^`6?V|C_=C`uF&m6kgDOm)A()3H`Nsj}+d}-Dp;Wd5jSi=;a)7O?YPT@U$?b!nU)Phl){t$zqiC5OW{p@ z@399{c$C@?KGpXsdp3n%^}WoVPT^a9ue0Y<_*ahwVj_i)^;jWhQutYqC1NUtuk~0X z=2G}uk40iKh0pa^C1z9jU5{mAI)(4`SSRLF_+QTja~WNlj=Y9T0~7s^{3Q+`c=JlQNvRGtX|uwajAY+uYJ_OR6nfOMrvfLU)F0U zH8j;v>$Q~{o9egq+Di>i_2blj`g6TjQ?pb3yI#ww>7w@2-&6bP_o@9sFhGhA(6IsE zPw@phb^rsU_yiqW@cLj4FhGib(6I;@AjMDUSOpA_;xBY80|rR(8#>kj1Ely59Sea0 zQv8UHmB0Wg{zS)8+)uC-7$C*B=-3Mkkm6%>Yz78M@ijVj0|TV^939(%0aARAj{U#@ zDLzQYhG2jcU!-G4FhGh=(y=8NAjLQ7*b@wp;-hqI3I<5=RXTPB1ElyY9ovEdQhb+= zeZc@JK1|2PV1N`~rekL?K#EV(u{9VV#kc9$8w`-*<8*8e21xOBI(7#Gr1(4?+k*j8 ze4mc}!2l^fQ11=E04csu?;XGZDLzr}Ex-UNzESTzzyS0jdqFTjiXYZ{MKC~$Kh}FmFhGi5)_YAbK#G6Xdr>ezil5ed zRWJa(EA@+B77UQ$xAk5Z43Of#^byHvv9@s{jMQU4UQUGQa?E8{iwb4ln@R2lxjr1PlN-0zQH(0RxD8r-Gm0 zQosOkE8r`*7BB$Z3-}8z1`Gf<13rVR0RzC@fZyP9zyNSN;5)b;FaX>S_zx}!3;;I- zK7=a*1Hc`DAK{X84DkQ@lFl`O0pOm%pKwuN0I@f9jtZ^{yb5;(27t=~&%$ki0pPm8 zyKrA%0Jt#lFx(gz0Im$Y40i?wfJ*~U!>xe1&p zt@K-PuV4VUSo$%zSug-xE&UqYEf@eUmwpaz7YqQ`OTQ;_zX}F`3#K208wLZw71J-m z9fJYjlIbVmmcamU&Gega&tL$!X!=pOX)u7ORXS%4cTN8)YMBZKfZL|Oh3f_bz~YcJS?S4jQ&?|wA(^LlT>YouO}-_?Ic;x^u#*GOHD{@T1p z>U#gqZ(Iwn!L{)k;{Eh%wknFvrYHu7qSz}G#aO8*g;k1Tu2z&{ucBCeisGnMluW;( zI0K53U8g9ndPT`?P?U1<#@3MHwS^V0A)v21i=ZUXd0wR;C3DtI~qz>a<|7H!W!O zr3D?eX~9f?TF@Ct3uf1)1zq)N!Q6(lV0kdjYYnBvY~i$+A(9reH>bsnEorgB*0h+p zEiG0YON&|KX)#A4EtZ)~i#a>eV%eQ(F;`bwEVnx?R<0Pt`x}&en?Xr;7?gqvgJP;Q zC`DBU#ZqlhO1uUo!)H)RYYj@4-=LHQ3`$O&L2=g`l)MIm;t>{FYslcu4;#Gc5rem& z+2A#`7`#QT2Ct>f;4O(6ycuzWw=`k!W+e^YvJQhcr_A`$k zdNAFQ9xSLx51J~|gGE*8K}&Udu*91l%b8q$NF zV0z3NN{{7-(_`t8^jJZ2dd$?49xG~1k6GH%VnUWhK*NWgY3UoX+%^ zyDL4G*PR~oC`QF*HCk;pqmu71TJ06$>q?`wu*zsPR~xOxUZd6OGg=+BMr)?uXmtjR z*6cc?)m3k_<~A6ulPyUrAH)tf@O4W>|e(ByT5OmSP-<~CEj zIA)4lt+3DW2VFio3c@@!W1xyj(E{ZC0~2-)0WxJIvOC3UkO-X|@(s znXQ&;v$e!)wr2Ru*3w$DHOp_dmIch#oI11BU2nGLHJGiQpgHIWnSJ?TbFegG_7yan zLyi`+uc+1Rv$UCgB{8!vBX0JUCd|I9q}f;2VfN*8ntkprvoEjP?DHs=n9XVl<=ZT= ze1|1eP+^JNDlMU+Doe;xZ3&flEujpbB~)5#31#^$p|XG_lv8I3x$7;Vyar3i6STw} zAxk_zY>AadEb)S7OWe_7i5In6;+8f`yd-9cXT&Y>(u5_Rm9)gmIxO*=PD|X~Wr^o? zTjCz8SbCe)Yjs#{_6n<#Uum@!R#}7j)mB@v&uVkjT5XwrtIZj(+Oq4cHdnpXmfK*p zl?Sa#X2@D=3tN?}h_%+#SZfPgt=6nIYi)5%{9fEz>quB@Gn3X@XNR>myVF|h z>ay16c3W%9tr=mPEhCuW$OzjjGL+KFjBsI9MzFLxBV6pwP_ld(VMlF7IMbgIb_O!S z*>xFVSA9k}w;>~39?bA&hB6YiaE3Q4l98}CXZSK(G7^QY8NRHxj6`uPqc$_1k#Hn3 z5}C=2gtH?fk=>b*aCK!Qa=SAU<z2&gqSnk%R$FFmNlg5GJhQem zky)FS%&aZz$gIuj%&c{HW!C0(XV!YGS>b#~R=A)d%UfER6)vjEij`Jpg-d){;nLcy zaF#zSTo%X*=hS6|-St`FyoRi>CzO@Q4`;=)B3X%o=B(P%maIfkYgRm~Eh|wH&q|ag zvl3+;S&5v^tc1HOE0NcomGCIpirt#+u-USe0!OyPUXg9JS7tj3tFo;H)!B|>Z??_u z%XTdN-#c4zy`l^n0#niH|va=ZnOoQS<5$7iq1 zi4<1l_zJ3XBE{aETDvbN;;7B3E%4_=oPiv_y)Gx>s?Uk!HsnOggE?MjC?{zP=XlE^ zIZ1nSj?dYWlPqk_@s+jZB#UD?wa$1>(viriElcJkogF!TXJ<~*)s>UX?aoP-E4e|t zHP?}E%MBJdavcQ~xgmRHuA`_bH&jra>nQQ&hV8ywM`>+txWJ$5C=299>~*;gcYUrS zuOZjr3FZc!pLf8+OKX{iTWAa9J|fU)GTu zadzhV-CeoRFJbrPMM`V) z5(WOeNLe5+X|KzRxa;#Gc@23HPcSd$4CN*B!+Ei?NM5p_IWO*P$x9Zs=Ecj}@{%R7 zyo58Jmn==>CCZX{$+C{Tq_ZFyF=cjqNNR$GM#W-)8mR$;HSRTNg)LbhsKMX}eW z@%zYE*E_J}QDZx+AbVha?uim%&j zf#R4=DTvzwj)cuykhBGy9X5x((-v@b*&_CCTcF&UUtzc9i~OD6Y_G_-Ix6#<3#;-& zj_Um8VqboGz zg`?75QB-9QII8UxC0@Hy>a$mr*4n+LetSh(Kzvc*q+5_$`@pZR7;86-}4r_tK zVJoP0I0~8zDhhm#%7W&is)D$qx}dqlTVN~o6*QOD7Sxvd3!2LU1wLn8L9@HQAnt4^ zX!ZmPY|c=D!x=89bw&z0#4Gq6Ed?D#tp!O(TR}%jtiV{T6gdjTXD+lBRTowkd&Qr9g_VxlLR*o)u+kY2->WOEbk!F+ ziW&+l%Y%iAD^ytF3KuHwNMVJ$xzOrr5#Mhuw7T00>xyHAHdnl`&XFjzxs!!;&W=Kd ztFy4q)m7+lcNf-`TZ<}+Y(?H8M^Qk0Rq3cKs&rKq`HHHGT8e!|Ee?NCi!)GE>8vYi zan*~j8;V-WgGF9fs3_nH7kS;0qJX=($meP)s&lm#`P^+qoyD=DT35WN(~&5ubtj8D zogGDfS7%YDtEGCB?Juq@3lvwl>xwJg^~C{qLvf`iSR8bPikn^G;-EWH-0W^H4!K&2TU@QhA$MDG zT}iAs?1~rHl_rYA?qqRYSx0fi)mdEU?kbMByNl~QN{P*7EpfPPCABU`iQiRGQs<~F zsdH78bULa_T1vbnHn*>&rL?xB*6lB8DGQX;IqOPV-1Q}$&W4f}Pp~BB3YB!Y!X+_x zq@=^$ToQM+lytgUOXBXflFpJ?Nx~H`=`2l@B;3i8&a#e@q^q-})7@2)ba$6@dK`{` zqsrlPR67DLzoW`o=csbkI~>jiM^$;yA@;Dt>I^%SvWO#4+UyW}*iq?hbySqKIRfsO z!{&^OpG`PyWl2Z9vqSuTr=#B0S=#05DvgwNmv)s`JL_G3XH{99v&voXbd)tXt2|+6%o%aUovqFe zXPdKA{3%!#cZSLm&RAK}Szp%SY%c3`*1N^4m32GoJ(XoXcXe6Z?JEnE`O8|%>dIQ( z^=0w0hO$;qxGYu{5ns2I`Q5E$9c680Nq4fWtE{uE%iUep<*~XdTn<;2tJ+oP^0@*o zzpLKW;HoYUx|H&etD-#YQalk?g{RqNEpKsEmbbdBo;FvdC+4!1$6ZzB375^2bX9pe zT#oWi@q1k^ho{@sP;PZsxE<~)ceT64?Q;j*es{gQ&RywgaJQ8Q-QMz$J5U~Wdp!|% zz|-vZmAAO-%3Iw&Pn)~W6LZ&=$KCbi33sh0>8|&5xc%jw?uPO%x8Kw4?k=~MSCl)- ztIB=lfpUL&eR)H9wI@{GTrLohCsN+*X)O66ZXVB5l@Gw)e{$g(<%Pj;YoVBJWR&E zX409e8N+4_J5zPdBt`kF(YWuLNz*pW7#5v(riyMeI?uRo+JfKO?>!sNvm?374rNvA!(G6B86~+ofg}EZF!c>u7VQE&H zjm?H;b8}j=sX4vb5>NuhfFWQGqyhb^^At+CcnYpzYJHPxoqS`tdam@p*FiL`_%k)E(rDOJWQ zLzTHIt;$rDUS(-jT8*uSRwtEn};)l#q28|w}A=K8dHQ+;~9rAz5Db{V?NU1?pW zuJkU8Rk0ea2GOgfSxwe-t0km_j3GnF97+qBLg^ukPw^Rj2A|oN<}>-yeU`WqH^vQd zb383>il@gdl}e?t(okuxOsf zmT6Y{EX(!E^~UQB*PE|TyWVtt`t_DQ${yn$!yfaVv^}Oh>3b|alpe+&h92e~X+2Cm z(tB9eE9;Hx4eQP8)7G2Tr?0n+QN|d@7{-{#r2QXHX96GNz5V}Z_OZuK#2&G)vBVbB zC?eJtu~danf)HB>lFX9`A~a&DC_<=RN~}#)lCdw1rKr8Cf~qQts-@ijdCzaY|NDCN z-m8+C=lOom`J8h;XB%Z1Wg2C>r`Gu^Y5)5@948OvGA8OmA8nabIg zYs<~cjmxde4a+UdP0MZlwf^S*#{Sm+hW?iRrvA3e+GX=)<7Mk*!)425(`8#rt);o8 zv8A=8p{1pzsike7w$HrJxX-%Ju+Os3w9ht8n`WM7oMxS7m}Z$~nr3^cy)?fxzO=qH zytKSDy|fkAikpiYi(88uid%}CirW@xi_D9Ri>!+bi!6&wi)=l$p5~s$p4Og*o|c}b zp0)z5z+7M~uof5!ECr?lTO+NJxskDvwUMEbrID$TElbNXXBo4sS%xf2mMO~?sYRM2 zjgi(!L!>3r6lr^`JvKi!KDItKJhnVGJ+}F1K4u@IkJZQEWAQQh*w$!k%xjEmtZNKw zENe__Y(ur7=Ap)+)}e->mZ7Ghwp-dQ^DW~o>n+1A%PrF_TL-O!xr4ETwS%F9rGu%1 z?T~iJe8_mnddP6da>#VZ7OTaYV~w%aSVOEO))Z^|Py5gOpYcEIe}?}o|C#=?88xHX zXf#@l2BXDjGTIWgM027s(VA#Tv?Q7mZ9!U)Imj4f4Kf5-f=ofSBia%35#tf-5yKJ7 z5z`S{Ev=Thma&$#mZ6rVmZ_F)gSNrE!MMS?!LY%y!L-2^u7#V!jp5dCL%1c}6mGk# z-8J7e-nHH}+_l^_-L;j`%9zU-%UH`8%2>*n%Gj1_OU+A-ORY-{OD#)HOKqQOpPD~4 zero;H@Tuif)2FtJ+C}q4<3;O5!$r$Q(?wegt%bRTv4ypTp@pS|sfBHiw#U53xW~H3 zu*b5;w8u6@n_`|~oMN3~m|~e?nqqsdJvTo$KDRzMJhwbIJ+~FrikgcWi&~2sidu@A zirP}N6myC(#hPMBv80$%Y#~~RIm8%Z4KajRLQEmHGuj#R8RHr28N(UN8PgeC1FeC% zfw6(LfuVt=fvJIQySClD-MHPl-LT!V-L%~{P8(+)XB=l8XBcN0XBuaFq&+e}GCs0C zGCZ<8GCi_+Yu;vWqqo)D;BE0XdD~WLtIVs6tE{UGt1PQbt87EGA?6{*A=V*=A(kPg zA+{UZ4f74-4eJfV4a*JF4O=^{ow=Q{owc2zou!?ro$a7@(0tH%(0b5t&~ngp&^Ak( zWu9f6Wu0Z1WtnA~WqYf=HNQ2!wZ1jHwY)XGwOKW**=n>}tp=;bYO>nqY4gnUjPtDX z4D&4WO!I7AwXWu_#;(?`hOU;brmnUV+6nUs;|c2t!wJg?(+QiO=4bXZ`dR%9eilEI zpKY_Y*}U1f*}B=V*|OQR**01mZ60kLZ5?eGZ5eGEZF`_SFh4Lpus$$6uskq5uvO41 zm@617SSuJRSSpw**j8vO%qxs5tSbyFEGtYaY@u4HIn)?x4K;*XLQSEzE7}$F72_4_ z6~h(F71I@4Ypu1pwXwCewV}18wW+o3fOf!qz<9uVz;M8Fz;wViU7K#6Zk%qNZkTSF zZkld;rM)u0GQP6DGQ6_9GQF~u)JmF58cSMB8cJG9no8PIwN!JeG1Z!CNVTMzQf76?Xr5@CXq{-7Xqjl5XnUePF+VXru|6?8u{<$7u~pNmnX4JAS*sbU zS*n?;+16@n&1;Qot!oWyEo)6{ZNs!-=3&NR)?tQWmSLu0w%gim^KIj8>utkr%Wczb zTc8$b4m1W@0}X+eKvSSCPs=ms8S|`phCEB2DbE(K#hc@e@z!`lyd~ZgZ~LHqFn=(9 zuzoOnuzWCmu(?~6wWU(GxLax&8%lj+6RCNOmO4nY)J9TMKpjC-sjH-3V7}A{P?Nb| z>NKg{q@EKWhq_N{L8%X=W|TToYD=j%Z6P(N)TK(UDvHjqy43Je*GsK0^}pn$$wiZYCg+UbL~faUGC5@O#^j3050eun4@~Zt zd@ng(^19@5$={N*#s4BVOFotyEO}RQt>jk?l2av*O74_=DLGQ|qBSHJO8%3aCw?5c zP4b!4$CI}tS4n=7oMgJ>A;~?GZzRV^UXffP`9pGs_=DsI$p?}HB=1MAkNh4vJ@R7&I1kQ+^WmI0FV2ng;~Y6p&Xx1!oH=jKo%81&xDW1y`{ACrFYb-|;~u$B z?v?xHp1E)Co%=@)kO$-f`9MyP7vu){L5`3o%pG&@!9IAXyF1c3u+&pr! z@;!OvZpr7$_vexKB^OM7n4B?rWOB>oo8|fQ$V$oW%SLOlsJB-D*iD?)t;H6hf2Q2Rl> z2Q?nlbx_Me{RTA~(rEK)~9Z4LD{BER|6XqUMM?Bx;kW zSE7cAx+ZF!M6dFxiK0%5+9~R(ME~-syAplOr#?&cGoLyx(bs(H;i!S5?u}YE>f5Mk z6FtwT_KbQo(SP^<@@M`%f6veH^X}i1-{*7qJU*At=X>}*zL)RkId~qPi|6Axd0w8I z=jT0mAKr`i<2`v_-kbO595@foh4bN@I4{nP^Wz*jPtKL|<(xTh>Pb0&?txlV?uGlI zj+Oi3-bDZ1_sD&6uiP*9OzkcA&ix|?$OCeLd>|*t3vz?}AV$XUH3Jhx{Rj z$Rl!zd?KgFD{_ncBFD%xa*cc==g2#9kNl$t=mUCzexN7l3wne8phxHvdWC+WXXqPx zhyJ05=p%ZGexj%7D|(CmqQ~endX0Xg=jc0nFY2#j1Hb{Wzp3DZr*@(vSP!1a9h1|i zCxn_1dP}G+p+|)pmH%Jc0Ct0Kp4yv0uo^rBqrpkA8Tr@cEVw8MmPKHZ*&`+ovw>;K8~ zaG!1y#)WpcI|=@_UY)pEuPdd*Ei4``zx_Ywv=`w{+wUoHS8v44g4f-4^zNj>oC)I! zc0Lb><1LZl|H;y?e7aR#9NGcCH*s#gI?;)*D`n^li*x!J`m`6(iMHPp=U%-54_tNe zwxdhGD$FU7QLqzExL{|AjKZ9yUu`>Dbus+#)f)Yag7A z4ey;x4gWb`8QwZSGro4_8(%qnO)s3urf1H-On*5)G5_H_V7~A4w*2OFT7GdBTCO>} zSuZ)Wtmm9wwo}e%n@lsb9ddTG?{{vn?{r#=Y;le&vd(#~NV?O%=wfGj(fQ7IMdO`e z#iE@@i;Z{Il@nN4e30{L@m|h;B|1C5D-qzVQnInrS+b_Huw;2>w^Bu%J4(HeFX{Cx zeu`IN{1vaCcd58;Ro=vIt5O(S%;#+E1fTC>&--M?Hm|xMc3IWQvHw&Z5*u1A zC^n~B{n*OYOUKTx{(APU>c7qotZ{tyx*A!twVF$3kEl6g_K})0b*xs!!@~t2b`uym}!s@7HTE^W*wOW`0xuVT`fC$(RuhHpjRcB*j#37#h;IQQNvx9<+Ts+0m|G^4IOwPJZ4lYI4u^A5GrWzRcwJ?a`IJlXi8OGs)Jm-=yIk zYfsAQ_&mxh@NiT_U|LjuU|3YePK~1`c6vAQc&F17t2$Opoaz`k@rIpcl1B#e*g z5;Fd5m$Kt)cD*$&y6dKKr@Nx3t;S92_I~WqZpX$}2wpUHY;eD^hk`4QE!F)_#E9;j zBldNVjIf5Zh!_;|@0e{NxntgiB#!CXqwAQpJ&KKa+T;A_PCb{6PU|^v^lv@AM>p^F z%NGf~GQaq#*T^qw_V)W?QtyYO@_TO|RjN7-dPsXgr$qVh(?ed!zsZun86`jA zGq~`x%kmowHh>cyDfUv{@o?zCkNQ`p$?HzMoL@ zqh=zNBSkt_h?JfdX?-_wqDXGVPGKU&X(G*sMXH}i<%on27fH8uoFh`dSET>$r1zo; zn?xgewvQ6+SSwmmAlmYF@&nPFMWR71+9rxN?GmlJImI`?CR*k%+7>2Smm=D?U$pSf zRCDWMqLr;gJHtdv7l^j*5v{#B?Y3xeqG+<8{{YeIIMMD+qU8mm?JuJTHLoJt|B;|T zgrGsHpu%23hwFk8AEp-wVoVg|DBUDdP$W&zWS^kQRY8}xGukz(Drn;n)Cm{#NfH#= zENFC6Q0ZaJH-b9BP;`c%=~6+}EJ4@fg0jB~+P1VN0g<`FqiPd@^ze6low^HTBn$;Am)>y1tfLOWCV(of~)f*(%FI=qP zc(I1jVin`XI?fj>xmc`ax>(J1Vm-Hr72PS;biY{DLt>lS-~G-vuXZ}WdbP#b{M9;V!9VHF zh<_G4&Hv1IX1y!K+e+xPK$G02(qyq7chd1vRnzXP25-;JFEzW&p~c$p*@AO7T2{D;2|#;^WsM|_*VGU6{kPK}@Z*co5qaa8>F zKf~g?{n;n}-lIjnuf#Qdcr>oyciD#Vdqy07 z*Tx6a!ot|4g=b@%6@C|c?rvsmDbzLUe7-K>#wti|9X7(|88f^UVD4#?2fl*%)a%@ z=d)-35;WWU7r)sDZxx$8_}0@|uWw$OweseHSphd!&BEuKaU*P2#T!AhzPs)_Yv6Uu ztk>6mpSkkdshI)Sw#~eLHD%_^tK(*RUk#c0!<7azhh8Z%^Zm~cW7htBGN#kdn`7== zPKrsq93E5qvLojBrK&MwF1?*$zjSrR_KW*w^t_lhjeX%;|dx_*DNqc zAOG>@w6Q<#nO5S*1=IGN37afiz9FRFgSAV55AGj zet0te=E0ot^A9GBZ*eeW{O#|{j!*gi*0|Q+ZyJZ6y*Q`UxDGk*$Nur%v9T+@TQs)w zcm2jbJ5YJ-+5>kYdK}ms@n(Ny#FqUnB0~57JI1^}cg)^>iDO3W>pI43U$HT+z2`?q z?Oisy+TMYq&+YLZ9lz(7FPiMh{NncRkzXv{?e~Ra_rp=ovbT>~pB*`>Uv}eB=Io~< z5A4bw8L?~fNbg9uKdS zwS9QOj)>t2JN$;X+EEzxXnSVZy6wZl`fv9RE4uyau>5VyhDC4dJFMZhV#DrkJ^A^{ zt#dx_vo-K@>()0zbGPgpI&I6up$)gxA6mG%@UzvMGd}CLIrOvQo4r0ew(0Z`;)~Xs z+7EfU@x|b68?y$7ZyYt)XQR*HE8komwB(zGgL-@uG|2kRn}LTnWDktpFlJ!DhN=T! zuD=|*Ykf*+sI%> zxVCq{w6(^5eb(;(wB*{cpPtL``7|}-+$X&<5wAJVXJ=XRclp3ulrv&@3r;o-+D%Voz}D2*PVL4 zT=}%e_bb=-h+EmSN6^Z5A@-HqLe8cS3R#wJ4H=xiuY2|M5#1lGDAhe{#i8J-E5-)5 zUr{00xZ-HHGha>WMqD-ItJ7U;e-+*J@$#Bo_b)%&C4PBKmu|~_yOdsj{^Og=W_`SQ zS)Gq3ExXXU{j%Aet;_0kzPR*4P{z_(L1UNt2DMsx?jz&U86TZrQuCuVOU^jPE}80R zy`-wcyySSNi)qrYlvc4*R9b#uU|K|Ai8QakTZ?l#W-T7xF?O-7W6#CAIuO(SmHNJY zUh1ayX{kNik4Syq&Oi0*c9v8}yK7%QXuJK(MQ!80Y|*ywm)8P(zl;xfy~sD9V9}X2 znTw*@L@z4WCS=jU*3}n?e_HlhxT2-+!gej+rQG(vn3Cwf zJ;l#IG388)At@7E_@|U^Q7mPD^Lq;hH7A}-U$C~>$%`wQ@;iCn;I6>Z+a`a zph-^h#3svf8PCiU(K6WFM6I|z0i3l>$aIUrf#Kqwz_ZUZuPr4H`p(C z?!!8nbCc^3%YHHUq;L1RV|*LUwfTC@-CX-+QkUA-lkV5bO-ib@A*pt)ipA*ficZqgi$>`FMThI>ipZ4QBA@8i zA|d()duP3)y`z5J)<%!EHP^jtjr1&QUA>#NmR@M7raLX(y0@i*e!yHt|HNEM|I1Wd zPc{|NeN8q!-)PZ4Gn({Q2BW^zV9*;IH2t*DHly6^ji#^upQg9|pFzL)!KhF8AT2H* zEc(XxHr?^Qh<@|G;`)sLO6g_(E2HmxS3&Ro&Rf6#wwkWLt)=_Ct*hs}X{7gi(_DZ0 zx{aRlx})y*y0d=d-w^%te?QURyc(o`^=i1@{8fZr@XsVY;-47Z{7-_O`7%ZC@N&6+ zO&Ex2FSh7jFZSqJ&kyOr&rj<2{=TT|f8W-9{(hwAJbR`0e`ZYh`)R3!FQ57()PLF_ z;lz_R3E@w=Bz*X*f5Pg&!V}v3H96t(V?AN=UbM9H^gx>R+^RlqToTY`qbD9-~%{g~>`kctSsdI|n-85(0Z@F{2{dQ%} zgF8>=B;Bzk)xJ|B>F}@Zl7|1ch}#}9eBOcyw}&-%v*UabY8%<=y}(# zel>6A)&29lul_vmhbyn<4ZTuv{`;Q;=CA#E@cd3c&z^tha>o3`%lY$bU%os4_$5p7 zm`nAN?U#BaZ@(Co-1FkHyv^u*z<$A%zl(>R-DK!gx7asqy*TS(sPG4B!$IOL$ z&YW2|@XX7F?@m`=lzBR2QJ2%vi~c;7xhU;a!J<~DUN5?N()Y`RlYPIedou3JvnRHH zIrYS~FDuK|wfy7$siTjNNR=7dse6y*r4BjvSE}(CTvgA-eUHX2etjfs@wy|o7I!;R zBJJtnz_j$kQE86DnQ0GQ7t@xw%uCw2S}(bqKX!?%S6k95|NN5MdB&y5d99W<&l|h+ zW^TsPxw#jYHqEszyK$)fvZO_GMOwFd^L_c*XD z{muTf>09>OSBCBnT4~-Nw{q{k?^ll4_j0AzzGh#$_C|gkwRh{+)%M>1`rMvctK#>B zt!lDo&8pkGudiCXyW(oc?g6WxWiMO3KKtV8e%W4Y%-Ma`9N3k*CSupQHQu}6=z3+u z?@Y~TzVlp0;kPB%uK2dk+K_M4*1pfWxOR6|*>$6`2CS=;mA){Q3wpzcD-LBu{Zdvlp zv@KV@X}HB_W8voTjjK0r+t_dO(~ZS9x88J2*ugmY@79}&%fIO-f3sSCqHwd%#)k46 z)8sdExAc%tv3}D>K5?ad^4+Zg8yd{<2zIlYRj7t2ZB-n~XnHB3&o)~a)R?#pR!l~a$D({J{*m)yh%xskp5;^cOM z49>}d`$?Z;+TW&A6ZCtTfZXRB=wMasWNW|^$AB%MC z7b%GsY3U|XQ+oMak)RttY!+#nBvRF0q|3UjsYu#fk+_?=V@3K}i4+=_-p)HOQn^N? zQ+9yow-#wNFIggz`_PpsQXD1H94JyU)axS6yrrO&B5?vG-V- zXvYZA5`WPaOKN4&oT;KgXHUe5HuV*)^8NDW$=9M~1)^=4qIJ=teX@N-H1XZ(m!g$t zL_0G@OQ(yr_7bi2U072zI8HSAdck(l>O|4*A)@8}qV2^}ww${s+Mg#VkS=I2Sx}*; zpo5>FgkgcdAjT3wjwe4Y6BLOOH0dFzQcuvul6?HqT|t|CL7faipV@*!g9VKO1eGez zA1Vm-!EhrW$Xx2thtwGgr`agP>@#py>ob)qaAm?F40O2-@0`k_34l+_@qsoGWO&Nl-ae z(0RI`beN!Zu%LDeL2n;HaqFC%d(Q;bZwk7f5R~67XrCddzd+DGTC700Sc5)d6*`D@ zs4rHcqF4({;=w;&i1oNDR^%tKCN8lm*@_&SfegtmD-4P zY9Ln1N32yTv0BE2{$jy$o;?z4c3Z64MX_!t#mXHLYqv+N-WIWb8Da&Oi#1FUtC%3x zF-EN9B(ateVl{`0^&BKt^b@hBA!1cKi*@ZNR#tXOy>2d6w~<)ix?+WEi8Zb!R@qyu za|N-|WyD&S602QYthdb37fZhJy+y3LNvyk3th_<2{r_2gRV&V34R$kh3QLJ&hXZ>u zK9^k&s)n4s7wnE;zr_RDF_9&EEZ9Y%YRmcm{5$@RpW$cu9aVGAXYrYQHs8T_@tu-C za@V4>`-?xb1CGCE&OAS_YSh^c%I7iPp3i4jFyE(Y*V!A)Gr0H1$}_Z+IsH6?s%dAh zAkV;l0G@$8V?2X=y<|`{jX(1Y{5{XW&+`nb2APvKOONo&TIGHoP+Y zH07=Hs^4eE^^;#aH*U)}vL_{9c4tgYeBu0KTe4}!@@LKmet((L2L9!ozWx(4J5<=O zVgLKSb7-o!W&FwCoGmq{<#F#{oZBWATE3M1DzUPI+9SG?E}b58b;c(*wf?^uvgx^26I z@s}$Y$~1bqBfj_7qsp*9W+FR;CZ@)}ncc8#Xj^A|_RZ9?FZM^p4{Z9pEW2gcV-k40 zPrP$?PPq>QJH^lawMzM4*EETrr#Z|2A$w;&mR%?HI~I?hP=n6&v} z+?Vf*R!o(hH0(nuas6oA4_hu&{P%r!+{4lSm4^JB5m&e33b!sGkNa0okNczhXO)kq zgvUMqF}HGjquy~<0&94)%chR(Rq;;tjl1&qJ?~0ErQ)8p=vL*~&Ns0wM{cXKTlUk*pI^wmwpkYWA$mXt2ax2J=^=%t?J7^`*n7SW`Q*p%kCWZyfm+xHM`gv zt>%JaOJ}d!JEG>+Z)eP2bKpqL4B4y0E|^&*f@c33msG3IkAAavessT9qmIR9|NFE{ zZFcU&%f6T{9VP2k%;x*ej|XNAoH53?PsvrYTAV%Ut8nI8cG#?pmdSOlc?Hed-{oPQ ziINSA>=f+BuAaHFcV=_s?=w&QX{$S7-Km)`Gse^{KY!cIi)~KUWseWLY5GTxoB4gs zdG$)ihRh6^e81j@HVtNO*z$4xMzZ54N%q(5KL0Q#=cKX0`W+`@47*1(@aniZrjG7v zP&O$k=1~9|Qz98E4 zYv~s3B4RJknd5QMQ9I7G=#e`h`p8{B|H#P3(aCQU{kzDXB6jyY{rl#$`Dfa-oO5c= zv_6R|T2>jjVA__-&s(y?C{*_Q^CYa zJAl>}q)ct_tXvzv(P2}&u8nFlC&zzkvj%6{u=|KTLG_YvPD#BHAF$c7Ys#_@*8)a& zNSreNe=XW3$zCLO3He;9JLU8A2W^8T)Av(jM?1gJg2@9jzi!9QB=!wO$juMjEqj>0lify*`ZbQq**UROnXq>g(;px2 zl<0SQVhvMO#~Rtu#Qr1a!;upQet*W%y|CHDRfB4NRAtrs3EAgoe8m2yQL-bce}@$l z^pAam-qsDDaN(m_L3J-Qo=~mAg`jt`+lf6&>7mCWe+!!3*{9Xw$j7TLbl!GhaAfV% zbv|bA6T6neJ3Wy?%<~^#D3de(P^fR0v)?3)Uv@L5ON{J_JJ)TGJFPw9J}=InDsZe zg&ZoCJ0@NBLmeoVIHuS6o;|Lf>^f$#X>E_r9~T?bxX9BU)nz}`3)vx+7Qbxt?)hmw zf9No9bW82Gp2vUi9^IpR^Iq((V$W2u_nBWz?DQkJ@oQtIuNDdBwh}2|?K-zdqf)Z$Y`qBZvK$ z-uLph<|8BD-|wsZh}k}S!Z(gh_+;$c$>9?(pZg?Zb@TAU#eF^vlwDcuy_#MxdqkJ} z`#&9DE^0)@xyF87k2M~#|L@-Y*rWASc4PIKw0(Gbv)}uji;Nf^XY}v?b7Q~ZQ#0fH zvtuhn_GeZ5kQsKlQ~3dVOAHIU>li*@>Rs=!t|fL1SRnhi*s)dp*0Ny(ZH~~-4Sk1g zYnc){@o}+XUpKlO%5JVVvWF|X+?>xdW{(-z`qRMALoa3z33fV%&kTqlu*+T}AMPw4$ zL`IQSWER;)hLL4t8req1k#%Gq*+&P^1#|-4Ku6FObOzl)htMT-3f)4-&^2@p-9rb_ zMRXF~L`Tt8bQax3htXwp8r??6(RFlQ`O9Ddm;g3_5nu(F0d{~PUTSOwt;bA9he99fq`Hlm zEtm`Tg27-hm<%?9(O@;04R(X!U^$o$wuA9tJ(#cJ1Z)8|0o#C$z*b;0upQVCYza06 z+k%b3)?jn6J=h>@5jF|igpI;hVY9GZ*f4AvHVxZ`jlv*!uP@l!xzIR!#Bf6!&k#+ z!*|1n!;<*nt>=Sb~^>*n${?Sc8~@*n=2^ScI5_*n}8`ScRB{*o7E|ScaH}*oGK~ScjO0 z*oPR1ScsU2*oYX3Sc#a4*ohd5Sc;g6*oqj7Sc{m8*ozp9Sd5sA*o+vBSdEyC*o_#D zSdN&E*p3*FSdW-b@c_hv#Dv6##E8U-#Eis_#E`_2#FWIA#F)gI#GJ&Q#Gu5Y#H7Tg z#Hhro#H_@w#IVG&#I(e=#JI$|#Jt45#K6SD#KgqL#K^?T#LUFb#L&dj#MH#r#Ms2z z#N5Q*#Nfo@#N@>0#OTE8#O%cG#PG!O#Pr1W#Q4Pe#Qbm%Z~*MW=FjZN=I_~^&CjzF zkKbq4HlN21Za$yg+?r4a*j>(fvD2LMW7j$7$qsbRm)+=`H#^fge|D*JAM9A?e%QUveX*0B`(sx- z_jyKkxO2bkcIUno@53&5J%{LD?EQm(ppWk!5BvlDoND~% zA^KWVb|Ip_9}jB!5Ph!rb;0lG_qB&(e@EXH-&Ntj#s}a*iIzbRz=wN>f4vW0uu~EI zXi&1seelHVY|cIK<;OLl_rRO4WbY#QlNGhJ5IpKRwOJwfv?ux8UGU0Vb~A!shyN&g z7d-o|)wbWjx9^vC`whHHlKqX~pL1c-9q{me?b>(1$LHq{{|a6f%8p0y^X16@-3CvG z_gs4$d>z@n<8AP^o$P@Ge`_Sp{slb#B+vU7@Y(Kl@D_N@u1N6v^~={c!Sk)jD{q4D zXIli^1n(8k7yjdn8*l(22P@vdJ}h&6cO84d&PnV?+j6h3VNZ&Oue^qRX?!Z+8usR@ z?4`v1biF8#c zd)Q2JXkri3cGtd)eeBxn_$BOR7ukV{{XB8SE*n6v&M+U}ei8c`aK7h7>@9mTvA+`n zmi&Z0{w>}AC+xF-xhog2*BP=)6Z<`QlvLe_Jzp1)cOLt`y}^j{*n7oqK9AUP4u4?7 z{*ZI{2mjT0au$CfKz4HCKcw|g_!l!QaRvArF(qmi;D5xlI{qX6h*UNG zh<`HZL5UynSJ>@||8lePz%%$Wb??7Bjem3Or_9s%JM90&|G84?&r|qA2S=ox!aut3 zbE{MMOY8{6f0|q;;UxZ4q@nIf{HvMT*%SC%XJwBl{?~?x$|vy0nq163j(@f_Z1i#b zwP4vbivQO2_r1sP=dS)X43xn|({+{A>>+I@#6o0Tm;Ois!hnJtPJA%K+&Qkox z=VzZD#-F_OGW{_ArGJp)F#aZcP4PdweX_)bKN?ZCoeTf;*Z=P3b^YC}skBa~6{NZLU{&3U0xw-hqzx~lP7k~MT>`-<4&$&s5@Tbdu z(ex1h^{v)7e!$<}C3{x!zg>fx{eVB-dE3o{_~((n^AF;$Pm*1%`0sO8-~Jwd{#ts< z_xShU?a-xFWj=9_+*%G=ziiAcEb|C>}j@lAMwnj|3>U1zPb3yYaj6r z`(ufJddEcVB_8_mf7SL9AMHPIZV&NNd)YBd{Iqm$lRd;!58vG0O?)+J(&F93TkN4F z{<`txSvK*Q&%f)liO&W!>z7Tuwnui=62FaUeP9>y+ZY(@M| z;=v^io9`q(417`eE%D+K*?CL+c+flKTjI%wv)*SBUxt+2okhIKUR>hOi1U@Qh({CO z7wjNDT@;qEgLswQxx}vxU5~aC&sNP}x1IR*`{(_)6Yn;b{kp`zTVLmIBOVU@F?t*E z@#sqpw-GP1gO~VuWYWs5#M9dv_t{E(Z7*TnO1!;8_Vf~eyCzQCLOee8?}l55&!2BE z+)TXAE??qzP5e^{8v27z906T%< z09O9&vk?x!|DP-0zyWOOwd5N(0QLsM0i4`s{RR%;^tXpMzyb96Gj;CTkXj8Z~*Kdh67ks^?oKCK+osvGvNS!GlXTr0Zi%XlL-gV;Ntal zZ~)DhrLThn$X+~P9UK6AjNt&jZ+~$u9KiBF)7HWPEV$ZdEgS&5j^O~pN1e-n16W~6 z&42?)D(sa32cYsc4MWeZfdlaWGj$Cdz|!14Yv2IbnG6T;-238cH~`1yWvk%;^r!)= z;Q+47US&9d$%iD{E*!uF$C_1e0RI@nR>1)@lHJR20PQ}$|1})I$49q*4F?dF5cxG6 z0Q;HY01o}|awQxgjL*zxq5_0SAzKGiwDLz;f9I4F@pSr~L{zfcC`&!)P03-aP7r_Cr-y05KXou>H-~cRHFBifA1dTki5DtJH;BWxz6zya(F+MWUj(5hWx3LHQ)*(DAKkZbf$fdlyGQn3^` zfG2<5TL1^3@{nqu>Twm z;OUXU^Wgx7^$(a22hh7&#rbdm>_~?LFrNB(9vr}vIs50q0qjWmY91UwZ`q>`2k^>I`;NTId1{4n9mh5bY1GseLWfB}fcFXHYZ~$|k=O)1cu-6?9VBn|8NpJwuUrtDZ z12}iLUlJSuyWime#&4{V1P5?_hAjyWAS?aJ95{f|vL7A}phRx&95{gNBb(;H0ocl? z&Vd79hddlW$;_}hZ~!;214jce`=HUQJePW#h2kI5AQpv2`E9S)%HXOna|fX>Y$bU1)V1BUBx06k9+ z(%}HcFZ@J@1L(CTM27=-^{%rH2QYSfM;#6zYfBp)4&d;M<~kg}x2cVEIDjcJb#*v^ zvb$^PZ~)6?1R)&2za_nOH~>e>3OXD>)YdXO96<8;QaT*KqPXHZ96;RdB03zvuvDqB z5DuWpmlhok;Mon64hOJlhEazD=rz)y!vXw}q3Lh{v+8O(9Dw{s=fC(f8~}e02f)w6 z0r2~90DK-C0G|&B!1uuc@cnQAJP#ZI&j$y<^TGk}{BQug4;%pR2M56W!U6F9Z~&YK z902D72f%s30dRhB0GuZr0Otz_zqiR5)J_TgaZIi;Q+u_ zH~{b#4gmax0|1ZV0KjKB0Pq?P0Q`mn0MFq7z;`$R@E#68)!ASV-~g}>Z~)i~H~{Pi z902wN4gmWC2Y|hS1Hk^k0bq~d0I*MR0N5)y0PGhW0QL+H0Q&|9fW3nQ!2ZDjU=QH{ zu#a#6*h@G7>?a%m_7n~P`w9nuy@dn7{=xxZkKq8Y&u{?PYd8SxHyi-=91Z~c4hMj} zhXYXcMfd}70Qd)R0Qd`V0Qe7Z0QeJd0QeVh0Qehl0Qetp0Qe(t0Qe_x0Qf6#0QfI( z0QfU-0Qfg>0Qfs_0Qf&}0Qf_20Qg660QgIA0QgUE0QggI0QgsM0Qg&Q0Qg^U0Qh5Y z0QhHc0QhTg0Qhfk0Qhro0Qh%s0Qh@w0IIGEe-I7;{}2uUe-RD<{}B!Ve-aJ={}K)W ze-jP>{}T=Xe-sV?{}c`Ye-#b@{}m1Ze-;h^{}v7ae-{n_{}&Dbe;5t`{}>Jce;Ez{ z{}~Pdf4Z7*0QlE%0QlQ*0Qlc<0Qlo@0Ql!{0Ql>00Qm240QmE80QmQC0QmcG0IHsh zcmNK7_y7)ocmWQ8_yG=pcmfW9_yP`qcmocA_yZ1rcmxiB_yi7scm)oC_yrDtcm@uD z_y!Jucn1!E_y-PvcnA)F_y`VwcnJ=G_z4bxcnS`H_zDhycnc1I_zMnzcnl7J_zVt! zcnuDK_zez#cn%JL_zn($cn=Oh)zJ|T!T}H;!T}I3!T}IJ!T}IZ!T}Ip!T}I(!T}I} z!T}JE!T}JU!T}Jk!T}J!!T}J^!T}K9!T}KP!T}Kf!T}Hu!vPQ)?p)PP zA`8d_vVn{sE65D8gA5@{$P}`Lj3H~t9I}TDB8$i*vWbi$tH>;}iwq;n$TYHzj3evF zJhG1tpbO{(x`B?ME9eZmgASof=oGqzj-hMl9J+@NqKoJxx`~dWtLQAciw>j9=rp>G zj-%`7Jp3OR02Y7=U;`KdR)85`2N(jDfGJ=L7z5UTIbaVM1QvlwU=tVxR)JYy7Z?VX zfoWhH7zfsYd0-zH2o{2gU?Ug_R)U#eCm0Hrf~jCD7z@^dxnM6C3>JgQU^5sER)g7K zHy93Hew^OmDo&dCpHvYicQ6~Vq>wjZksE% z7aNQ%#wKH%vC-ISY&NzV8;&iB0D_>lOL_>}mT_?Y;b_?-Bj_@MZr_@wxz_^9}*_^kM@_^|l0 z__X-8__+AG_`LYO_`vwW_{8|e_{jLm_{{ju_|W*$_|*8;_}KW`_}uv3_~7{B_~iKJ z_~`iR`0V)Z`0)7h`1JVp`1ttx`26JmhyjQNhzW=dh!Kbth#80-h#`n2h$)CIh%tyY zh&hNoh(U-&h)IY|h*5}Dh*^kTh+&9jh-rvzh;fK@h3`eh>?huh?$6; zh@pt3h^dIJh_Q&Z-~fodh{1@(h{=e}h|!4Eh}nqUh~bFki0O#!i1CQ^i1}0z zF0n2#FR?E%FtIQ(F|jc*GO;o-GqE!HL*1@HnBD_H?cP{II%b}Ik7o0I-3 zG?3F zHeh}MGYXhPz^no02{1E&xd8P3)89`IKYjWR>BXnto}PO8=IM>6|D7Ip`q=4Jryrf3 zbNb5Z9j8B>9&q}+>E)(ho1Sd?uIa6&f0`a?`k?7`rk|OfW%`ooJ*K~y9%A~0=>?|W zm!4kwcInN9{h`N}K3aNZ>4&A~mA+PbSLsis2bDfkdP(UQr6+W@bY9WhN&hB2n)G4P zYe_#PJ(KiB()&n%BR!1tDbkBrLOSl~DWq?Z-az{Q=<%bEk6u0c@#wjuua4e1`s3(< zqtET3^s>>fMo$`jXY`iQKSqxjePHx@(a%NC7JXUtUeRAg4;6h<^g_|^L{AfaOY|lo z|LWJv$oI| zW@@1`%+5k@n309u}$^o$u$=o+)0&^Kl}p>xb`LhqQ-gzhnm3H@W{5<19iCG?OPO6Vf9lF&zHBB7Ja zK0+^&|hZ$pu^1e zL64c?gDx|x2YqHH4?4Y0X78Za%-BJjS)DrU#hA><(~;8698`vpB#XW^RB%%+>&hn4tj{ zF)IT+VkQQd#Ow=ji5VAQ6SFM9CuUZFQOu?QrCC> zz%OP#fMLvb0LPf&0G2VU0X$uTCV+9wMgZrSfdJMq>j1oC zrU978>;iC)83kY;vk1UHqjV*Lfy@>F2bm!N7BVXUJY*&Sm`LwGxJZvb*hnuw_(;z_ z7)ftFI7tsaSV^xvcu7w^m`U$ExJi#Z*hw!u_({(@7)ozDI7$yYSW2%tcuG$?m`d+C zxJr*X*h()s_)5<>7)x(BI7<&WSWB-rcuP+=m`m?AxJ!>V*h?=q_)E_<7))<9I7|;U zSWK@pcuY?;m`v|8xJ-{T*i0`o_)O2TyH8nqlfh|vkilwtjlpYriotAphrw-ngu!ll zfx&Nje!*~hd%4ZB(t8W8(_;&^(@P7!(=!Xk(;ExU(*q0E)9VV} z)6)v()4K}p)1wOZ(~GM5A5|Zt>PJ+4g{m)A_4%oOJ=J$d?JPC4st-=}v#Gu`)nBIi z#8khR>f2KNt*Vbo^+Tz?Ce@#$`ixY+km~zU{X41;NA=UFz8KZtqWV-+zlrJ_QT?;3 zkAqqaen$0GsQw7m=b-u(RNsN>A5eV&s-9of<*WL7RVT0N-N{+=&Z_=g)sd@ua8=i> z>a$gywW^m^bI8{*kpbdnWI)y5sX97U52xzdRDGJNGgI|qs_qN^1{qLw zSgM{%)kUfLCRL}T>Wx(0kgEStbv&vbN7dD+`WRK`0#}6$sJatXKcebDR6U2P%TV z7C_Tf9#iEbRbEl$2UVU=nMIk@hpljQM`xZFBA`<_yolZsQ6yR=_=k< zakE^1C+^>~1HJ>hG-Nk?2hYxU_l$97OS4x)cFcEVw}$MV@5p`)b~AY9F?VFohU~EK z=-F-Gk$oGo^WHtPoLSWD-8djS9@xFXz6Y7V-$`b_GvAx}&VlUVU?&8-ILgX?2${#< ziCqz%InaUZ{>YV8@2c{_n)T4fcPqd&4sy+r0?nQc6E5>XuJ1N6Ys`5@~-SY@yr)@p9N>a*>Faj6}wVoX1MzdIZMuzv*nCA zYtCF|iM#KByWmc^8}5j^;?B4`?vT6WPPtp|n7iiAJ@e1qvVcq=8^{Qd2 zOUM+mg^VF<$ehe7cgrBMh)g1z$SAUk%zEaoyJZ=fMz)c0WF47D_R#@!0i8fM&=GV6 zo$<_Zck2>5#cmXI3|&L#n1zoHqKoJxx`~dWtLUs}E_|m(vNr{tMz_)NG})i>e>-&0 zew{xb;?MH;hxmK>`CNY9GiRR9%jNUr^KB&%wp&J<#}>>9(FhIe4_h#JTEib zncXh$lgIn8>w))^_s!#dneEQ|vk!vvkn_poeApAgc`*YX3}Al*=gBS!&X>IsoVT36 zduBZQCb$o|pFHk|JrvxRXRbc?na6#~{pNAMqWgK=H?!x#0QOlR4OzbzIgTspik@uLBH4!g1)gM#64>t3=n6A(Am5b_2FQ22cLK1l z1U!;wW8Vn6&(0Ba-@Q9P-X$LlVAly4z}^!ufZYgS0Q*qDLphs#Fn~QNU;sM^zyS8A zfC21M0R!Z$^T7bmz6NwZ9}Hmk3K$@Fl@A86(*O)$KMNQjcbg9e$X(}y0dn{59S9-| z`Pc)IjeIbGJuhH@XHNvWpAQDG3kD1jS<43lJo_Zj{d_P$WHTQOV2=zKz|I9QKx8=| zd&aIAFo3-?V1USeJ{TankPim1n+6PEPYoC#x|0tEu)hX-D!P>q28gcZg8`y@?wt?p zyK&oN*?j{Bum=YWPlkM8q4=swSv>v>*upXW#Sc^`D2_e1x2Uv!`MNB21obf5D<_c__rXW^S#f3_{6zQNJCr>5>OO1E+=IXFyWmbd`0Tzb?#zSV?z`kpJ^1dvYwp~G z|87}8COr1REi1^3$9}kF37PWP7j)k(a~}KSmPKUJW1rlzip+ZKms^&RX^(w#%Q`ae zv43t|Kqox*(XA`!jK_YW``A;rZlPlyd+XLcbkJju-MWd6dhE4ZchO;wJ$LIiI*zV` z0T_QU04(6oqWky;}5y95ext;IWMpi4Dk3!laer*KG^I0FQs{wv}Lj$A5O)QZT^dU%PEBHdpQA@%ZCz+YAPH{B^hO z1_M0)yxX>;-`ILE0N)=Bz!v}mOxp9$Xy48WHH1MscD0DLX* zR_znQ7Xy#+&Ad!hCc;Y(sq z@GZdrd`&Pw?JL3;#UA0Cf&uud*eiTjFhFFv6ZQ<>77W1G#omeRcLD?Og|UbD#$W)x zGWHVR84M6za{JWy*4S5kZ7=}e8~ckd?zYF`n`58x)xiL@CkbC33=rM!gnh@?2LlxU ztLEG(9$3w-Q+%+RL#KFQHCImY!}N&LXP|guHTO;N#cGb5;*Hf@HpL&SIcthXR&&!7 zpRDGfDPCF4HB5SJiVHGqWF3>$3*e=YA%W5@70_U#pBa6gw7~F zU(EqgyuO<2q4<4zbkIq~^Q*ZVv7Y%FYK}&}XI=(9G3Y$LKNz6qT&O&Nnp>gr0cs9~ z$_uEu5-LBS=0vDGftvfE@&(jE@jfbVpyo2D{DGRYpz;W6Zi31us5uBKub}1{sQiMO zQ=sw;YVLr_H>f!RD(|4?0;v3h>ho852-UZ*@)4>JU*#oKU%kpts6Kg>r%-+GDqo@c z*j3&_^`)!)h3Yd`c?{JzuJReG4_xInRA0BsZ>Tw?sJ>;D4^e%{Dlek?idB9@^$DvyiR$}R`4ZK~tMVqQFIVMHRG+QNqo}@Fl}}N9 zuqv;j`dU?fMfItwJd5f(RrwaxN2>BJsxMUKUsRu`%EPF>O_h&PeV8gQqxvdUen$04 zsyvPAdsO)v)yJsvHmWaCl@C&VXeuwH`pQ&(NcD-SJdx`AQu!j)$EET{sxM3B zk5r$P$|I@1DV0xBeNZZ|r23jveo6HysXUYFJ5u>3)kmcAPO2|R<)2ia&;QRudHQx# zK1%iBsJxWwt5NwW)hDC!RI2Yq<*QU5i^^N6z7&WkEQxXR6a}ffvCKe>g!PX zE!C%?@?5I#Lgl+uABD<$slEu6|5AMpDi5am7F0e=^&zOdnCdG~`7zZepz>s@?qB80 zR2{#{o2j~dl|NH;_9~C2>gH8GP1V7xyqc^pBs_tCn+f*I7%Dbt$aFu^k zb>1our|Py8s_RwxJyoZx@_ef9R^|It9j(gysk&IZrg?d3T8&DY)~tq<0@c&BGR-utR)D6p zaA=x2Skub&)imEhn$~i-rdcC2t->Tt^NZ26*1D$IlQpeUnx@rTsc8Y3npSkHrg>*; zT7w)-Yvwb9Mzr~98F#u z9D$lqv)hfjmzPnmQOT$`t6|iQ^^AI%W=6eMfKhMZFzV)Dqh7ABQTH8W)LRZW>edLO zUSX0^_lq&=t#zYrPd4h6(u{h&l}0@v)2J8SYSg{6je3I|qu$PC)Qg`o>OL2YdZTMb zy~7=&Uh<()ulCHSH+gN;12vOY+-`Dtd6`@_Dw$l(YMAum^-QiZ%}lOZ0VY=qhsk9Q zHo406HMx8TnOrT0n_SiildHlclgls0t5TZDRd1!q6_9Ci72Rrbd1sqk z4RTDbb}o~v_$iai=Yq-A=$gsZ;f~2w@}bF9?U~8d?o~%&gT8Fl+t}vt|i4YvuczwK{{$TC3q^%@$$SDo!$Mbz{t08{MoGNj7Vh)681^ zm1eDNrdcbt)vQ&?Hfs%Y%vyVwSu1hMtW~{W)*4?kYaQ>HwNekwTJ>jUt?6sC*2!*h zl=iYXYF4s1n%A&sCF)rmWt&+XwF4{;|6q%wd|!*B&LE4U)o_c$7GZHzoMds-jj=e| z=oUwjWQ(J6n#ECnrNz-U)8Z($)#9jwF9iWzr*S%5^UAW_qFPE z23hr1!>zh4!m3xCWYz1&SoJo#RWFik)hnl2_4+HVdfQB^UTmvXuaa%m8|GN`_AaYl z;*?dddcmqUzGl@s-m&VX9$NM4&#ZdW*H*ogW^)v`+gzo+Y_6J>Y_8@tY_8(aVo9 z+Gg5Z#kSg9RkCfahB-D@dzZ~s;*`x*^@7dS_?pet@s7<^>Y>e5{h7_x^tH{^NwaHS zcDvn6{;NhMyS-TryY5xbZZFf!Zm$(!x3_TEwbH?Md%3=LyYC>oz2$JbUOK{VuQ17O z_lvRHTkG<>$##3CG`qdtO1nKE({3-i)o%CBw%Z%z*zN6Hc6;$tcDv67yS>phyS>95 zyS?N?yS>^oyS>S4yFE}VqLs533HI_T5?rHFk>F-Eis=#ocxV2uyUM{&vaHX^&!Sz-a2@c3C5?pj^ zkznuaBEkQUsyB~q9E$V%Xv>ypo%BuLlr7nmE!mWHJy{p$=G>gaGn|`qb8gPfxw$z2 z22D@~Neli_r0f<5i2g-1*#%J`SRz;y{9}W1|KmT!vh5}%+D%Jfk$`B^rj%D6pcW+3 z7DYb(_`dHw`uBYwZ5m_Lo;gM(tuboR9;1rR7}a*isI)gmE&F5Cb}&YDp*V!XaS1`< z5{AYl0*i|%9+xJFxU>r5(k>Z?=BT(dMaQKa6PK!NT%6CaLGx+9XAPQyd=EhC*hqS3HP8BIR&Sv zaU?}$(G*q2Qsxw%q9%zHwFXjDg-nstREnCWQ&gTwQ8hMYPID=0mQPU|LW*jLDQZee zQFC&NDkv$csiv$cEk!NpDQe3|Q7tq4td*jc>=adUQdGxHQ5i2qt@tTwCrD8}C{3bp zS{g^vQWi~1Wh`x?cv_ky($X48OBFIr&QWP;nodi3CN0(2v^mG6rCB~LZ3tdRp2t(o)MzQ*%~YTC&qp$w^BcH!Wqnw6x-g7%W~@amV=d?zYs<)3Ei*$cSs81|&R8WUV|Cnc-OE@je#Y7fGFA^l zAS_gW{|7@6guoCH!x3bHK#)~{AiE?2Whn%iq7fv=AV`%(#4Lv(GdzN<3kXsd5g3yY z1eFm4R}ciKh=gefGOr`Zrhy=PCIV+I1X;8Zr05_>+eM_Thak&7f@}u}(uKyMTv+>Z z$T*Fm<1~Sdi#dFpo*>5QRWMHPlH*XG8mFh|aXQD0(^Ym{%yZ-P3_nh<3*&TM9EWq# zIE~8VG_H)(KpmHI+BiM0kJFpRIK5|%!+C3*UbM&QqBBmn-Ek@Jjnm8iIK3T=(_Lr+ z!r=)7MPsp3bgdD=};DR+FFWM7w(V39j?u1nECgf#*Lf#H0 z7&3)q(J7>iO_>-zWn;t?vIeG*3OPk)sVQWdo6jEcS%q%yB z%<@ynhA@RR#3>4srjR*#3MnX4NK>7%Fl`E1(5H|sV+v`RQ&iTPLYC|)q~uH?9e2vg zdQ-@XKZWcBQ%Db*CUfvKoePhUMW^X9Hf`qcX*)+u(`#Uwu8`AYo|>lnk32I?*Vt(@ z&rQ>_{4~8GOw$cDX%8z*MuH83Mr$QiOg&CmsUM$R)c za*dra3*3x6%g@Lg!i?MyXDD2nk>}(YxuDF*O?Ae?wHbLqpOLqW8M$T7Pz7s7Ub1K8 zk~1TB+!?Fj&B!bMjJy-f$USJ5EW)#N5t+5K=&W7FX3Zi#YZr-GdkxIm6>^p=QL}W3 zp0)GLtX*Sg%@Q|j&+@bOhA?Y4#968+&DwMFtX)uM?WQ_w6}4G=L7%m^j9I&7&Qc|7 z)?Tt_?UFNVcidU4mFJp>qs@&52cfPOcJj%qo~;cF8%YM$I8L zdXC94b4-<;6KmX@T;u1MbzzRFi*s;QnnSDd9D^%!3{dB!sy4^W>vPPeF~{tgb8yX? zV;1c>rs&KuZFf$pd2`INKgVnbb4(YShX6c}0Ayal(0PTx=0$+d%Yc|yR>8coOU^@0 zY949Q^Gc4HSE}s1*yQHrCO@yN3-d}{oQHulj{z*_ywY~(rKUHpEc^4yb}+AWp#`W7FCcAX!NJf4hrkxZHohRYi3MjBEI7O5 z0@R@vkPf}z3r^czkUHLiv+OT8+rfg1kt|b-beUd6^UNYzV;9Xbw`iC7MRY@0L>uBFMM#SbAupl@Wf5(vix#0RI)uK6 zZW)Vc%Uq<&)*`xOFQO%95$(8(R@qxbSNuhECs;&#&=OgNm*^_8#AMMWri?9_ReZ^= z5=+b)SYj&V5?P~`=o-Dm3X7%7(D4G{j{JNXrb6mz9FDtTfeS z3uwy@(3h1hV_9jL%T&`^W}5c0QgW7+j=O9%y=7&^UsiU4Wu*tLkZpK{ZX+vB7F}`5 z*oxW4SL`;i;;excr$Vlf9cqQ{&?`=!S#fIYirL{-><+);YzQk(LtLTS(hAd-SDb>f z;xyG2tF5g#ZGFYrGFF_Hxk7cU6{cgaI3;Jr>9{La#|xMKin9}}I6W8>F$BXf6vGG{ z6LA8=Rsn|Xl33X9V3cvSFW}6|+bd$)Q=6z_M5l&x!>i%dUbf zyGv%nK0j+_=`5RLvTT*j(m5_`7Wgc?E@audm<{{PVc9kZ$RSV}=)pcQ2t&6J|A+1V;ysF~LstVLql+acsps%W% z#;Uq!uCj!+Y7zFTT69*`w!4a!y;TeNtLk>Js&=6@s0^=(Wn>L5qiZgKts!N6O)3y; zXc?@zyX0D^xizy)uemv9&8@O)beUVT3jCV8F08qAaShE$Yf@QWb8%(O1?n1F)z+k@ zzUFQkYwn)8hUTp`t8A~iMQ6=zyK898TeF(}n!6pWxm`FX=8zngLvvUe&xu7Mhm=7M ztB|=c?m06@=de7J!)j~}$#Xfg$mg&PA%``joLH4}SV75QO*KamT25^1Ic&?wVJ$Nk z#yn?M?HpEea#+XBQDrY@w*4Ho6XdWSoEP&*9?PS7wv6Y+5|O9NAkS8)yqTx-Y@W%p zH7;+K_&mEI8UgMPePTf_1e*u9H=2-K^5uN(>$Ewo0RF&7&g0ikQ)pdr@)}^+-u5KCYYRg<_tJbv#xgBb*AjC zTWx<`-3iv!9<%|~;0>{cY``^i!!2VQNDbeRO2h_Q0~>CI+z8vV4YNjXP&H=5t+5+) zjoYwF{D!+BY`6_^1FK0JQcd1)3(AJuR5zHawjp)&4R_1fa9idETeCK-n!VwcoDH|* zZZI`(!|M1O?oP1b_Fz05zT+Z};y8iha`+JYyuRxU9vzHsRCQ13uciia8(I@aGTr2+x(`~7B;oIxQPI1 zQz7I{87P|?P&ZMaZHE1K_%t@Pz3^K&+SaB+*qd6>+0@$ZCffEk9pGgUNXo)N1CAmbD z>@p~E6{^IR=#p7tN?eUA*(JVYm4p)4kVd~P+foy3YZY=k91m?{9eP{rFxy&< z-G)2dHs0a4rH-(zHNUPIiWo6?R_lXvW?#rX&O6T%iN(m){axN zckGU{<8|B}rsM5|{c-pVcDx=+5CkBIU6O#x6akmRky)7`h$>59WsbnhJb_jPf~ZS` zN+{u`8leK6kbprDdnO^4Ey5*iLM}T5(RK-`>=7>T38@(nL>DTDZDSd(B4wnCmeDF! z#;RehsS;(P3d;O0Sq{hAWw=I{ks4Fxt85vog;%-8mzkX(?3V4aTyx5N+bv5quk1GcveXI6d>7gcwYn<;WETeLt^}}M z1mL^jSbG-*U{~KIcS%6)ntsGv^InR8gC91#c=9AE*_j zs#Ub6UQyac#ose4Y}2Z^O}oN1or>RfD@x6)cul{ebb^ZCMXO<)t7wy~hH2hDw)Lt7j4IJGt6^-bZq=@av8@svw;IN_>bCu= z)eNdc53Lb3P-B`*jjstcz9H4rno{GNT21ZfHLGpZ_?A_3Yfg>tcr~}<*Q`!Z<9kp& zy#J_+ZKMvj(Yn;e>PQ=}hxZ?Kv<>P?o2-ZJSKVyWb*jzOtu|Yy+g#ml^L3^z)b)l~ z$J$a|ZOe7MtGp*Ewj$Ht-9N`>s;HZ>m9ewx4pX8_UleFsOvqb z0d?Sp*g+a_2W?0ltbug!hTI_SSs4X)!f{EpiQ&%fby{6?s^hTj7~ z0VD|T@c`Tm?*f_(K$|SUnjFBJJRq6^P}*S)0|o$lCJ>tzkeW7-n+^c&aOBktYZnLr z==wlwLd`IiO}LFTkv7^y+gKB8<4wFxG>JB7f;QQNI#d(x&`qSnG|>**#5!CvY`dC7 zM`${2u_?Btrqq_3a$9LC?Qrzb4r^D_XbO9JQ)`<|v12u*j@=B~uBOlqM+cp-b~S^h z(Dj>I2i`-%2eyaq5#g)2hwsVZnz{$}^gVJ9YEgSgi{8Up%pTEV_rw;rC%5=LwH5BY zC5785;dWa1H22_^wTHIsJ-p@Y8Etn@YI%D~%iq&l!Jg5DT2L2mAzh?}b689OY0gfqieR{p4CEob_?%0t)T6;q@LGOdVWjm1+Ab9+F`wHhp}vjv22I2Y=^OI zhp}vjv22I2Y%86x2DXj1-Zk4{%-Uhh+F{JvpyRf~n6>@zp>={b=z)&X5jsvMtT7#< zqxZs^(Sf^SH|PjGBwV6hsf&e6yc?chxDL8Xm+Xe;*Ts5tSL`uewa0eh9@oWtd{^oT zU9Bf|)o?4VYj%;I*44XKm+0ADx#x8Cp4&xxUKjNIuF`{hVlU_#JtSPBJ*kI(0fk!yA}T33zv~!lRwJe?tW1| zyC16`{_(s2$bWkC?_d3`moqQ^=-F*9`Sed8|D8wY9xgukYu3K^M|agb|M0eS>+jx_ zZph3(xvpQc_W$zg=+&(&`f-vvM;HF-`M)|>J@*G^?K5jffHcbkaDHJ@F5Y|A%8QkNw5b{iA<&_s-*1jkEU~b&NU)%Rc z_xfJxf#0`3Z>aAZ?t709o&z6q-wWL9Z!_>!_Xhs#gMIb)*`F)ZKgPg!elT~nUxvO1 zwqJ&UpT58Sfj2k&{DH@JFi+sXYuw*|-?Q8=!(jeHzdQ$C>hQe-Pxj%wqQU%-1CM#% zYaSl^z_Z@>-1o~69{XVa%;5KbF?hd!?7lbs_xzH>c_M@T_mAB_-k%JPf3V*FTi*-a z-)2zW-}4g&=hHv-!JL`F`Tq9r58`o9wtgAyv4naw22wIefprSGawbdc$oHhjA)`y^%#t`(~9D>r;5VUL$ zLEFv{)OClT3*HcP*B^pj2Sd;n9M1|WK|s|k88u^RehLzWDJuZ%waNW4U;qW zFuCpwlXZ8PJn0RS*Zg7fNia-)f+8dgM@STjkT@D40Tv-CJVG)=gycYk6vzk}ry}G$ z9U(WF2)V~b$TM7oyvaw%=R$=1Dn`hp6d@Po2w7AjWLu4p=d=iUTaS=0jR^VOjF4$7 zLN418a@&cJT{l8r@FL`0KSI6^BIHkaL`0Ag5kp5r0vi!Yd_<&)5s?KWB2SHo6ZD9< z%8ZD+?1*@j8xb$_BjN*LM0_WWh*R>2m{Uf?syZSb*G9yv`iS_*7!g01BVyDV5ohcX zaorga>+Xnn(i;)4`6J?!U_|@`jfyZlDx%1!h@+z-z(z$19~Bv5ROG;@D3GIKoEjD9 z=}~c$85Q@~QSl5nD&FKr#plAP_*EPglhUZTD36LoWmIgdqvAPjRJ^T^iZ6{(@w+)H zrmazN*&Y?Qol&vtj*1t&QSq)nD!vXz#h-B0M3AV7p;42-q9%z)O`3?BEQp#s6*VX5 zsJY5S&0RKX9_6CuWj<;?5TfQgDQZs1Q8TAR&8iwTk84r$svb2T8Bz0t6*XtjDG4vHkF>_IlnMEaLw$+$=CU0# zx1E^Tbz|lQFJ|8LW9I81X8wdj9{>VFSrmrK7z`c3VdxS8L-zp;y`^Ail7^u*28Jpu z3?1WO=n4-*4+R){FTv2X3`2PZhH5GdozP%tUx%T`1`K_)U})Bcp$!Ly8ZHc-@?hw? z4?|A_82Sv4L379$R6xg|CN>70#>b!=#2EApj6q*QPe6higBIv9Xp0$xTI?8fmK%d^ z@ng^nVGQ~vjzKAD3|f-Mppr5Mb<{EFyfy~i(Z`@y#u)U&9D_2}7_?%KK|9VE)N{w6 zi{2P?&mV){1Y^)II8KfuaWad>$ubrvkKl3g5)miwgE;w?ij$LcoLpn#WQC2B$GA9o zg^!aDg*f?Mij&iFoXjh6vZlt#6Iz_y*W=`4BTjy_;^eFyCpVlp*>L0JDKAc5_v7T# zAWnXU6XYC{APZ=MY+?!WG@c-D5DD@bNRVHs1i3&b$So#8w%7!DmP?Sg_yqYvNRZ#e z1euZ&@nCdi9kg1qM^$TvZP z`~@e)Fz+vhd4Dm?`-?~LqKiZtdzK7r^Fp6CHCBuc+pFV_xzOjCP<0D;ItX$_RTQ2Z}xNh zNAR?HiAbCGLE3yvrOin?ZLTqCv%;p$V_e$2!l%uLLfU*UrOjzMZRVAuK|`kv2bCX>-<2n;TBrY`AIjl$SQI`)TuOkTyTV8FLQFm<2RrHnEI(8qb(Fh>ZCR zWXvyA#$2E?<`$DNTWrQW%Vo@4e8zksWXx|;nAevxW=YAI9W`T~*D~fEJ!8HyGUg8} zW3Jd4bH~Y;JvU=s^fKl>KV!ZLGUhJ?34J>V9Oms|5=Y?h-vw~^&nTFu5O{({;8g~J zcUc5J$|3M&9)TYS2>eb$;3*k_a|!}iRRlh+A@Eflfgc$N{J}!t85@Du9R#ks2z=5* z;A=htKM4@{6FeSf3ddm_9ftun4paCz%n;)+2gYH68i(iUad?v%hxgcV_zX7=-{i;P z=fXJrRT_sE<#D*EjKghp96qOw!?*Qu_@yxpf49crWqTancE;hZI}Ts)#^JmEIQ%*o zhkqgyRG5>e!kj!s;u922Oi(PCpm=(MT4g4vU3P*x%1uz0`3dTQFhRYOCa5WSg32iq zR8^gzj%yRtRegebWK2*WtO;tyo}kv9399Z+P$#_!>Y6`6JqaeLPw*s#B9j!3PEr7y zq$qrnVu(qK1Cx|MO;YppB(=#*QhV$qb%vXyZt|1Vb77MDDos+0@+4JMCaJbMNuARs zsoVM__0pK6zFU*jvOP&{JCjt`oun>!lhj>*l6oCXQa_O?2}7qO0-KUZd`hB;DTxJB z5>HP_tIU+N%T7s0xhd%~KP5d7rlfcBl$2AZq^de49oMF$tNN7m$e5BoSX0uBJteI> zQ&QcXl1_S4(lviddJ;@YpWtZ;MW!Vjot6MLEm8Qi#1PXG2c{)~nwIA2X=#(0miE|b z=?ph5-Q=gG=fbq~RhpI-7_9(eYd8iWqVrMcBZASJ1t%C zrlq_7wDdZdmVP2L7KYAP1U6%l_>4spGZqVGES{dRR+$-Vmz}YWax>Ote#Uwr%vkT_ z87rsESXFh#Ik~X{p~$R-qq7#k zW-SVzwHRX7;=rsWP_x!NJ!@?;v(_FvYn|a{t(*L;^<0>>zDl#!q8#SLm07E;&RXZR zS?jhwYrQmPt?$;XwQSE?+s>@jb!V*$-mG=kpS4~Gv(`@pg|ldwyT(xX2#&&+2o$~# zQ1~s4!fOl)S6CE2#-Z>P9)%wYDEwYV;k<&vH5G+VXehj|qwr$`g+JOTyy2j5!$sj! z9tvOgQTS{jxPZ>VO>7Q6jnBb1h&lKfn1jDibMOK^2X8TRaEqOT&vJ9{Eq)Gu zAaj6TeYEGP4QHNexbxI0Z=SmD&r?r>dFnH=Ko!shs);R7r||{q2C+ar z0}Ip_dV$(v7N{1xK%M0ls9XF3^+H&nzDWzzlDt5blm)7zE>P#S1?rBzK)o^+s2|n> zwPG(&JI(^ta~G(K-U4;cU!dLu3)C-UQ3`X^QkbKbj^K;ZC1O#!4;H1j^rE!JEJ_u2 zQ98ygN>}(r>7lSFy_XlIys{|O)J5rpwkYlEi_&9bQTk{vN*m6i)NmK2Q{JL<-CvZR z28+^XWJxNZOHvbCl1}4G(hXusdIpxHFZ7bM#VkoJc1b$RElIcdCFzB*Bz=>Yq>{2E zb<`#4ytX9W(U+uG#**~IT9Q`mC27Z5l6vlvbkSRq?)gj7n_x-$g)CcPp4kfX%+?Wn z*}6n5Tlc}T^_E_?)|h3h!Y*6KxMk}Kzid4emaX^lvXxhst(v-QozRx8eSO(_Y%E(J z?PY7jS+*MPvUSQ^wyyij*3)3w`i!ht1$4z~Vk_2Ze8sv!tXR*$iuHwFv9_2MtHrKZ zXSo&Y7QbS>5LT>j@`_bbR;-S?Vx8AktULOO^~zYWe%LG4j~vUwAv}#Cs|<$hhB@M+9EM!xG30@OA@AfcXRKgIRmG6w8irie zG31efAs=iES$8m`?qbME4@0i`81f{*kWXPg7)P@Rz_JL1XAy?TA{@vf0-Z%RnJlu$ zW|1>o7P-l1k>^4d`6_3TqLM}0Y8E-CWs%!@7I|r8k?(dE*>*Ucgqyex9p&mymb zEb7(2#eVJdS9|)`TJ9(APDXVl+ULj(p#mk`K$DkV3q!atkF2SMgwe(rtmeIA=YRPtkD9!MsG4} z^d7rLpW)W%oBSI6Tv(&O%4>8{S)<$P8huV%qi^eL^h;xn{%)_)+s+!@b=T+%-Wq+^ zU!z|KYxGYvClgpsCh?q16FHd$Ihkj2@-CZ`k8(NrGM|$l2s!zkl9Q`yPCl;XkA6UVa_q z<)7%fOu=m&v`wX{X z-{d#!=fZ~lRo<|R%7)!mH|%rThJ9P#uwNP*_IG>3-gY+ZuDfAh@HXtb{)YWJ*sy=1 zI8w%NZaNNA`6bd2HawM+Zk5 zE{>e?aOAp=BToYy`HU8jCRRXB;|1gfQ9z!70`i3}AX`iUX|V<5ELT8o@df0CP(Z%P z1*D`Dkd9hF&T9qaj$S}s83p8rT|jo60@8B}$VIP!-17^_o1lRFLO1C$wn-nsH|a~n zCVd}l(r=kfy25VK$GA=U3cpD|6gKJi$|hY?H|Z1FCcUq3(vOWz`lGW+H{4D7l($J= z_c!UM!6y9~-J+Y=7JVAuqHhpe^fRzUe_^)h7Q02C<+kWs{1*K}*rLD5TXad;qC4sq zeO}w5@910fD`SiPVQhvD9Ue{ zqFiB%@-eO`U*U`LL!l_YSBi2?Ey^dfqP(vc<;O-*{^%6thFg?Rc}4lUUzDE)Mfo#Y zlABmbK8=^;8$?Nd21@c5rX;u6l6;mc$+!5D{6Z+n-;^-VsFvjOT1md6m*iJQN&aD% zpT>9W8^n(N z4D8rnm>s*t?$~F!9s3r)W4{n~>~Bh#|5JDD^V*JmN8hnu89Vk5XUFcjJN89y$G+$9 z*l&Uz`xi!_Bu=0-L7*%kP@W;sU6w$Pas+yrC(s81fxc71oS;ge$29`IsuSoVgFrtx z1X_0q^rT0i*L(tf5)kO8Fy{xbGD_iPlp)F}2g<0xl+iu5jGp1j=uN(iJ{QX9SEY=$ z)iQccE2FpdGWyaequ-q}+I7q51+R?W^~>n%pp5>+b{P`iWoTlTVZkoLv%AbuZkM^t z?=laBUFMy#%T(1}=D4=YT-A4(N5(Gm!P#Z%?k;oE+hwl#yUdedm-&QN7=Tq63a>B> zQDHbxVFaea?6DQ*3|C=p@)hQ}P+`6*6{f9Lm~&c%xvf{2mqvy8?o^nrTVXDE73QvA zVO|Fn<|kHFNW7}hL{(uyRpHsHa+Iqom-(vlK&UG3)T(k^t14IZs`ALFDj%GxQg^G$ zNw2D0^Q+2}psIXAYYM<>3We7chNvkVs3`(dQ})=Ja)zrZH~E_KT&O8um73C4YsxvT zrrg$R%1fiBe0OR}*R3fRyqa>?uPLvCn(`B?J0xCrXrk`0pziQ&-8stDoy&aPc_7rC zcWT`^uGO8ZdfjeRI+i=cs z4d*7`aGnbd=c^Ltz0`(tPHQ-~^@j7(XgJ@UhSPN$&IPaG-1QsI>!9KM!~l8(2k0dN zp!Wel-?9Kb#sTyS5737KK;NqXJ)r?~UkB)81E3#WfS&RIdff-;(*U5Ku_k&NZ=yGd zCi)CC(Jx^>tHn0avs@Fs#W&FxLKFR_ggGv?iJsS*=pDU@zA~EV52uOt+$MU_Yoho3 zCi*65qQ9^`<_NyWTq5?E`(TfG%kDA9xIN|yzsEcj_L%qT9&|R*JAGZE#^(oVt!$5d%*|u_wYb#gyw(?MDEAQ2| zazbk>`+8e>Y_ye+Zd*C!wUz6BTX`C^mCsm5IgNLe8$?HW20F?YwxgWoI?64+qr4D0 z$~U#6oYy+a9lfKxGCIl+r=#@Tj&jlKDEIu1@+Rmgzp$=z1n)YRh^})Vbe*?s*Ez;@ zohy9Tc_?(9_iEQUp>>^oz3V(Sy3R+p>zwks&UL@*JPo?eXRPO(#(T~UqUSsVJ?9JC zbIx)-=N8{{UI;zso7!{EYdzLCVN3fgx5$w5e1pBHU!Om$%u-p0(?4@x8`|cjWE_g?{b0J`^Y%TesGVnC%vQWHUB94Bsj``!j7>NevD;^ zV=M=bu>yOHJ;NPiZ}P|3=fW}et9pz*ryXN&>&Mua#xeH0dyKu{9b@nM$Jp1wG4>~Z zT&0QQDhrOQJa=5Z%pX@D2*=fT+Hv)&eq4QI99KWM$JLYGarK&iTzwK8S3hAVR0=<# zGQPzE<`rSRDUhqz+cl{IU>)?d? z6F=$F#7UP0CtaR9>0ahfx(|et?mO+IdsRQ_J~B?aAH0+9HUFghBsl4Q!cMsqe#&Kt zQ!WQixdMC2J;R-HZ}O+y=fWxXt9r^kr=4!;k8#wqu^d&<4wopSH`r`*@UDfcH% zVV4LByALSrEk|KjcnW(cP}qBo!uE9vdu&kHM~}j;`xN#xps>&QY3v4Z8hZv#V_(?Q z*jes0c8foay%0`g-_+CCdF?cIM?a0dGEQSZ+|$@a?=*JLKaIT!PGi6DGwdbe40|7( zVc&9R*em=Q_MvcweXpHi_w_UEW8)0_(L2Ll_s_6TgEQ=B{49HeILkf*XW1{@S@srx zmVF_dWxuIs+4I_2_Ktp*ePx_wf4FDai{4rGo`05o6P#s#;pfy##5wgoIH$hl&Z$@U zbLvCkocdlnr|#?L)W^m-^`m!Az3!h=p9bgD&-i)u260|}2F|Nrxbx~Q{=E7^IIn)w z&Z~Fy^Xe<(y!yjEuU_=dtM~l#>YL!a`U}6{ULr2I_rV4CEqB4a!e4M73K!h>+68xC zzu-PLF1R1P3+{FQg8MYM;C{w0x;Kc6?lW-F{lZ;zZ}Au17s5sNn|9H?qhEAi85i9j z-bMGGf6;vtTy%dCG|mDV=Q$d`%+vS-fyUoyG=5d5@ka)YfADDhnor|T0vi8>U&0yU z63&53xWHY)Z}OM$=fWlYt9A*$tzW`l8kg|z-X;95e+hpbT*7}6mpK+(=6L=x_dvMJ zz0)ppSM|%>BjYmn!Mn^|^DlExg3H_|{0heqS2zw_;RNmqcay)uJr}NUU$raTZT$-O z(zwEX_pWev{VUw-;0pJXxT>+>s>btIwFkmg?VWyAdt_YIK6qEPYyMU3NpMyBgzsw% zv9EDpUlX`}?IypkJs0-1uiCzLTi@4S8vELJZ(qCX?`yAveeEZ4&11nekLRy>4}@#p zJN=sX$hhWx@UMAKf@|I<{JO^w*F6qg_XO^`cay*FJr}NfU$yJrZT-6U(zxz@_pW<) z{p;TA;JWvdVDS5Z!Qb)>{!n1>_d0_=HW>V)&)`o32LDXlz@LE|_!sU5ev7|>zYuQV z-?SU}9sLIW%D935@NVGu{2Tb2;0FGSxXIlIH@Ua`P41y^lY6h<{|O%HyzoeWXFSqB_>c4_!6W?>@mS};V_o1M>(7P9`d9t2{?d4?fA=5juY zPw>R&g(vI?i+|GDtg|EfRrUm8#S@BUN&b@0^x2{_`dz!C2a zj`$dG#Aon~_`*LUUI@>KZ~8OhmGO-D;XfnZ1kZ?H;5q+Rc+S5!p7S4r=lo~zg8w4C z;J@iF_*cdY{)hj9e-pgme}R|!Tj8bt-gv2h3|{J=!7KfX@Jjz?ywZR8uk<&;EBzOE z?Y|XX`|pj{{>R|8{~5gTzX)&qZ^j${NASk~CGg;#!GjM04?cmnKoH)7uf|*OJ$MU# z8t;S;!8_p-crOUTd*Q3`Uicoo7k&mGj8EXBAqXFhuf|8?d+^ct2|fpc@HzNud=9<` zpM#&m7x2ya0)7Nvz%S#Q@FVyp{0e>;zj}V;7xrQDNArIzfBVP(<=roZ|3~?ZKXX5x z->-f++xo}v$p7L$@@44Ln}780{{5@}1^HVq_x@_;#lK(wqi6RX-{$Vn$)~0N>`x!h z{p-K;sQd5EJ-qmH@xlG}U$g)0|FG}<-RpmJ_kVAxcmAt~|M2#|QKVZpwZD7wFIefu z`+p=e=;S}SZv1ooTH>O$FaCFbc{TUvqgVga*IQTYH~W`w{95g0rvLB{{_5f% z{txRHFZ`QF7nc5;e|r8uf&S_oVpq@2K!0%d{}k*qf4a7I=0E@6gwq?wpHu(u=Mr^& z=I@_c694VVfBlD-PX5nf5Bfj-S@y*7|Mnjo|G$#|;h6BRULO1BfB6?j*N^WX{p0`f z&yM`}|MkfuYk%)wlEZ&MlF-4A*k_sb`GtM9*#Y0U&pPch&vyQA>VRQB;1~AUXa{`c z0l)CKkEG91?K9N|{K7tKtO z)@Qu-S#N!QVQ;`M?6csyeI{I=4clkL4fut>eJuliVV^D6XUz6la|gWX0l%=%qU$qh z`)s;CqqaBT7ykCg^jWrjrrm&F*k|2!`^>vO`?k-(8}JMJY`i`rx6jHu;AJ2BYzF+o zK3ngAuRY)w_St)V25+CmcfjL5>Fn2K>T4Td>aTT4zxbex1AgH_+4~H}{<-weX}~Y+ z^NV}^a~}9*`Ygvjzp&3Q?(+)|Vm06wAH;CLFYNP+4`Mvv7ykA|4furz*QS4s2K>T< zYuCSq1AbwjO?hyQ2mHeBp}#6*Ssv7h0l)B|uJr57A^(2BFFdGQ{W><_7xq0u2X%13 zFFdH5{W?0}7xvkk2X(k#m-}^kz%T6ci~Ib-gSy|>z<^(PppCvp2K>SU?esM?;1~A! z#RnQ2@C!QwA5otr+UFM@Xmh|X?(+)|wA7awSRz%T6ciw`_thdjeWzTqM7 z@Q{Ca$V2S2%Ln}8zu_eg_=$%+#Y4X0puE5Ni-$bMLq6jnuQBvm_1l2oJjX-6;~-wY z`HzP@$U{ElAusaKS9QpfJmgCr@+J@YlZQOYLq6r;djIBE9`Y;?`IdwF@|%Bo$iqD3 zV;=G{4}D&TJk3MC<{@wMkiU7z;~doQ-@ML4zt}(zzxkd6z5M2X9`ZmB`Jjiq(1HGb z^F$B%qKCZEL;mO?kMxjFddMq1^sgQAOb6}5Z{F#k{rJs89kee8?D7G>_`v%&XpesL zRR`_WZ~p3_J^RgP9kh3Ua_FZ!RaXzkl;+5Bao%_WrlO?~rFZ=pXw0;(inudSOgx!BXELtOQ%B`7ZB$O^ zqjJg^l{3z$9dk$RF>lmP_@j0z7_~E46b<=5Xq z?8bfAO$M-=#>cP(F@~kU7?$D2*aSburi3vzqm8KveN0UmV`|15a})lUn+nF<3=zkZ zAdaW`IF}USTw0H7Nh7YM{kWG5;$E6a;3<&6Gkk(e2?;KvC$yB2&@z6)O9crp1Cm5q zNb+eTsi%Xap9U!+Bc%9@k#}C8*W&f2>D9Hak6hpAA9k%10lf1^VamWRv{WynmbL*}qH zWXAO&GinT(q1V?Ov;RhisZfWJfevGR9m2yHj0|I;7O^Bg9A2|wEDDCPG&PKk(Zkp% zGmNF!VJyN8V+np3iwVP6MjBROc~}kgs3x`H@OlobQDaz5Tf^#@J*XD5J5jG=5Tv(2{ zBTB?gY7sZCN8G3paYO&EJ7!1RP?K)Ti@2d4-B=KDGjOQIP?I6+>p+juz8c_VVdACY6hh@62(X&4=) zllUkdCr0Tg7^TxxsL4>9sevwIeO*eUHmr==No~}Q>!Wtm7_~#+tvwcMGd0j+g(iTNon z<|l%fpFu;O6&^CKK*+J8V0esy;S>kM2?2&P3M?fx`2S<=%;WT&&j0^xv&0Z%DPzr0 zC6+`G$&k!_Vvju%OC-p?k!56I$TDdKL#e2xL#a?SZK+hXQZo06tw#Bh7L{rdODk0+ zU)46X)bI1Y=A1i^F}~mLAHR8#OrAOOJoj@y_c`afKJU+U-L0FgtZwbuQQg{OZFTDw z>#JL9HdeQ8S*Jc!z15qlLH(yj_87Xw)E+}?ntKf0vaLtQ=F59@Y__sTN6)oAI<{Ef zqoZbHkB%+t!aNqe)E+z>wB)v=4)Ngk(<|T(Y$%xmMb@J>$!IGwk?!C+XcDctc_toWIy4*jPd**VVT<(p_{cyPl zF896VUbo!emV4TAA6xES%l&G(M=kfIu-yBV`@M3HSMKY|yWKCRrFmHV-B4_5BG%Dq;(zbf}sou~V#a_>~` zm&!d-xhn$qLgoIa-1C(CoN{kd?q@n*_b}zYrQEA@7v15Ldy;Y=Qtmy<{YJURDEAfR zUZUJTlzWD9pHS`%%KbpO2PpUbrYaf4E8K_~o%558nHA>+NniQq{Ws8?Sk6lkPEf+wqNcw`{r})MoWpHa>ao zru#%))$jX_x9;DWdy#`ZcIc|cTi@AqU#VXVk&%8ozqPCY_{kLoxa3 zy3TvOkuyD5U7O6EyGb{B^@5#~Ise&oKdVn(?VYSxv`I&48**@Rz&|$K|7zfO4@*87 zw@FtS``(Gkc29KXn&h0{Ib>9_WLLXSl;xt67feo0nz>1DIpr6#llc#H=B(tdum5>b zQv2VX_l_e6d-k$RlkNA|q{CF*@Xh2qCvMVXUb*$!d%vY zQ#a{2%MN%rNsr#7=j>YbNV3b$c3&#X?e~81SINlro%g0A$NT1YpGoHbxKjfl*XuFr zx5>4Wre%81d9`bk<=bu2eJ)C0NuEhN?_Ea@_|b$nlbUlTWjfGG}EL0z5i}*pEr&+O^Dp|hqr#!{o~Cexz~khMw?aa z>Gpp0@Jy$wnB3dFyk_uws2j2tvnEIVkhPjMJL-t6 z<*eyZPh_oU%@4Yo?FH-!QD0=QV9y9Tob4s-DN%1^uVK##_f4_Ah&?IlkL*?KSy6{% zFJn)OdL(-tdtTHf*$dedqdv)A$(|W>MB7W*Q-i)}do6oz&>d|rW>1d#C3`h{cGNN1 z%h}VTp2=R%o}UZ4X88BRQQr*Xxlfzj$0a-;_iMBJyRi4`^|JfEu=neDvirfX_v?7M zkDKYB;r(Ryj|uPBYH6u44dZ9R&**zY)4^23qY1B*E`*prE-86h2+5K$T`}KLH zQAZ7*XLkP^_I`cdS)FOP9x{D3TrX+VS;O^|-CrkMZ<+2IuE#X$uk8K0Uel<f1ohmvikqT}Sqp+T&QSW8%*LsubzF|Ge?uW$Quk|XsPf}RVxSyTfKZ(6x z>s=ak;jkWN_gf06P;{h8SNwccj;ZDQ}&dd&Urhygr%zt(FXb>y&~ zXL@p2?|syj!+wz6FDmR8na&*clkEOd?ETtrGTk}sN7?PY$^$-tc_e%@$Vs;<35Km@$dx$rE)ZIfo zn(6N$UiDFj5AkfK$A@?~tCtV)aCX195HDxi8j^ z&+b1L;{8n55BWfLzq*hw_^9)Td?M5PL%xye{vjX9?uQrh6(2c3$Y(Mh5b~Xj3xs?q zyWd{Om$Litg?uXG1tH(^ksE}3EW4jy$k#HC5c0Wthh|!Hh42d@;L^V8|yk z-VpN5?7o8`AINOPaygOqAwukX)zy*{6BL4$onJbk9`ZZ7_Y~;JjUNK&W`bPjGJS89OK{^@5Z<`#;-9>jqzxV zJ7atqvHUy64%)=4-aT z#C0Tc&bTgAe~xPokv2P|&`&J0K`e8K#L1!JCBwuoM~YvL&8?PVySmUMX4x!eDe*Ah zD%P@8+@(#dWm#@WetB+4aYb%O#md}}s@0urrMRY(tyGC|=EXRRVw@FXoK?Aeu27w? zF4X459`n_e_4&oRFU!zEzx>crLw;!G5HZl9`PRa)d~0cBzO{0!*yhxHN1-X-QEJY2 zR4&%3d1Ug6mk_q3rqFLQZdk_VxWsFrWV!| znhI-5&4o3Ui^WV^3$?|ih1!a?LT!~;XlZ$2SaC&RSjEc1u&ULC>WYrS(&CzeI7VS< z)w)7!#rndU;)cSSij9ReRk>oWvbtDXSzD|VhpDTqFD|a^U0hn(uQ;;QP#jq~q?oH3 zTCA-aR%|PcEVfmSEiSH_T3lMyR9stXF0QRyT&%8a)$c7W)`^wY!AdKaYut+B$cmN4 zkyWe3TRZglnqr&yOq-Z#Yt?%Fy`i|aVqXEuhsx4YeMMWTzG_*ix^j7Gan*{_ z*ou{$~7f%r_!>jb)~w>^`+LT4W)Gz8%yh|sw+fQD;8JORrIdxU9q&H zUqx$0L&em}Ar*SB74=oaDi&9btXN(-wxU}1V`-~ss%RC@Szp;&v9z+SqPJLU?@F=O zsulWvWyRF0)#9`r6>XJk^w`>pZ;aP=soKHjTP&w#C9qhDw`^YROUW)xxBX1d%(P`(7Y@%FRSzQrP_Rbp)RlMB41z8FJE75$k$g5%`Ynr%P%X8 z%Ju)7KT-IXb!H`9MpWO*q}MZe5x+?(>&^@In=MBq1aDzXNBg?ipr_Q6%|dz6~*S_ zimKLPlNe@`=1G(0NR#HrhSJ*NhRXHD4Vn`hs_Jw-_bydeG?c2VhH4Is)U`ZS*M76E z;kMFHUF%v~N<*vGmO6A@YaJvn3z@``3%hi$s1SL*s)t816*P|RP~ zU0Y?duAP;YBX#|()pfE`*F!E}t81c8Yh}Hzi{4s8`{~+f&{{b(SDzoIYh+|j=Q=kw z-=yoLIk!%0Zf(9Tw^VEGu>1;LGb?jz#IXD2*XCB}b8O0Q%x%cmC99E5=P ztqqIyyREtE!cvWC%MC3o)A!4Bt%Vh~R&^9s=c;ubR%^c>s%vp*ab2!e*JEpOL#{*D zWJj?&U#q=-h_20Hg?jDnz4J@i>vfH;DGbfm7DwiX702e6YF$}cY|5|EHM^#`Se}d4 zd|hFw{1t8ak%eW750>ZK3M;hF>v}G%)^l~_>$JxYE3VCtEUwd-_4zjK@gud)tSwd- z>b1)cDby9l7J3(!X>T7}Xeg}HBe~*G`6z}Jh7?B@#umq#r(#*LN#8dY))iYdc4=X8 zu}!{-6@^xYVY&A6HmyJFi`B*YVr_9qv936_*t^(T z?5DpQifzTA`g>%tsi<{GYtRP$WLa@(akYN3PLFgHR~Fan&vnJM`dPd_-~Ft`y|Cp| zhyGN5Ke^?xgHF=lk34;&FDgP{)8g(s?BvEb?{0BDTTg4e_VyNc!n30@-Mjh57B_y>)W)AK)%#jDv+>a@ zTijp%G&j@7XDn)Q(^oETtZtSL{fA2$=bzu=uK)D1Oh)Of0EasPhzmd2|Gwz%hdE;EKrZhrY*I{(A(ZalVEi+gC! z4;$awuEp(p!#$aPe`iIDd-$dM8=v}Qk$ZXL&l{io`y%(s4!<xR8@Xo?RUB5G@sEDrTj>6Nc1<#K=|XqhyPGGMeq*8g z=EXfTPSQAep?l`Wt&&&ISm=Je$2Q5C$1ZgD-@k3fQ`YXg&^120ee%lA3*EZWJ0z>N zSm@6C%Z|qQ(O!!0FK`W|U6bjrEpYR%?UnrGxdra7U3bg)O#6Kc+`SEZBv;R3?zE{R^s%I{6SD&{}a_HF$TxsLJ$&n{4aO0Nr$#~D7_Fmwgx}{%oaoqy< zLhl2Uzf>-8k3Vpbc?i&kM!Y%S4SQxla^i31yLZoMNb3E3H~q~+GJZ7T=K1a`9}Q0K zzkI$+E=`hm=FWG=)(*)y)7vM_cU5~Hk^FejeD}*0M-H-~3@Yv*$= zb|b%cT2g!L#qOHD&PZN4=wf&0ijn4NKnpANxY(Wh=;-8}zhC5bJpSzD+E*@e%b!0d z<7Jop^dfiGTjP==zI&0oWcq~Uk4r9cmwhGWH=l8l+r2b3Sv}+;_s}<|C4TRV z-2U5~m+`mbK5lkD-fd>`yEmKN{mW-1gPv)2*YAJ6c_z^6uDhk#tsgu$xok^l=N#V}bVfua_=#yAN2LJebOJ zv2k&7%3T+_;~xHc#s{~Vt)CCMBvBc+Ybq>B1}7J~A3eS#hB z^wJ&XK|$Mna_(&BPQ5c}I(4?YZR@*|4-cB{{>1r{ikEOc~;PhKb~>En|0)ml8a9`-{lKGPF~pOe0QP$amJIkf4j+j<YChnKlo|Jr$_yEmK$0Bvt+0H zX1Tlm__Ji?H)pxuwLM^-7_{t5j-2KGT>Fb;Mg1)I*fYOK9{OaaThjVq#=FmcV5YnO zvz5ulYi7D#AO2-BO#hX!r@ue;53zj*iI#^?NesBS>N`_2ZzmYFP^a4JU3|Vd;D{{8~Vs2N!6O^?zH)jCQtlux;ygV z$1)!O!dcT@$MVOMJqAp7XN`X%8Mftg_uHL1JvwOjgC050jsMn@$;UUH=N25(k=!u* zJa=KPvo;IQ{yASg&(+TUb#m3m=enQl^K^2<^XIz#-hA3TJ+Oemm&n^Q;=hvLk2=@A zQ}b*x{6PKv*t3~m;H7ob+?5BdN#1&Jn%n2EYm#TaHO>9#j^CIE2)1zG;Aw8?R?jCt z*?O9r((!y!^_Qt`V#^De|KNlhrn*nxeK9%Yys7S{@Bc0-9yZl&GwP+xr?AhvQ{4A| zwKlo@ktyz%3x1zGa^n6^9x}xp@V!4IH+^M_dt}5PlcV05?E3cT^ccZD z`dv5K-7)9YI41K94;|$gX(w`^k=bjCUXZ>;2@N568Jnf4Cv@gY16eIJfuaA0$^! z9_Nl|{~%d2V4Q21`FHb389VyjSohQCK1`mwd#pQn@jsF)E*R^s>(}X>!b5fASH`+O zF8x>Xm$$~ajv*V99Ud6tzO`Yad8%MhTMr-O?mGFSZa(wLe5>zS?!cQ0uK&lQ-EHp|+{!0M zyNyS6)&P?Gj2b)I&G?|`F4}LjyJBd`&D%K2UHiRGj~DE%$I?-5{Bad-+2~PjzhxC} zyS+xaH~vwP)x+J=ex~brd!@U#^-Oo!KP%lWBhGZ|kMHz^!Sc5M%SbotpH=SmpN(|i zKEB%3EE?%QPIpfozPbDThSS_jH+Fi?V2%5I<23iP zWD9raai_Vje|rn}@z$rghCgrNV*Y!~_fK_`uI}juop-AH!@8bs%Y#mJgZg)R)L@sV zJvzdze0fXvcxEf} zw8278{pb|e@BFRZqpMGGH$S$utG)ab_uf}Jy>4jR$8B?p8}`sPZs6~SxiOn>>x#Dx zb0g2`^uWPZ2kkS=l?q>R%illQJvibk?!yO8cBkIeS&K;x)4uLxcg)c3-1eoD-EB8* z=icf#$-VZ@c9~CW=iw*0x~sQ$S8R8Z+xpe*-HR`u=>E~SF7tEMPB_ucSySge-Sb4Z zky?Op%-Ot`}w5wdSn>%&F(eC4?cXJPa^=S9f z4!dW5xIT9t<&OCI?(UF@N4e()F0;-Xn*)(RH1kNW2UW z4m{L7|D*lgJs%w6{`~j--KF;);$9uxS@R1EdVTjp+=6HOxk;}yxZSruz&-t)26yk6 zP7fvCh$A*{aOZD0z@7H1f$m2Q2fE`H4|Gp1KF~$~KJ%y(axHL8aBXmnaIJ97 z1fNOgwWMo`Yl~})YmI9z)^l?$a!qn=a*cAWa?M5`E!Q&FG}kuQIM+JYeB{K;1?B{E zgE_)nVa`NfE^~=F#oS_!G1r)L(Z9=FWKJ?SnWM~A=4|x&GMAat%x&g4bDcRK^-|UX z)&$lD)(F-L){N*IW-Vb&VQpcJVXa}!iS_QRMXX7zO{`I@RjgUjhs;{Wn#S738pm44 znish_YaweQYa?qUYb9%D^fj}VvZk`Ovc|I3vgXG6d)8vsWY%WZXx3`h?C6tbEoV(< zZD);Vt!K@Tx-okJdjfj{djxw0dq(tKvzM@^u(zO z$IV{Gp2ptB9>-qCo)>)t?1k)!?2YV^?3L`9!AE3!DSIk=D|;+^EqiY4PrzQxp3L6N z9?f3Oo*jMW?B(p~?CtFF?Dg#VQ9maZASNI-AVwfoAZCcZbz%u(3StXl3}Ovpj@U1O zScI5_*n}8`ScRA+`rwIWh-rvzh;fK@h?-{h}ei2iCBr4Dfpl)mLjGiwj#zN z)*|ML{TqnIh{=e}h|!4Eh}nW~%3?WUI$}FwJYqd!zQ_@X1&IlX4T%wn6^R+6@1Izb zn3C9%7?W6&m^1d1AQmMiB{n5SB~~S74ZbXkWr=BtZHaM-b%}YS&xBZ*n3&j@7@1g^ zm^s!Z5K9wN6I&Bw6KfN5$NB|gabj{}b7FL2^$!%Y$2tdMd188Edt!WIePaH|Q^*C# z3CIn|5y%zD8DiZ8xdb@{xdk}}xdu5$?6*NKLQX<%LXJYNLe3KFFvw-dX~=EJamaPZ zd7|%zT!@^A+=v{BT#1}1)^(6ekyDXdkzWaMV#Xyj_-Y{9o?xg0qi zxg9wkxgI%Rpgo`L@sPOv2tT_WO8M4=2#a)E=^8NZcUC&u1(Gz`=gMHlarI1 zlcSTXle5P<8*+JadUAVmd~$tq{>azR0?-7|2G9u53eXIKPtUXjGzGK;GzPQ=G>6!) z1uX(i0&N0~0<8kgBGv(+WuR%GZJ=?Wb)b3d6Z*cOg`kO`ji8aBm7tl#x+1g`G!?WJ zG#0cLG?&;v1}z3n25kn72CW9oCin(T%R$pY+d<<&>p}C0oDnSuO$coWjR>s>%_!DA zp(UXyp)H{?p*5j7#eOzuQD{d@?BofldjnjYF78XsC8nqTCt zXn|;gXoF~kXoYBov2F}45lsdiYAISibjf7ie?(?+R#$bRMA$^SkYS1Tx0(sv{*D*v{^J-v|2RV;M+7U z7fly!7mXLK7tJ?vXS856VYFd1Vzgp3<5+ixmW-y1wv5J%){N#H`yru4qe-Jpqfw(( zqglr~KD2B!ZM1DPZnSPR@91Mh3r7=28%HBYD@QXAK2p=t(bUn_(b&=2(cEKyCbW1o zd9-;ndbD~p`&eg)mXD^7wvWb-){o{N`8zBCCIB0N5x@#y2C;4tmH<GQz%*bRFb-G;%p>|bVIeRP*a(aSRsu7Lb(OFbmE?5`LEBahvVK6b+7>o>71~ZFw zsjxI-Y9GCAj1ATXbBq1GU~w=x*c^-wRtK|-b*`{Hm>z5o#s}+b5%Y_F3|Jsc5H<)S zgcZUJW8Ew)5vB-RgfYSzVUDri7%UPd37dpb!YVHpvy64PuuPaHY!k)_>x6km-!ClG zi;2QUVWhB9m}#u*g{8t&VXH7!SS!pm_CJHg!en8yFj`n`vzTqH6Ncr&bYZ(NURW>8 zH~18c1;d14!!Tl4G0ZsD9mA5J5mSaO!sFz48h4HgZPhE2n$Vbw6}SjP;@hH1mL zVcf88n0NF+!@^!M-lFm>2Ej2+evb6*-Qg~R!h(KFwZCUzX}h4UT+nzr`KOa z4VR8*7009FTgCC|cvo?}I{sDEcIo}B;{E9Tt>XRZ{jTEu>it{Im(Is3&WFy=D$bA2 z*DB7J&fh9(!E`>`IiEVe?VMko?{?0&&VM^KV){JV`8@RbwDbAs^J?ewqGpWRF@2ux ze4hGz+xdLO{@eMy_4!*(nXZR+t_NKo?OY$aUfQ`{s4=6~OxII8*ORWVcCIg7Z|z)f zy8f&NP1j>P*Q2h_cCJrdukCidswR!vG+oc_T+h0`+qu4Vy|;6{>-x8vHO+^1=7Z)( zJM%;HrJebr`O{7{IeQ2&Bu1;qvmHj^HcM+o%yQy+fMD9 z=5ssqS@XM{`K|fh&U~j94$qR-gLc*ftq<+24_YtUSueDHSgoAalXlhzmfQcGf#;?eG9-J#1$^ z)cTmRK5D&8SueGIrqtqTJxy6pwZ5jTuUco&IAuN7`kb;pYrRfcuc_Ii zc2Dbh%6hK#J!O5@dY`i1YyG#HKJ5o7`+@d{l>I^bMaq7m{UfE;Py0#Aexm&)Wq;9r zld|7v|FIfC?MEs5k@lyQ{Ym>(%6>&nAhm(o&r zA5->6?UyP0rS{L1T0-roDf_AR*OdKL`)$g8tNqt%47DGp?8n-lQ}$==*D3ooHHXw5 zYClie&$Yj&?C;v|Q}%o9|5lTzcpxPnP<)UQA1Gc(i5C<P=xBqbhEe3BBMi2bL;D~exIY8w^Lq{K6dZ&KnL#XBkSj^ZEl@+%%niH8&) zrNl>ymr~*-#ZM`(oyQt@VL z@#eyBSPiD)(Uf>p@o7qYs(3XeUZp0J+Dyf>De$0$~RK- z4dowJL#livB_C0Kl9Hb&UrEVVs41nkRQXIwKBN35CBG5-Psw+b|5(kb@}ZP`NcmAp zekAsvk}oNLN~uLvK9!PBDZfg|uas}4V(yq3xbQ}RLOhbj4?*ndjCsQfXd)>ZjrNKl>AirYD&JU{57RER{3m7KCApTCBId^o09J;|FxP~<-;lYu=3-S z{8;&NO1`Z8Ii;3X`E*J?t^7JAzgE7Tl5Z>jwi;XI<0<*L^7EAZT zJ|&-5exH)xE8kDa_m%%!O|JBS6g@!tK#D#fy&y#|kbaO-t1CSrMNg2vkfJY0Z%EM_ zq(4{iDSDgqH>+`$9+#rWNuNv6=cL!A=ylXQQ~NAE zFGbIjzL%o!N$*S1`=tL_O|Dlzx~}D=j@SMNgEzn4&LAZ%ok} zr9WB?we-joJyQB)iasg5GDWYHewk8REj=?u&y>EIqHjv?Owl`~e_GA8^w1PNRQhO& zJ}UN~qL)fPwOVZHsVRD@^i_|(D!tXCw@QEY)M!hO_2{wEXFd9?^jeQzOU*X5+tPDA zdam?ckG?Ct*Q57J|FxQK>A@a7So*L>9~S%f=*84{Q|m1~*`p^*U-szB(wjYcv(Ej-KTza`j zFPDDqsU?@5?$OhwuY2@$>Fpl9UHZG#m`jiM=<(9$J^H-#dXHW&{oYf1EQHP9pWEW^DZ9Z;UVH99zG&o;^8IYC!Sh( z@e~hF5nu7}74a4iZxMg78hP;;504R_@$eb(8V|3bW}e!4@f;7&5#RCf9q}Fy?-Bp8 zntJgd4-XO_^6(+?A`dSTKl0Stizj(_lK7H`FNrsKc$4^()!>Uqd3cogl!s4=S9y4q z_?4$NUp&jhv&6SNd`rB`!@I=4tY%+4%)`UP$2@#Yyv)PP#Lqmn{NiaIo+iHL;cMb; z9^NMYW;OoeaULEgKIh?c;&mQgCw}Lt{TI*k@I3K758o5-^YA|LKkEq~9_ZnL;)5PO zC|>B{h2n>vUIF5X9-b(^=;4dvjUL`8{%Ab}#3MaCQhd_GC&ep0ypo;*^cE1$^zcma zO%LA`@AU9a@lUIj6c6?AQ1MX@9~Ce4@KW(pPcH)TR1Z%TU-j@+@m3FS6@RrJ1>&(D z9xFcU;j?1@9uELL3+P=Sp6lVc;=3NcE8gqjz2d*t(?C4f!-K_#J$zWa*u#tIaX_yF z@njEA7GL)8W$|VYZx(;H9th&m9v&?|?cvj6{~lgVPXu}+h-Z6vw)nP(Z;N+(c(?es z^-K^C_waD>aStCCFZb|r@pDfv1@UwbPZwYJ@OANa4{sNL_jmxr<2^iHeBQ(7#p^x1 zUi{wEdqF(k!}G=WJ$zrh-^2S=A7VWj^u5Oepr3g>02=G@0O)r;9soU;#{;0}_ILpF zS{@I8UfbgV(6M+t06I302SCT_@c`)9JstqP7mo)(@6F=@(0lcG08|%iJs)%~JRSg@ z8;=J-=gQ*&(7E$?0CX-rehQsij|V{K+T#IGe<eEb;hBbZvP&0J_#Z z9su>nupSh;7CjySU7H>cfUZ@K2SC@Z#{-~i+2aAwwe9f$=vw!9095yFJu5U9JRShe z4UY#vbH(EU(A@EO05q389stcPj|V_=&Eo;cy>W!~xX@hmcmOmvJstqfRgVWibJybm z&|LO-05rEf9stdCj|V{YLe>*QYk|iDptZr{0nl3E@c?M;@OS{UmUuh>T3b9G0IfA1 z4}kh-Sq}}ZMIH};)+Ub!Kx>u91E96b;{niG=J5b%ZS!~lwAOh%0IHkzcmT8(dOQGH z8$BKXt(6`RfYwfr2S977#{;0X)#CxsTI=xus6UtW=+Ij1@c?LT_ILoaR(m`ETDv_S z0IlU74}jKoj|V_&y~hKfx+#wbKzo751E9UZ;{niK;qd@y@9=m4w3m210NPtT9sun% z9uI)}e_0O@?L{6Bfc7Sj2S9t3#{;0f%i{siUgq%tXm9g)0JPV6JOHXAx1J%|3q2kH z?TsD}fc8p{2S9tL#{;0f)Z?eq-s`)??bRL+fc9>W z2S9td#{;0f-Qxk!UhnY$Xz#b0a>W834}f9=j|V`pg2w}(*umogP%Po`04TQbcmNb@ zcsu~=UuHc_6pMH~0E$gK9stEE9uI(G7mo)(v5dz9pxDOa0Z^>t@c^i<-g=%W7V>xi z6dQRw0E(479stEo9uI(GDUY90v6VM}W&4>P4}kjbSdSFNVjd5GVl$5iK(U&~1EAQ= z;{i}C=kaqYw)1!Z6zh3B0IH+2o+^q3JstqXh8_=qVnvS!K(V981E5&a;{i}?>G1$4 z*7SG)6nk0^7R90-4}fA*j|V`ps>cJMK0;nGY@%4!<7ZWD>+t|6*7bM*)Mvos0Z=UL z@c<|`_ILmkD|Q84qYLtt4JOIkgJRSh$Y90@O zayPFW4nMcY&#m0f;{i~v=kWljuF`tiC>Qj20F)bgJOIiSJstq%jvfzya!HQ|K)I#I z1E5^f;{j0aX+3b1i+Vf&%1u2U0OhJ44}fx4j|V`xtj7bO+}7g(P_FCo0H_az^~_N& z?C}67H}?4Bl`DHZ0Lq;`9suRi9uI(WYmWy&xwgjxp#FN+V@J8T#{;0;+~WaIuI}*w zD0laG0F=vnJOIk=Jstq%`W_E}>PxLBkF)@f2SD0@#{(d(z~cdscHr>{o0(tfO`khCC=2SD18#{(d($m0Q!cI5E@NK5i~0HiH> zJOI*~JRSh`N3$M8(xN;b0BKVm4}i2Pj|V{7mB#}hEz48SB5lj#0g%?^@c^h#iS^!) z7Urpkkv8V>07xtI(#)uz@pu4wt(fES07zT&cmSlec{~8z>i`dcv^b9kK-!$g10b!= z;{lL%=kWkY%ky{ur0sb;0MhzA9st!FTTdiufgTTlv_X#tKw6>41E9Wf9uI)DM2`nR z+M>q;Ag$5k0g(1+J(Q$HdOQHqCOsYiX_X!ifV4}G2S8e;#{(d3)8he<*6Hy8sLzb` zT#^>*@c>90^>_fJm3lk?(oQ`d0BNZn4}i2)j|V_ntH%SN{&yY^fV5bT2SD1a#{(d( z*5d(?cI)u~NXzxqb4lCvcmSmJdOQHCySAQA(t4}i2{j|V{7vBv`-E!pD% zkhbjc07z^0cmUM@(Rx5hi}rW`q)mG~0Me>G9sp_A9uI)DY>x*(+P237Ag$Zu0Z?BZ z>lr02+~Wa|Htz8NNGtbv0HmFJJOI+tJ@s_b);%5oY3&{lfci^Xk11*K9uI)Dd5;G` zTD`{uAno4c0g#sO@c>BM_jmxL^?N)3sz0}$RAK=h4}jQ!#{(c%;PC*69e6wdVhJ7( zfY^e^10dGm@c^iQrS-59i|}{=#3no*0I>>>2SDt?;{g!M@OS{kHas2xu?~+1Kz)R) z=apE9#{(cX;_(28m3TY=VkaICfLMyh10c5I@c@Xmcsu~=k7+%!#9}-i0I?Y_Mg#lz zcmTw1JRShC9FGS;Y{%mP5bN=H091!>J+;JwJRShCA&&<@tjOa55IgdC0K}3!9ssc= zj|V`k$>RY~e@N@WB^KrJ0EkU_JOE-<9uI)nmB#}hmgVsPh;4a10AgJp4}jR0_3RQ0 z^LPNn#=O+pvF+2SEKRt;d&GoW}zoHs|pGh}C&K z0P1t;@c@YBc{~7Odmax!%R`Gi9ssdF>)9g~=b6lhnQHT#{(cX>G1$uzE_LK10Z(k@c@WrdOQGPn;s8_fpNY+x2(=wz#Lo;{i}#2J2}i7VN197aR6?0K|$t9ssdpj|V_3+2a9t ztO)TD<2jJ5dPkp{v zy~hI}cJJ{3h~;}c0Al+d4}e&|#{;1He~$$q{QIHsbJ#!Q9}d3{`{(%{7W?P%IRpETX z{yD#}f6h1TpYsp<=ktL5^ZCI3`MhBNe15QhK2O*`pD*m6&l~p7=MVemdVu|NeZc;? zUSR)RKd^tUC)hvN7wn(w4ffCV2m9xGg#B}U!v48lVgFpeuz#*+*gw}d?4Ro$_RsYX z`)5AD{+S=Jf96Yjm_M+8<`e9n`33uDzQO*Pf3Sb%BkZ5~3HxWhwuku(`)5AG{+Zvf zf95;vpZO2_XFY)Zvp&H7SubG!tRJv{))Ux2>kI6k^#=CO`UCrCJ!%i@6YQV$3ii+X z1^Z_`gZ;Ce#8D*&td+7!2a1!(y+h4{@HI} z|Li}ofA*s^>`$l3j1fjh5fVt!v5KhVgKyUuz&Vz*gyL>?4SJ{_Rszf`)9w0{j>kW{)q=*|HKEd zf8qt$Kk)i6c|KwM&fATHZKlvBzpL`7VPksjbCtrj8lfS|K$>(7IZyoehvF4--i8@f5ZOC$6^2E=dgeBb=W`o zJM5o)9`;Xu5Bn$Ihy9cP!~W3&VE^a?uz&Od*gyIK>>oV=_K&^*`$unp{i8p?{?Q{~ z|L7BG&?{j7=ohem^bFWP`UdPDy#w}-{sH?(4}txokHG%XOJM)#C$N9?6xcud3hW=f z1@@2r0{cggf&HV;!2Z!|VE^bhuz&O%*gyIX>>s@c_K*Gp`$rFg{i6@T{?UtI|L8}s zfAl2SKl&2vAH50okNyPvM~{O2qff#9(W_wp=vT0R^eosv`WEaTy$kk_{ssF-4}<-q zkHP-Y%V7WLXRv?tG}u4-8tfmv4fc=z2Kz^kgZ-n=!T!>s@k z_K*Gt`$rFi{i6@U{?Q9z|LBLXfAmDyKl&o4~6}skHY@ZOJV=$r?7wY)HLX;KIpBmfAm+_KYA?eAAJ_~ zk6sJ=N56&rqvyi@(RX40=)JIi^k3LNdNAxCeHiwSUJUz3KZgCIC&T{Hmtp_t&Gdgq ze}?^|N5lTnr(yr-)v$l`YuG<}HtZjL8}^Uh4f{v`hW(?5!~W67VgKmmuz&P(*gtwY z>>qs{_K)5U`$vEGL63+1qtC>vK%1CN0H!zW<>@Cw*J`~vn5&w%~IH(>wp4%k2Z1NILO zf&IfrVE^zE*gyOP_76{i{liya|L_*rKl}yu508QU!)IXs@EX`Z{08<9&w>5JcVPeU z9@szp2lfvSg8jpXVE^zU*gyOT_76{j{lk}F|L`W*Kl};y508TV!>3^X@G96p{0jCD z&w~BKw_yM9F4#Z(3-%8WgZ;zDVE^zk*gyOX_76{k{lnK_|L`{0Kl}~$508WW!{=cC z@H*H({0{aH&x8HL_hA33{Y@M_pU{2KNT&xZZOw_*Pt4?y7Guzz?s>>oZ3 z`-hjq{^94ae|S3VAHELzhquH2;qS12cs%SMJ`ekc*Teqd_ppC>KI|X95BrDr!~X66 z;0LguF(&v0?00#N;3u%><~4%fz+RhU2z~@RHjXj)73|n~55do1?~V7!d*wX`|AUo3t~IW?;6Jfzk!v#eQ|wyhnhpLHyOz18gTKYDb*}l~ zf3dm1oCy9Hn=8zj;GeO%#GDHL8k=j(x!}LCxyYPkZZb!MU&rPyb2#{UY;H5hgWt#I zK5Ibm1KHZZ8o^q@ni2d%wwAD_1b>mOHLN+oe`ISBYZ7Y{YgF(n+1kY#7W_=Mwz0+q zzmu(ftbxG~WosjAWbjMb+Q}Lk{8YBKvc|I3vgQW=m953B$-$pxYc*?j@Nd~#&YB+l zUAES<<_G_m?FH-!!5?OO1$zd22YX2HliA+F9uxd#w)e0H1wWeYP3%#@uV#A}dsy(Z z+1|z;7yNFv_pt{CKb-B2?2*AQXL~1mXzu{C2kYvIhr0p6$)-(ZR20dpCP{ z@blT;&K@89ezx}$0|Y;y#RkL(!7pgB12IJK6IyIRj1l~X7JCqb1V5t1Cd4SjD#R?o zzi6=xF-`C{TC79N6a0@B3lS3qf274q#7x0IX|WVBRq$6@tVPTf{FfGs5t9Xfrp0Q+ zY{9>2u^cg7@ON6QN6Z)epB4)e69#{%#frp?!9QxTBr#?1ms+ez%o+Truz!n5gFn?` zRbp0RS7O-UXSLXt7&rJ`E%qe_4t`jRjfs(iU)Ex0V(8$fwb+^%JNRua_9g}oeq4*q ziP3{!w=;HE3?KZw7TXi!2fwey{^S6`4{W&sIYRIYTkb#(5&XoKTaaS}zp>>W2YPSJp=6DG!C>5G>=gKU|I;8NT`o6tpv>^)K8d} zf~FGcD@K(rWEQ+Olv}O3iT(ZMWIQB`V`Zu(5yoJifLJBTA{whv@SHSQ2%0D7@8Q`7#bN` z8JbzBpD`^BO)b>dnAV2o7V2+Ii$jwO^*N^1q1lD{9nW@r|M3W5lNv2hzS%&&0(=yRC(KgXIL%ow}pJ^_Iq7U@)*4n9Tgn`b=XrFq=@n zX)Fh(6Y4vS^}u{W{im@Ym{6z>HC6;O3iYGLl3+@qz7+Ov%qi5L8jFHSh5A%uRWPei zziKQCrWNX2jdj7iLj9|;Fql}Vk2O|yj+j}fpEZ_dOs%uN)>s?NE!5u{i-XC9`dnjm zFuPE{Yb+0@7wUVB^|grkh5BD(fiS^PA8f1;W*F*+jU~bqLw&KaMwnx$KQ=gzZ>amT@ z!e~Riwy|3nZm8!rwhQA8_1?yQVZfmt+}JRTIMj<9JBA^{l3~iBzT8+d%sJGb8;c$& zCLQY2VgJ;t8@q;KhkABn+c54>?{4fH1|I6+jg7;|L%qDQa~L`-9i|@Y>y5QPBIX|I z?~TR7>@0SNsa%CTL z66+P-B|HG3pNV;!@BoBowjjJOH7ei+Q{70EB)o=KaD05c#)S5)VM=k3_s=p2^TZ$-IFvB3+92O#u^GOs8e0KB8bk9bM(0EGTh<~79w5c*G<7nOJvZz>*u(67q8 zt9StLvJ%hYZN&qC*OhoT-e)iL!!mCy@p0&vW!_ml0HL3jd28_i;I$>*R{U)q+|ZB9 zyt#M)LccEa?&1Lm{k(|p&Ep&TeVO+c4?yS#X5L^t0HI%)d57@;gnnY?Eye>7`i+_Q z7!N?`M@D{P9%a1B%=?Z9 z053fGu=3*s4**_yJOH78o_Xo<0EGT}=C#KI5c=<#7atD*-hA?Ny!v^cQL| z@BoDVj8?0G2O#usv|0{40Al}E<3X(l9)QsQ(P}~P0EGUKRx5%BfZ7rCBWg+T07zf5 z8WZVF^qaKW6Z9u)QSbnS{*+d$f(Ib zJOH6TD0-pQ42AxoowY>r0EGUcR%?U@AoL%#S|mIGp+BkBD&YYL{Y$Nu2@gQ%Z)&wp zcmP8GQ>%r-0}%S7TCEfw0BWbuPsRS}r)srTcmP7bRja+i0}%SLqR(25R_NDiwOe=q zLO)mZU55uC^n111FFXLDAFS1e;Q^pl4854zF+2dFpRCoE;Q3 z0H{?%ucmel4?yT=Yqf2707Ac8t9`=*5c=Vwk6Vpg=$C7?b9exxr&~>3=&y_3PQP8N zy+eNw{dm#mtwxVpJv;!Rf3MZ@;QK}{DN9WJOH7;vDG@_0SNt%trijwK%*@=ud66s(1iG|7v)a)wG8G)>i9^ z2Y}jF_!qUXcmSx4g^y7yiw7X|&$e1xJOJWrR%3fuXTNQ$y~P7SEiOEc+FU#Upr^fb{P*q=x1)V&3FJpzjLd7#sd)gp~FY5MmqFMho4#vb?B!KU$q+R&~M#p zukiqce(YA8jR(Mb|BKgJ?Y2Asp`W|ecH;pE{obwi8xKI}2M-^%8u8FC-fGA30EB+> zR$Gn-AoQEJ+H*Vrp&z}~rsDyiRvlhV?K&QS(9hm#+wlN|e)sTitAQ5}x0?9SA0J+B zHS?i=zSYv>0SNu|t=1k7Ktu5mLCs5=yx> z0MLs8KZZUVhX+9H-{IGwcLN>(dO6_dptl1a0D3*(_lWn&q!$E!5M3J%4}jRe!!JVb z2=f4ZX7`h@-V%5K#Qq(A6J2`_4*ndTrph(cE)*0O-YmABWx?cmOn4 z9UcIBci`Wlmj@mIdVApSq1Oi|A82n<|I~*PWddc7cptlVEGJ4J60TBCl_|ND? zg9m`#H2Bl#Rf7kB-Zl8w=w*WkfZjIv+vs(J2O!=@o?bY30O*Z_KaO5GcmT9_I{b6= z(!m3uz188bqt^}|0I`3E|4w_c!vjEX9{hRq>cIm*?;iYn^zy+2KyM%Xef0Xl13>Q| z{D1TU!UI5WApC*!3c>?G?;!kx^b*1YAolO@7t(784}fA1hyRdXM0fz`O@u#@UPX8S z=v{;dfL=!U8R>0=2Y_Bj_#GAdI6MIKLc$M8ZzMbb^h&}nso2Tk0Z=UE@Ke%T$^4b= zojsQndpSG+^kTw~NpB`R0Q73YuSxGFJOGO29DYuEJK+JK*AsrvcpqJQLE#6bHxwQK zdPU(ErFRq_0I`4TDMfE7JOK2X!f#6NDLer5qQV0}Zz?_V4h&Di(Hl0O*Z{KUT4_!vjF?Ec~;Ir5zpsv44lZmR?(U0L1H#`9GzRL81!vjEXIQ-%Cio*jy?>PM9^pe8^AolO@m(yzw z4}fw{hyR>jba(*hO@}|7UUhf?l)F0o>-4h213+&({O$C*!vmn)*WrJs7akq}<;D(w zJiYSp%hNj#4*cwjO)*+QVMc}%;qU;^i;;Q^X)_KF0KFQi*PwSJ9sp@Mj(QGyJK_PL*CX{F z^nSzxKrcw@LFf&M2Y_CY)QiwN5)S~qB&jE%wNZ)*uRrzM*WP#10XHUdTP>J z6Au8rHmSFf_U7;a(2J9L9C~x&0iahW^*Z$K!~;MtPwIK3?KwOE^!lXUC*E(IUZB(i z?b3OFQ0o;+y^yp+hX;UOqSO=7TNDofy+)}wqW7rPAE_59^+@z4#REXEQtFlHU5W>Q zUZ&JDN!xUI0O)m!2SDuKQU4?@)Zqb;HtO&INGo;JOVK+O4}jReqn?W1s(1jTwL0pp z#Qq%~0D7_F0iZW4^;z_4#RDMi)=|GjFIPMO^me7bi(apI0OEbu=>>}ifZnjwhe<1T zcmU`fOZ^zVWbpvdTbBAVY0VA~fV5|a2Y_C*cmSkLJ3IjNs>K69?^^2D=w*usK%g9=&?;0MNUa`aNm+4i5mmeW~xG*DoFbv42PXAH9I_0MHwl`apUG;{gymaAFA7 zOBfG;*n*?JkY2-h0L16MHJfZoZ}Ptr>n4}jRe^;i~bad-g4UL5t8VlfU6fY^-nXcnt+ z)N9ha84m!xoT=v&+i`dR#Qq)io?<@^4}jReqaKvr(0BmE{vGwA^p3^@AeQ8)C#APE z9sqhx;{gzRvL4i8|BiZ8dQ;;8pjS2Zs$y3T4*7t zox=k_FK_C3>FtdNpyi>?p5OHT#seVs@2Cf+H#i;uu|h|^FulX^0EqoN>WRe`9UcIB zjZ<$d_UP~ci2Xb2k;Nt*9ssd_N4+w=%kcn+{X6QJ>1~b&K`gXBy?g3!E@2P(m3wL+`#Qq)i z@nYo;4}jRe_0SjlcX$AfQ*V7d0Al}+dV8^VhX+9H-&s$7_2$O|AolO5*B86D9{ytg zj(UEvee3a0uYWuMpMCaO3-$k3U%s|w!S9c$yk@}omUEu}=H{QAcI%>b0^%B|6u&}&m45h6$@TE z=eKwMycVy?YjX@73&+HzG;BRvd z4(-3oHJpR}w>|DE&cS2D(knOz@6MlpIp^TckG^p!=U}VS?=ImStX?+n8=QmUkH&wU zbI|nEt&2Gavzzx?%sJ58U(7k+-<$(}&N*N_=YZem9PoUc1D>CA!0T}iczwc=N#~UI0w8x&H?Y2bHMxOf4=82e#RKa@;m%4&%tx?oIE$L!E5oFyf(+c zv2aWr8^_48a?Bh%?}7Kid*Z$E9(k|4=bL)uas^I6u9QEqBA3e#)W4qVd?Z)MSB@|0 z=lSX_^;hu-e*U!q8e1q-T&2H?JLUDroXm!CbzFU@7Z!Ta)zkL%xs0gZfn8jl`!vOQJRjr^6b9%N5dTEkzZ z(r@e;OGW)o#nJrA#rY-rt72QeZ^_@x_utYn6tBoXr0*-Q(I21c|Ejz6$7jV{^-?`g zY1o#$iwZqSF4yB-{ZZMWKladrn=#JiYF6v}(o@3+mW|t1-&ek%AD>V*uBbO(dU^Pm zvT=hMw@%~c#&NxJ)xCAum7cw4O&`TTcEgSaDIPB3ltR+`-vc50v zo`11y-2HLfJ8|4+xtibTC`$A4d<^m3z8uGGqnGMDEBRc_-n@;f!k&684lL;VO5Voc zY+x~0^OAnOv_tXavVr@?fs?XCgmbsd9c*em!ZZ8|S zFb;e$8`vvX^C55Mq^*8kHt=o+@{zozZ|tMnK3DTP_8S2l1~9QeaH@Uud$=6#;=sIRUn8`u^H{x%y}k*gWPz?b*|WUph~;fG#cHf~}ZcS{_nll=o;ch;fzm5sY9j(a?g)5+eG5AT6P zUn(2-KpgiseUqJRT@1O>-h*D%Kt&CFRm-+RL!C>wWe9QRZlH!xSzkLUa6@IRJ~`(+&W-*Mb?xtg=} zftNlTUaH#k{$G#dcGQD*4LqosS4Wi z1HTmqc4Py!7mek}w>#qxWdk3K1OGb?^!gA6@>a&4QBvR&-{Ly`yyiAe(I;o@T=uw~ z%5{3;1NERCl47MAV&>BHX-Aa}+)dxx7BISe;G?|KYtv?y4Lpv49eRQ# z%6$IVZSwl2YPa06+w8B8rn-OjYi{$xW{P+A)KB#B+khIKg)l(B-#H++t&T$zL0>vQ zWnW*@v@GO$@n`m^y9dq}>1Cr_J^4yMO0@$9BFB4;(RT#*A4rPaQX2N1e-!nK)_kxOvm( zj+uK=)1*0lr}F0J%$=ynRp0BJ=y1o(7&mvS{-vvwe@(F8A2ZjUpzj1bWpgi_HgV$g zNk`0@G7$1KIwvEXHJ~dY_EF2fbJe0&_Ac&(r=VM z*X+rY=Z?`&x_Oo{lczOLnmFcweh2o?&6(Eue#T5b=)l~Zsk3I!tta%JGwtF@ysghY zCBI=pH^Iv2wyO_zRXdvLvt~}Iw?8=P^*e* zYW8OMuFo)4pGO>e))6O;ICezmpJPT$nmey)%<296HaCaI zj~p><%n8%RpEY9Eyx9{bopsC+N962~CeE6tX_cEdbI!CWGbc@~pD=aY?Cw6TaPf9M zr*<)a;fTT|zUc`!o$&01x}JHPgt|z(Iq~7OIsc#g_3kgz&beHEOk7&JLOQ3}=boXP z7qcnQ&Es+Q4#?RlDu4dY394h)d$JF)n_uTs{?b`h{$oB>Q`g9-BCB?zrsV|HE1Bx?*M?{dz_tv)+M|6H@C-%=(Zc%k&kHXfaZS!BrZ(pp- z?~vayziVOle6H`Di)LsO*57kycm6#!ey7iSZmut%R<7^(IdgJ-XV2mveZTz7@QKAy z)!6srHR{jjODC>iZKkMco%6|HV-~8N>b@RJ%AtH>3 zFY$#Z`O<^4O)Q+;^55!Q!*nfn_mtTJ*WC}p>e}6pG-0}XI9pr3{D-=v;}1VKQ@;3M z*~qT%Cwq$WA81pJPtwiFwV4%vUjA!Z=a{Kq_M@_+={BYg`a0i9*;MG}b-rv% z`P@fa{-k#5?9-hzz3;?H8Fkm_fbogF7 zVXiNk>LjHkeYJJ>9XD4Y&iHwANqYZ}Upr|W`MzWc`|2P5j(>GZ2D#jBdVq0CknOAM zIDW?0Uix49#s4~PKaJsc;`8%->-2y8iXz2uJy1RlUXvRVM{N=_&g(kvFag0Wzc}vO zUB+EMESFooX;>zX+}mZ`si)}qdTkmQkMD&p<6dYA4}_s{+=i~>&d=o-8o%PWo_c@f z@At^r8c`odZF;}^bseWSwpt2b{EE*vqRY4vFl|U2wdwiJ?>g>fjp2g~U-9{_=sNBV z4cI)6+Vp&PcOCbh#?*ar++$tGRpxVJHx0`^k5{{lo2YS%yBYV7F5}+PxLm(Y1LOPH zS{I&vl3jmq4bZ>FesSFXUB}&+7ee{sxFfraTYt00b#wmC>@x1%JM_BsUwppVUB^KR z^kjNP?s|>u?m9iG>$pF3|9MR4GOq1SJzqSi zvg4cIb)2xt>Tcf0ja|l#T(9Tr=DPn`*Ksx7nlaB?7q+HTR4 zb@RD>(skUe8rRKwumf06M-UIG?Jm7;H=kQWmvMEP(5t%{cTSgaYwszPUw+wnxunau z4I0ws#$uYFs?IdVlfTm%EO8w2*7+=6(FT%eZw<6v{9A?D=-p zwOfAvYJXM8t?TCVII_#Q4NvNIJ3o5+Gaeu4vi$kRcIbV?52x&XT-J4*91P34dEL9Z zjLSWvCtJMfh2!g{UB`iIyE!kfhH=?5oLtP^3S$ai@ep3txUz?Ht@0<}k~vo6oc`x^ zxg6i=@_e_BEasNz@%R;=?~^X$c0059x$7#9+t}rG>#meNM^DD<9((e%iNC{Z z9ir#kyX=AZ?e<|@T=K?`D(0TkYs4?c@&E2!#vL%Om{W+AeZ_J6YMf4M_R-&=aR+6i zHXYMedaUg9=U&vfLHgbJ6_1a<{~vqT0$)XOy=U*^*cPj;u@C)! z-`O*F=WY@}MO#|ucW1wI=FFU#ojW@_duC?WX&&aOI^S%=1l;imzW|=+%gcrTg{$wH zdf)tsLUmT3gm^32%2IWQtWFp|DwMBXtX?-Y?c10%%r%|Q|QL6P*GBXX`i37u~aj>!3R z8#>=~iO9QzLQuZ>Ttw~+JVbs-M1Dvl{h<-L^S~(SQxSP8lD=z1-Zdic7Lj+0$PbIi z4~xhPBl5zCyn966JtFTBk@twmdq(6vBl4n%yeJ~?6_NLf$PbUm50A)?h{%tK$a_cR zv_gc=H%CU~M}|UBzA28#izD(r5qY18yd)yGceNmzZ~8{$eIx1nMdbY=^8OLIduL<$ zOC$13D~@jlMC1b^`UghjTtgf>-wcY#2ZcgVzA1~y%OdilBJ!gm^1%`L;E4R_i2Ue? zd`Lt-BqBd1BIo+$(D`O)L_RbWg7Rf#6$bgHJY+;(5#dKf_>mF5GQy8akGWzPJMeB{ zuTa_=3eZ2>77_5NutdWsZ*5Mr8dKzR4ee&)a4Ran|9`&aMPG^GdTnu%-$3(K%VVff zV2(ChEsudp0Y*8rhtbu;7ob0VgA5#>r3x?-%tk!naceBVc%p~$v|Sb8{yft17`hbT zY-TIJ9avzFGUr5U# zjxby-O-CC_0q#dbm9Llb^ff0c&u5kbwD*O|Z-(9iGsIkI<YUa-2{B?(hG!JWi;<9A*ko4sjUD6qvTAhvhLeD}Xh2 zu;rz^Jq+z4boG*7so}l=x~=d9rkh!ze2wr0W}WgueRek2D{l~?0ON`KEHCBjZl18b zlrP`>((+Qi!_A*8FXb!3>VITJhwuViUk555l&{eAQhqC<6kvSGb;xuz@CCTvkGJXT z$sc2CEI*8V!Ys9XihM_Nf#vhb_c9wTFYUdJx!Ll-0$9BtusrI$0QZOQT3+g}li>~q zx_bBmjL%-Na?yuIk6D8z>wOC6WX|TNXXG;G`8hr3&K<~vgv=~736-g-CZRG7(`mvl~qUFt+_b>0$%7EIKpq1_fot#GD%#lsOU@lsOV8WsZbNnImCR z=17>%j=LG_iV`=7WsW427Ujl~rsM`l8*&5KcwC;X#^u>uTt0HKM>-_8p$AJ00#kBq zRbbkUt!AGH`v{Ovl0-hy#m+M(r97Vy7|xM6kt04LM^?lW6sr_JuQ*4M;}^zTrdY4I zR&l-J^@?{Y-mCZx#YYvtulTg$&lF!(d|xpa{eSEcV`TX>^6yW6voT|d;7=wt7_&n8 z3y9w~<_6`zLVVa5&VMn!Y=QfhF*}uikNA)=9dO^Fyc_YG#vG&k2}Bfrp7M3XuN!lP z@-#Qcwixq}@-T~<*n`GwSN>1L2VeuleV6(VB;Jpy1?7hl?=uGGK#|WQqSDS+{tDvP zjJZqshlrRo{fY9g67M$VpUUUpz8J&cu{#m@^(Wqi`cnR6;#W{#%3nytpY>(sze>Er zm?xC~3GsF#HZqWK6a4HN>^X zoUQyi;*G}Kto(h%FB|iW^1mS7fc%xm(8$El$PXqW|6auFj2WSPHSt3`OgzK8gr)dYl$0- z*{uB6h`2bPR{lle6*wQ|X)ujlj`}3BK8asMyHUQJxW<_2%AZEO(3rK#UrD?``=fJ= z=~LP-<+{G;JqPvcf7HN%sZ@ywf@9y3l7S2xP}(mDNY&)59yz8m*cE|`AC5DfxIELY zG*`$(@HAb7XS4&%k$>3b&DgOqxv8@AHt(%u+^-y2=^b;*{6pvea{iM$dXDnn%J(NW zCKrxqOs;x-M~})l;*4m_TlnS+W@j?r+xe8&WtShz-d5EZKiV5Se#c?MyEev-e)ok( z-`M5VjxvuO%%#R>@Q{q4!PUXop;kH;Jn>t4ZQEb%Pj$70!N z7RHwjc+kld#1oty_n#zPwn##*a_J$1H!$(FM#v^%EJIY@caMbp`1Oo--?PV zW`V>WVeWuMIi4gW$bg=lLXRK*!Ja*k>mel3wkhNt>)VpDMHB+i}eH@L*=V zO6V}=6dvHbWPc?0M*RhJ3O1LV_MZ7x7c_mF!IgtIrTVr zV<_DP-)h0)zQ&ud9b^TPf$gX4tbpyW>=y&JR9T)}&OoH{s+smVvOUu*wm{)w8%{Rz zegm90mpMwbyBSSbW|4zlT3Hsr~6+fQo=~b{w6URp3>7 zA8FqaHm1qOr0inv*t}q$QqQ~subnq6>*|U;RBR%>4Jnp|y27TTWU!fuY)-gIiEM7J zcVZTIG3AkvQU=o_F>@{+EQ@65# zM5%;NB2?IL64ZkDIHp~oqM8s$r&|%H7XoP&p%C6T%kvvZP?={Y62=HwMVJilo7zMxGa*ezg^+Km;{1#Rl=Df*_V# zTnb0cq$MT0D?=9~kBOqV9C=_JTgR&G49|GfW1Smj&%M+N6jj z6}7ckxn8Mz2bS;S{cNAwHaR}t@|j{r-4Z@qVV4_DxXD&I)OUKT9ENgCqg&` z;XiFWziqL%u+11E!RQNivm5rlhyWFyY3g{Kck#!Yv`G_&1j z#*FgnQGHPiKtEGEVtJj>eKWzHH$17;h3a`e;n`*Ewy`^T>{gilWdlrlf8mT7)gvdG zSqqoUK7Atg90q%u!hMJzWjh&nV@U-{ouw;JE7;v$Ry%Ro?EPcMN*?+Xyocul&%{=> z$!jfrk?m^O$5gcGuqLrKevyB1Y#pvQ^P#r5aL)@jxHy-syH@;(!HB_numgfcgXrj6CFj2Tk`Nbln<|au(t#sabisM#BaG*PF>?Am3P2;@w3`lnzesaoUd+=uJ@XDKqXdB+5soGy`lz3Iy7~$c z$j21x+_Kv+q8q+1)*-P>p|iCTgm4{_>$tASb-{|VFof%ZT*q}juH(8L*ZHVvRJXH? zku@GVuA^}s*X6j5>u~r`#yVl2-j21K*)3x*&yyLf_6S^F!Y6qWEpa#}%Je z+@|<5#a9*ouIQn1V)z?rn;^C#qVe$^U2>kvAEJDb@<%E^NO?Z!Gu;UqexmYxWe&ra zD_)?uK@rRJC7;d8-=_S%%5Nc}o*&ilA80rq$XULhE01O4!v9WrvCksiE)D;?hU11W z@o4a1xj3&(J)M+CwMad%rL#Wp*9!8QB%e|&R6Ihlk7BvvNJaVIk*-SlX^Nj$oTE5j zajD`8#WjlS6k&Rka$Ko+v*PWF_bA@4NDB+g{T;<86rWa<_5t}%mH)NktBSi6-%?0a9VK~pW6+HG~*Eerue>MjO_>EwCfNLQ2d-? zS4ECvV(2Dqdjc!*ZF@tPBfM>Q?7yf_o~eN;bQogsM^gD<*M0s1^xSg9=+hB_W z^|}4spyDNc(stGX&D&W^kLs(2**)7?%Ytq`YG?InXYI7juWVg8qVmf3+OB_j<&}-u zTVFZ5a!0Fql{@l!RPM;G^oERVjGs=c>mSv^y3T7S7S@~*w6Pw1px5Xfy`iF!7FNG@ z)Q?#II5*rmy=QRr_@sL?0;5hM#SSh-xbJ1XgBZS-984~j;M>Pw#GMI_eS(RJebtXA ze}?WV_;}sl}%w{Up);1 z$G-XnusNd{S?sGXQ5xD;*@hhZYI(p~`zm{SNUeQ!0oWYgm%Zwr;>hbVhmAO3d0FPr zwjHqdk?odd`Da2DzJpsaDwJh8MZ z0|gr>f#Rk%P+s$}X%cvO!l+1K+=!)fm;_Z5tfuO;F%f~%dmt-n>IW~zP7;CIi3IsK zO%-9BM1irBM37w-sI)`fVI;TA^y|)7fvNJTRDL+TXC@J(ed4W}4OBi1o+)7aBsl^e zwoe?zF(sqZ+-aQ?#;#7B6UKa_VeA5B*W zTEGe@+UHM3BoKn3@nF})>UEreJ6yp9bpJA zHy7Ucs^D!JkY)z%J)20Vv$9#>Elttei1#Naz>>5rxcN5nW{J4Wm-+ELhXJw1PXXt}bh$^Ws2j1#i1KOqmiLrPPk2IZ?)q{5RB{5vI`gqf~`mS=)fHVcr zS7ntrvW=i!eVw3>=g0E3fw%f@2F>Ip@N_frFxCt8VjX4le1>-8T?%EaE9-2$Zy*2z zl3E-755((l86e})Jp*rP@+By&EdzO$kM2o$_dHTgy?{)gM*-;cKnQdV61@nt&gMmQ zPR}&L&QXHEJ=q$I&`!HsWk9RX2@=u`-xsz%B>tpp*ThOMy!vSK?79BVvudt+;4 zy|PZ&XEd=j@^;nK)HsMah)n=(hi#v>DAoh9C0iqhKV@sg`F{t0BJBXO<`ew$%A-0mY&G(KX&*2Nb`h_^2ZLAEsx2MWh*k zXl;UTDF3G7+luchzONW#eIZ@0qS%tbcUE3($>6PR%Gv^HSYW!5ief_sKTUa>7ARk& zXl;JyD{pOnUsB%M{BBa7)&`~*n=+8g&B$+66k8H_-pd&-Hf5l-0m^ln9rO{D(-GNI z5qoPo_9L#Xt9b(OuhwXTd; zPOePN|KQ#CKN!Dj*aTuxO-%+rzh-j=e`n414Bi|1Mos*!{CMK6{KQKyjNg&ddE1C7 zBM#c-$8)z$X^iK(y1gNz5%M-IbQhPiPFPW}&&5G|DUjRXqYmpIRZ$R6JPz_P?v$Ih& ztaOwMB^ke)xy0jZ5d$k7Y4J_)EiSOWF(|>yEq;l2A0R9K9Xaw!$@cEV(K{Z|gP|bN zOFqlv2|vd%1)r2L?U-MIWbd4$t;8F<9!Fl}fhBG{Bd>$cc@Vn1DoXza54u^4SZD;> zySJ0?#v*prhh8Np<&uW4s{-ZbVa`p7Ko183VWuMRG(9tgz?e;qV?o>rHiDOFa0#T< z1Sa>)G#tg{;TT9IpB`YbxG>&8Vqm}|8%R_JOrEUPV~atw{00(1*(MR{;89FMJ-lzu zT-87#$ds){T$t%e%zF|%*6R@_!~5op)v~ZKP&}EyMwu{Y(PBoj9v+4@!Ugas%IXFZ zK|WL@t_zN6fpDzqz%h#JTz(=NPRw-UG5V7DW*(>i8w^om{P|e6sOPaJu1&GOtk`ce zWZZ=pUg)1y*V8|1s^59)u=5HJZ)PQ2#(FU^8#Pn6uBpP7(OHTX8djPvZwpN@894=J zE;(kdW|PHoa&XL7LF}e0w`7IZM_B~6zgV(#RhljyY-XvTyIw7{FG{7`6>aIa_S=PT z!SclP8oT|&?9{~WlybTa_8Jv!QfrcHvoFfJII%8%iGOMAa&#OY#`eSoXi@u9(D0mf zX8WZH>fdIAD#8DPe<5R?o!i6P`#^8Racu?9VVqNiu#WJILyt#F*_TIs)@=pB@wIi9 zR5kt&%?Xt(Z#8k4v^V; zM)fn_w5x@_m(yIB7xQ#Z&y=BZY3u8RaHtl2{C}9It8X3J{Ro6v=a$`u5#8{8VXNXf zhR)VX5W@FwxvuFtIJf3_K5Utx-#pCM1@yc{D;By-OoE#N|H~W{B}IgJ ztw{M2<;#>Gru=B-tCX)(ewFg9wnl8pZpJ>7a-JKJt3Qb4ij|5J6{jk) zk7B%qipv$xSG-7ZgW`>fw<+GO_@Ls$ijOJsQIYyzQ`||!_5NqYw~1&n@2T9!A45J# zM7nm$%bF|jU6rS;m+=N@yknJznhd*z)F1m74NoZ+DjuQON0CocET7aLaE$W&pBO$x zac}Kd>ooplidQOLt+-k7R>gZ1?^l%iM813`XZ}A>lzIjKW95IYXzf|AD!)VVPl|l# zrXG*=1(bRQ<|*G^(XMezDPO2~gkm4X!HPo_t$ph_<*OAZD@waYKW_gI6i3RzUWVnd zdU=&+*qO>cq@C#~Yna;eny#80mLgb=#4A_#&T>sxt2MAP9kk70XKZfe_{t7{K>wH5 zI&Way#E*=(ihIXi_(r+;beYBZ$gxUPjV#Tjs6Rcy#A68Amd=~>>XfrZ5Jay z1)sABhhS|ND>64++vQa`E4z5Z&0(tw_QozDdr+FCc{S&dG)pUa&S7bGJ6I(Aq%Bn+ zVLz+0+cjv!!DzxRUfV9M{zg!1je4j z3L8iUCtW3C9BhmvVieTZuj(w3sHYWn31v&o}{I3xy<}+*%psrag3cPxI0)p3!`cF(@nkdt zc~AJ{Uc}?=hH2b*O~0q#@&N*H(6L&*CthVW_o2ya_9 z4M;NzCwL19byhYTyrn7Hfq1QLWjHbpfZcqP1;(ThkNL75cpk)M@UFghAxI(2IxAa@ z09Rj8`{22R`Z%nx`qqNBX+X;Ro$^Vjv$FHSyZXu;eY{qzK0f=|G*rRL?xcC5p=x`5eW3>lH6i{GuZ7Ka^jiDE}AuuPXn5;x`nZQhZMFCyFmBZdZIw z@omL-72j91YrN!tM1HMVf4~D3?OLzy%J)(fn?`Jq| z62#?-=P6#GNFxR1b`6;Pzu@oCa9S-We_T=49D#p9`R$6YDgH(AZ;Bir>~8<2v{&fs zze#-&<_TDxZ&qXE}R+I{)ZFBNoyU)=s=eNa<%ZZKg>3oyj z6FaiTjNdV2VcxC}x;(L?$H>I454w-pkw|z$e8e2p7(e+B*m?Ps@pgtgFH2ydJGh;* z^Rmgi?ebAS-q%rpH$d>DT_-o9^xjK;p$gj{CnE-X0KDdIERNWQ`7)AX8|JwTV-Fk~ z#H#|^FuNlKUqT5}-AW0`KAn(E(71 z&6$IPHJH|7`=YznxhN_p zQN+b@w6;P1b)b1Mr(Fdo*ais{H#G=yC<9{{p;E{x1jdbQ^JD{qfsJ4_h2}j3%0LZS zQBxT_421-0g8^}+EM%*e@G8Po39mh`fkcoUn`hc_SnO=`q*mA)3G6tq8jUan9;?wj zQO=U-Hcyh{;GJ!rOv&h&V^QiehR;)Ve?#>@6(@gKe-j=s*yvvDqYS zg}ce|@KD@ra!1}=fx94i44(g~b*x6~ctR{e4|u9_of~f|TGIc@ZcrWIe!ShF&jfF! zYgKmwHh}i`Yq1g!FsIl*bcjE**zeck&QN*(TxcoGxW{sfXkQ-s*?pqv#at}(KH4?9 zSMQzMlZBGC_hELH>S^;mZ=YEYm#kPed+zj6!-t!uiybo-^({Dc@!UBnStq&wyr!9eOd}S zd241p@H~i1;cXg_=2Sf6q)4c1oV|4 zjOF9t)|T%o&^8T7b1(EwcLFTA5i(a_9rW@1s1GKyw7#1`GY#{i<99LnZhz}2qrXSd z#+wY~tSjqmyl)@?e?hGc{{iClw+xW+=$?VMH2Hrbp4CmB=S%k_yn7z2oO@q9y={=_tc^Me`b2% zJF4#k#edg(>g4}NdBj!%JdO1al>Z;NLiw{4X``V03Ptw6x~q1@UhzpDJbiZrQE{cQ?2MhYzq{t_37G-O%iwR@%G0u{Z=%+(a)hSdRNS=oEaCZN?k_ zD;&p=9Y|Jot$qbmV85(pgVBkYL?`$!j1nKVb43NCf&%wE8290|Vu9j zyd^fsx-RBqjs3A<)^%Bu^&H8%F4;gL$a)fCl_;M=SOHfdoEM$d*_Vf#S)8GvIYgEJ^Bw5t48zyljaj5#%!ol(;T91_RS@kjE&lbNT6+<(!SKFuIAkDp;}i$!vRVYWVqV zm#e$W)is0d!4_%TPWZuyj6KMXg*DjHlU^0LKd!|~IeiAZjD5Tx*0~z@d$Zbq)P7jE zd$%`%-uVB5;bZWp=EDxbXW5SMj6&_P4Rfv^o15?Gv`F z%(ou#N=c~W|3UXWyn7z^IrY*3GREV1MeT1~U-&Y@t+RO%gJDh}S%u2wvnR*gP%ZlS z|1eM2p2vOQBM@et)n|E&Zuq{izwsPHXKN)0`ES|}y9uWhwa?j`X7GA9y9c)U{jly$ zp)+)GKWsN5jI`{-$g_QsAF6z%@>R-DRh~m~#$ThnJoBSHaVSpP7~2~00L6odxahkR z5sCRx&UQ~MQyi%{MscDd^JP5tQN)Fc%N5U8yhw3_;*E;8Dc-I4pyI=d|10}p=kR@B-zxv6 z;x0uPTO|Fz6tmEIP#@O<5epO#P!!uN!c)rIwSU&eMgsuT4O8SYDe@;MM)$+c(D2!c zrztL0JWKIh#WjlS6gMb}4Hx;yb%Of>`%mUeM`W)>?4$A7r@6K-8U5l7(7~oC=bH&F z*uDmo*bTXRwta2OVJS@7_T}!cU0-?Vw%p3B%CVJ`8{;R8-%;8dz5@Q#yj`ou#CEN& z$lkSjRD9R!5#BN1YcyL=s%fbCRSkFA{vIp&F2PE^Rt24QVV&Hz`Vsl>c}E|dRX?&E zJ8kVZ6l86qWFPl_3G}YUf%{3LPHsrP{f0suEEdhNx5DDRI}sm?_rzYzo40Sjq3~zc z=GhFf-%vP?Ofo@}C<^s$aN*)TKJmx8GALNQ$F>?TXU`Y=J>thJW`V?ty$hHaZ*CJE zarQu1u~$S$#v2isSPMF#-%uzf-OM*?&)M?g`Wbv)1rEWM++xJTmRuOm zwj=C9aIG6b90=bT-kVALVjHfky_p0rJ4Om(F~%W`HS3oYGS)ZX+cK8PryfeXF~)3> zK9iOrsM+nhA7hE0e0(<1Gw-y7$AM|p!slsoGCxntMS9NXY4gH0 zdof(Otv~1WZO`R;Q*)iF+P_xp}U7>s%Zikn*U zaF;~{S<}bA1uO9gW$?1em&D+J35 z3-kzqVto9T+894!R`PXrBqzb6tb|$cS@`^KHAEoAv0VM&VcsLKwqoXtRRD1mQ)$eU zrIRpD5H>6w#u^U7MyJENNID$kKPCpJ6i~sDr)b^TX#KHZc5rXrkOy-~@H=kt?1d}l z;B%UTr`Il9aw@)^n3}g>;oRk^qLpO>drd!e@rqR4k|hh5r*M-<&0REW?wmPu=S(jx zE=%<*>07$A|8#^Oxp>Lqxkt{OIcvf61%bLx>Laqja`W`9N89}?|1qUS;WR4F2~G|$nv#$sls^7zuzy8d;U*W&Fj;rkH4b0 zs883f{)!=f&#B|e3JE}bUopd@Oz5a8*!rfy7vK&2VvWosARHeG?MX%1#02=DQvb^&E9FU*>1?+=efK%~@*uPNt^#e- zfRyjrp63KuawBA}zOB&5^JMure{S{N44P?5;OVmPJa;ha#X8F9`AqD_>k8$pE9-2$ zZy*4FL9GqnhWgyS;(LD+8p2t&8y?{)g2ma13GPe zDnCo*OBK)1@OtGhSG<}C{qlY-;9VNdcP}u%M^*k^#cdic%WM$;w;C?%qY$6YwfV5G zBF}4xm{KfMJVLRLV!7f-MfsnQu1fhSiee8z_#EZgo~VDR;wNSEdrb9zPf`9y6Ho>R7F1!4^>}_iTn_#SFWY@-6 zU=zgd-qyH@1oxY`m%_Qr-d-BkqD~^ktxfQFu|5HGZ)?4JCqT5Nn|;Dd$XLq zy;;rd?LC<#hSl&9r1Lp-U-|jTuzpqn>U8KE`rY!1LHVGegJH1b~)a7DF}k{Xke5b z!o0-5_0=81D+0Ekvb_3E&bC`8K>@HbO38^dLUt7Q%a{-elw7!1y*?;(uG>x9f*^1L1!G zwl$07E#tXLf!Biw*dIdL{^~Sq@|lE&q#(&sCgDl7mL$TyN`;a{*moqmPuo13JOjpWk#0mt!Od7nwkoQwCb?H@+5kqO9q?*86E?#y>V0mb~ z%`}t-ajOVyws`d+A;fgU`W#svtqwOSDGzWgR*kdRVHk zWB0BN_VP!WQ>q{m!zycoI>~ZUTE$G(1Kv4n2JNOO6ltY^5*ME1WE<2>Z8lS1EPv1| z#BD-pdT9p4e22Lb9Zbwr@c2JsbjDby1*5Z?p(id_H0NVkp`XJV)%;>^7SB)lONaPv zQ$1mYz6(}p-ycg;^yTLs-_>89f}l_TBmLZBf9CPrO5U6`I$XY*F`RSk()+KL1R<8>;KtI7 z_yF#X+0Ep83S@4+RRJgnfF{rY++J z=ljIz&Khy?jJQv1+QX>_Hmxc}v5|tGuKWVU#fs-BUZ8l1BA?Bv=LW?)6dzFJ+HT6( zu8A)w{zCB;#osH6?Gy3dRbFhJ;Kim1tVE?zkJuuC%ao6phG>!jx#d(US zDK1w$Q}H6jOBFXLeo0ZPInG zv902PiZrG%-eHP86|F6Qpz?Nae7W-0c0Wz|nTm52X=$Whd)?G4zeZ6WlOg9ll<}uQE7CAY{&$MB zOpK8=c^Sb7B!F8FQ z!^qszpM@_61$+9ZRBpo5Vz8&bR`>L8LWk#u%&*y$-sK;}xf3CNMjY>0ey1AiiSeE4 zU{8P6&P%hfr@vL}ZCN{8#SeVX(|!GchTAKe|5i2c72fYqVYjjtBQAC$Ytqhna7qai z47~cW4*JLBV%c{P;t38BW8HZun?-p%n?@%re#Q}yJq8die&%2>ww@`2*$v)Ef_?o+ z_$xAA@_b1c=e2_s&$9#WNpOi2XuP9zEg-RgbaUUTW}l?rs=fv!otNZl%9g)X&7olM zt?I9Ua=ul~{wIeQYq0D8cu=7C^^)Ra^JGzRZqGcf`W=?F5585+GvDLBe%YhWm`zs$ zbKnkpG@%F{yZ1lpzJBU&d0+n-BArIC1qm(Nyt@Sjkq=)71%UyYgfudPE&tZUiQV+R zn5O4I3ML-igb$BIM?a;9+Jbu<*_< z|4ky{om5;G9MOBhv6BiMvvi%ySEG%^f)Cv7jU{#eSgqS+k+HKp*6uCCd4I&s{2AZ3 z&e+U9eQ&>SE%robQ~xKkjX$)#27AlJW(m`z`Cr-1pMH;lu7cKYSf>|F@8M(C?l%8$ z|9*Oh{_Yn!+jh3U@8f4@v5)uh%cF46B=_@=>!5D_UF&gW5P|$TMx`r-cRP05{r5(= zKFTqgiDRt|?FAi4t4{)thnMjNknTD7kxqamD-rJMn*@DatU!G%3w2T-?{GE^NO?Bk zy~;W(n~wlXQ+6BfUe`GRmYf5bo9|_K2;B}L^JTcrm(Pke4M=k=1St~gtc;^eSKq>R z!E-J3!Tguj$7fBO2Bet*eaJfPtc>G8SKlf}A0DaG`uL1$(@@D0=$q^WSd#yxtM4-C zW4*F`sPeSFJ3%uI+XLMb7zyVFBLLwkqkmA*#@mMHnxzsWIM{fPfW_l~tre9c)BctL zG9KMFcuSM7Lp-)Y>-c}ru^qYRvB{~I4v;Y(&#M3)`KH~S2>f-L3-e;0&gq$2RBjal zJ0TpZMPELUdAjd3qv3WL#(QLc;K*tcxC*lT3kxB3rq%v-5F*|!Fi4H~$& z_N{B!$nb<4+)Ij#+PB7Eecz>(c^fw-Td!}k(d^n>-xmA#+iuuc`TQU9N3PsHe%Gq1 zX_d5XiG6Fwt1H*-GQ;oRxqbDL9lqb`u}+m`HSrC#^Pg|*P(OaxjpdAGx?U(LOwpok zndzVHXs-0G%)au%h>n#tSsU(~-!%R4P147%^sj8yB>h7*$ql=jq#yQRX70~*TocLn z;kUe;#+sZBxtp@y%FoJvD?hs>!;|-;ToXH0hV|OCWZux@ zk@D9sbiD7;H+Eg&ae~|PM@kBdB^VyI4V(*K^vqzBOD9;~Tha+C;c?J_Fvp0haU+H-zW6CQi{2KVJglhY^zTgOPcn7wOgBdO+fvq}K#rD!PR!F7cj3 zP*(h>a(olV?8_PcoaZsfXAhfPX=2ZN+ri35+E6VVuLQf@h+Yoole`J+MUI5eS;oNX zMjY8O=Fpn&O}rlD8u;L?2PZP}t?+rr;NVTB^e^zOxhVN0mZMD^$x1-bc}qD(*7iW= zD}q`ODGJWuT$v-d4}oPAobzI);7bY?llBzKs9Tz{1|T{{je`V z5R2xAdkI3g)E70xmA%#8iCOlI2z&V=1nExAxrM|#Q6s)Nw;m9>ZXmIemq5FlZ#HaM zO@fh|8byQH6DC1;3cP1d+N^OwhDw8JIjl5g#~Eb1;l9;YP7AnZ%YU#9G{6*@-#~)5 zCzvQl0GJ6#o0pV~f9%Z?&Z|aTsI8jX`1kwf?9~k<0&OQz8}C~vBek6bpKVZ}EUeun z6P(IqD!&0Xm~!pj)S+34V>KuAKxysfk3wJr{JG~ ze-7R{o(}RiS@0Ytxz5d(lLj%o#s1(_%r~CLQ*=+9OF0LY;spz0H0amK{Cbt`ITOfD^6xl+SNOstwQCUXU9OZHp$@5iF+wADPr9K2tC{D^l5_uJ`3 zPA|t!uA)uhnpSI*7iC|ZwJvc<{8Il5vCF;kHucgU7B4?*QQgd0rWmg~32?rp>gKMj zGsSae*3C4KyvN9po_UEvwe+MuHGq)s94 z37_1Hc)a07^L1}bameXR?)`8W>F@me_w>a@P5N4f~aoBBX%ASRS=}v$p=R)S@dqaodd+*Gb;WpoupluqE zrY8!OBB9R8>cG4Ddc!c5k1*=Xg}3^?0NSPjX+}XG^RUj!E=GW>ZwT~lMi}+M)RNZs zWzaSaNb?xk!lGMI@l>#RP@TXe(sg}s;O7&==kLCB|J?`3;o zeFQGEG<#$3?QD|*sfYcOb>s(H21tH*gs%e6I%OY`wg*RUshI}hd5cyo#PDh+-{Uo7 z-t0xSr*gEV?94fHLZ;usvzv@enSBv_4o;PQUk=v3R};}V_>@HZ?|hXnRQX1gU#Idr zRerb1f2{Ifs{HpV-=Xr(I5)9R6QO^e@{5(PC!#!Sh$s&(d6*M){UkaEwtd=TArhp; zV|VY79jx)n6)P1dDo#~opGm!^DW0i#p5kSS8x%Pg#rSt9Zc+TU;^T@>D{fQdIwhui zRq>CC37jv(#l8uQ+Bf@AjtiCZg^VW~_`r`+euBz5A4YkN^74)X#H-Wr^E6!611I#` zF@m58)U*>nO;)9BhC~j5!f#S1@ zZ0Ah(bH!H_f2;Tx#lI>3OVQK%%2A{-fqD*5JV-I6Sg6=nQRW#Ce~9wK6y=>J2p_Aw zTsPT4KSTX=MEn2Xk`g}pKe5+iyp&?0Vv%BR#pwSvOv6VgvM-~aNs4lvfuFAYe8q)| zeYD(?KW^H#z4Ylj;6vHV2le0kZ#?~iHkl^&^2YHqc5KYuSecFWpr^|>o=&M8BUbX` z(pGZwc3V>fYxw2mHEKsbU+v*1h&?+q=6s2{IV0v~v0P`yyHnzA&xrR1Ey-1x@$jvv z`uJP%=l6Tj{JYm5eWUS;<1n}g#ussKD=N~XE%UqZQHPH{vHf5T zDju_8{mE+2l)>wIU3OT?~=H65UhfKHy!s3#(gRsSJ?lPxHmw+{_`*tC@8}@jEmLJ zS_WY|va8AaI}Wk5&TAQO00cowUAE zzNX^Cuhq>BUpu{~g74J6)x zM+yQ97g_upl&qQ%NKXPKE)T~*D(Bc6tgPcDF*#t84J0^vf+Vkj#N7dt-$3F4c)Ws_ zzyeG1u;g|5PRWrxEIGajwjJ?tK~prs2}L%XL~t%s5M5jz zj={N{Ot=*uwsgYn@M2>p5o9=-@Fsl1oXt0CkYrvs69O+^oJnBR5AxylCyvU4KX@9U zD}2)Y)%5ynt6tq2dV?DPAH!A*>&o1Nu~WG&;g! zA*T_R!-r}3H(U&leDW>>a#Vyg1U4t+L%1G3OvArOMzyBSYz6&2c%&h07jhb_{v9Dt zB)kV7Bv0VfIMCsLfVYSU%0LJI5g!CT2M<*Q{xi-CG}y)U6O~msinFzrXKU@nsNCNqJpujUi5Nd&F7YCFiFL8LRY_11h^HV#&VQ#xByK?2lN z#_8~6(YwOM<;VjYlZ%#$7RWy{h}|lPeP(gbQxENmCqmB)=QTLG3f~_RPP+sjyc0`;S=zrZ zraRITBQh~M%j_Gmd#u|dwy!! z+%py|U$A6xs$bv!eM<*@-juUD7t56Kia;iYFIk3pjw8pGnyl8@V_U`A#XEQhcpd#t z-a%ex?~qtGFAve&IhR7G_haW*(WdCaoTjrbcrDe(pKn1GeKy~s^={?G!9`?hj1Q%ap;*J$30dzNU?2=4epL))3Q;ZU45ko zV1WbT(XPv~SbZG(x%&7HkvkD)os}&>fTbxr5enu}i8?Er3*OCl6*An0c+8jKHs6(? zZ5oi~+c>!t33XOh2j0~;2BU#|gi#+%b7_5F0BzHNH2(*EjAxydam459o9^gq4Vf+9 zmqFV!)Ugx#{^*`e9(7K=ped&7r2w>T^Hk9YeJ_(xXY(RD zr)Rdd+q?Oe5@a^hDg#=5PLPmp_-FGi?d5|+wvO2D**{rFexPN5YmMNzbY5{d~)U=zI%ry1@sKIKR;iH0L*XSLA#MpZYi-GMWha7?n>~`5cwks=Q9+ zYgEpsIi|lxLjE@*^#7fR{P}3c{AFGSa`uxSWxj>w=e$F?A|JlUPgFcf zQJz>4zEF9w+k@wmDdVqI0VO#Z&m(=@_$iY9vBgi{X66HnTYz@ z5|Mug_qiawyw3&c=@^fFEiq4#*CF|oVxi&@ihUG$?J}OU zE8rOAdCfAM_i*CLinA2wDK1f5uDD9EUhxveFDml+o%*g*yh-skMQLx4KcKv{JMfPw z|CHi$ia$|&QStYRI~3ni{Hr2ON6bH|*jBNKMbnJ;6~+4$wx9cRIF7zQ}GP^G+(}DYjSasCbBCH^magQpF*P!xTp=j!~SbI7N{Y7R>iF zMb21|KUa~H6y&d0KE>M558l<6P!NP3AIhk{QR%GJpB99G{fqJ+CKs=61^3 z`GqXZW#$~R?ST=kiyj)!NLH@$_0&80H-YjP%`mSNT6Vma7J%#ab4ttu*bSE(5;l$>rHkWx~ zmWM{wy2VM&AvjY^a2Cng=z$jj<}V1lgq%uX%)On|YCOlmet#FGg2EHd9{ z)JY=985e_;IZ6^I1x&Jm#6Twx4WRBW5~Z1`O;#AYE>3L@0Uj$6s|aicm~teH zg%773S+BFoAi-ssiEO>KoM;OYuwIZ8 z>)@Tt^tKLLPR|aK72}kY708+k5~1ce)tPa6Y(40J;erm76dSR1w}QA6o^AFa8>r~U z`vcPakGzsATo*hj_`JbKoCW>i?q)$3a29fRv!EY7LUfwcpD&ZD=~>YA?ks2x^Us_G zts7wHJ=5=^3a30VrN~eAy7Qgs`OJ?s)4AuFJpKz!=R^1U>j!pH^uO_I2hvn!syA~Q za*)n1`*oadnZf6DVe>YZZloyp$Uc=vDR+`+!zq4_z_ z;}OTX0m{A|uD7+$$|@1y>YH8L zprGCs-jU4#?dE$cGHht9=t8Wd47$pc}y|jk6`fdPi(||Pnkm!$2fF-Yi%+CAocPD73VP15H zqVRlovvriwKd5NqjYpw47h;`__Xq;;SJm2Z&Smzu43P2Yw!vGP{5yzOMnWCSNB11O zdmfMAJn|97^FUKfpGN^`6%l?sc-ATVre@|m zIg0tnTg;kFc@Ani-&u;hIo~*hh(Ck<9Oom)5z%+m5FwvWg!~L5Go<$iGj7ob8Zc@Bnk@jkq^LE9%6lpzY_%{{5qxiTYZP%3lNRcLS z^1o3O3kGCwPgh)~Xurd9uJY$AUZHrU;`NFRinlA?rFg&M*A>5~_yffsDgH$9mx?bd z{!Z}^itj4^L(#{egXhI>e-Ya#wo^Pv@pFoWibaY86$dL;C{`+tQ><2;rucb9PGm6O zT1C!ekiSrolNaP~Q{?Og`G*uaVL|?vikz_^|3^hmRFH40c%WiuMb2DMexxENEXa>n zn0C{O+i7A~BD_2>9BdHCML7Un@q z`}Ql7>Cx1lzw5Dvg~BCKDo}*6=K-c<%a@Y5+j1*=S9(J_)l99qrsfwl{#*I}yDxY< z69w&d`7wW+H@F=0f&X}+?V%>^VV> zYYEA?j2Yr_8GqozXK-QV~^z>gG2Z*;w29Q=M7~9uc{Rd=-#o< z;FyAMbq*5@V>!-+&l!t@S3&kh_+0r&_vj!c7<{7pxHQurpYcdDrIh-s~boJg{cN5PA*}g zm`&gq#dR)UiS`mRhw!*J?{nL)_Z-=tOWx)75iRXoVQDW&P4C*ZtAExIzw?lBhx@Hk zSg+)HEn1huY|ogvaK+qUbB|b3_swRWkGG3w|J=Qkxm_x_ zB{x9k>PsS1o*&D{A%@j=6KJNf|LLm`d|;KRjO^W!c-t}LS&A_07>EAr@F)_iQQQQK z`8lAp&Z>SI0hXq04dNBqNI;g4?g@DJJo0fK_{n*+2io%}0F8Xp?r!M&d72CJVxIO| zp?Cx;m+hb@EErDeK2TUO|NX&Ek`Z&=4+8OVjs7pcqhUkII#8fAN9os__bcHwaR5g3ItZi*k< zb}BY6{9onBlQy|Z#fgej73V50R9vojzT!oSyq2ivM#b9{c}+0pFl{)X=hBF02=Fx*8>u?Sill-Js@~bQnsu;R!an%GM$$^n#ZAR zDzHR+m2m8vIHurRZADJru-idi3ZHX24qgRW#>@E*+0ol^JP7e<$d{fdheHoc((xRvfkJu%b8emp^uQ|yW(5K}a#$X)KorCw z5-yepb}|TG*+AlO373143?sPF;WIj*t-jpHPhs*V%Mh$n}-p74U ziF;Fk-2^W!=@)rvN$?(%nX^xyJ7=<5SJH3QNUs{?+O+TtGlK1sJ>dRn32F8{CZPr7 zlU)U(5aD>}5j8_XE{Bh($*|DI5VV?w>GK|qyA|dZu7;dJYWygbd z_5BUZ-9ZvLTG`AAk7a^K`9dItZX58 z_dNLWWZsCWk0T4K??TWv4M_7R=wm$VtZX#`Tz&bDK3*qQU)1*TKJ;;(-a1QeK!B?+ z1${g}mXE_?tM4YzOj80+SAjo)`_8SSjGlGx#ybno5=(6)l~EqGee6KI{*icOpN40A z>ryCOZ_5B#KDsC1-Sa4N>ZLto_B;@rZp$Fe80h;s33WCvqH}uYHB|22*giU-(hjrA zfL5OqB%~Yune8LAeX!4n*gl+hfMg6PKDO!7ltBUU^{)33??E^)zd7!cL*_H8S-3~BC9^tYF z3cT!x24AZ2hN^tH@?({kd3Wfi4Vw9!tn#@kKTY{F6;TX{$7_o5acKy$zapPfEL1!~ zv5%tEJL2)bX8hrbqZF$YCn=t+I74y1;zGq0ikwTQzDpG^S7cwv@M{(M1WW#2MX^PJ z=R+;SpHP(l2fX}0z@KV(hHVPrZ)*51#dj6${}yMxAs*L168UIMwCk*R&-{2cmq9eS zgzGu_+8yng``Swf?!C?B8nhd@^m-0{$Fg=yR^<~9m{|P-BX?xY?H^AJ_upCVuTPHL z;U}`UEb}eMIL8}nM(EXxB<}-(?IpH@@x}IncpRT3;>i9E(GtIc@#68`gk<~>6fNr> z(AeR<9+1_KbYOkSj#FpSOW~;2mkN+{-eM?g#ai};GExe@)rDk_{S%I3$bK170vpU1 zz~)p^DmIwA$zDZv^lxxH81Zt4lBLo-uNoCm-M=%fqGJ)7kWa~Z4>3X;9@|{N!zDN% zq**hJyE)nqKYi%#ljdulaklQOpR?_&pOZ~r{ft#2-0!@Hg&~(*;GsZYs>th$xOtbt zQWwkFP=SF`>rmsx!`k%BJFfkZJe)(q@J-X=@He1k1q(=6$)FJ5+oJ3&jgN281jF45Vb83hzCt(YK`GjEghs#Ow5!wk}4KyT!?Bv6W z>@%@Wg-`?!YmwK$ys1kKG$e!ks|hTF-3=U;ry8N+y5Oi58Uj-siV@kc!sG|T3Og?~ zqYJyf?Nuc|=-hRwDJ#tR07L`T41?c;Rfp&1I+y2|IcCIK{J*g<@?kohv)=DQrUO#{-D zK#(G#&dQd6clAA`b_(jla4N0uBG5JsNK*xU964BLWfvg8)%OcWA07eI`mO9)d^P ztF@w&k!gR+02znwIe1HxUypcfYu2%RbWg#%=fUskvHn=k9pLSGAUNITL7GRP?edcUL-W^|CkG4COGL|`BBVfGkuT9&qz zL5dupksqlzMsb4TDT=cd*^n9kOvUpQFH_v0*pjX2QI&sR@ma+mE54}sTgAUA{)>of zk?RPE2_hP0TO!IMwg>RCWE^~v%8yjJ?CpY_ds7)-7MO!SL3!EJ1^y)R(9gb*@y<|0 z_7ct(M|qwi+XDHNVxi&@ihUFZD)N70e5q$(mGV;*txaf_^79lIDK1sy{e*f}DSkom z3PnCdQ+}P|-HP`qep`{21IBw&@fpPz6vcK2`OC`xM)8k|Zz(n^{!{V)*}D?JDypkJ z^X9#mmjwtr2;xIfK_Lkc7Bxx;@C0N@0s<%RU%UH`wa^}ebnv-A6&OR20^89inF}Q6pQs7D?*Uz&DEEsXb%Aeme$IV#V>h4xALg7Vknvp# z!;znW^Wqc@lT#<0F`Z2CHBKYA zokaE~WPjGr6u+fE>*tJs!K|OD0fSjT(|iW)_i5HiT5>$w!eg6tY96T9V z(|lm0If!xR@T{N1vwjK}4w`}6bpQDa=GXM+Pv*{;Grwx?qUst4Z@B*dSQRAg862ZN z&8(lN@ySeXFzctAHR~t!9X`eSA*PO*GlS1j4)_M{Z(-5~AbL~OCBNxNt}~^AZ?Q?n zX$lG@XqGI3Z4ni;I(!o20)KC2mX2tuTTYX_= z{p|h&EBQz*Z^5|Wn*Q) zn@C>z!$|uuM%h*l=@GSl_~x>L79cL@o+DL4rrO z;9YeRXw!z3w}ANu2~DP~61<^V#Q5o1mcWo-LYckZm3aIqKq1!~L*{-E>yS+wkWQKB zIB^o1OxaxUw!XXY63XXN>ci7Ppzku!rVU7EA@s4HNv3Q$1h&41EPZ(R2=vjvYuZr9 zrO@X;evwO-@lnmz_Z;+b|G0g8@-zE;Gid5F$Mi`Qylbt1B=c=)_3p(9u@EwoOuZjL zfK6gIO6rg2^?lhk9!IIQ8m9vF`e+*hw~y&zWP3kew)zFHy1{<51&#FvX$|zf5OB$L zah*6tf)q#R@;vAa$$@Mer8rM}1+9|$ERm4*J{=0%hJCIid&OVtXM3KH{}_=r&xd36 z$F^VeLwE4KoaY(wB*hVmV-zPSo~2l+SgUw};w6e}6t7miUhzi7EsEb!yjSr-A_lWZ z6`v&HB;Kaw^4^T?d_(1LtNa7y<$W3DQJhR{$3%U+CWsslh&(rlamC(>e0`)mUvZdX zk>Y5@v5Mu2Qx#__Rw>F`CiKl$o-c0Hf2pGM6Zo~t^G%NBwQf2;U=#T|<8C`!LU&mQFuW+yn%yq>BBbrH=h`hUP(vHloV@8b~ z)de$sB3ny$hfhW{k(1q%KHT>6H+Fga-bCzF=mVT7F8dUx4}Q=>mZXvic7(Sfh8^KV z2w_K{7XmRwD!_TYC^9icUP6H<$JN9XnaJW;q>(LR8N39NCWWuE{XJaxF-4wX>yl|~ z5zaWDE!>#@vjgE(A`JH@#KNzlEW*n-Ev85VMEWfW*URL_K15~r)F(j4kz-9*_)$f8 z9>zG~$&V^>E7;7_SSnFPXidzrqKZuQ?F$lOBp;2y!onbIiO<5uAS~^G(DE<0GT=PU zv?k|(Wo(hyN!cgkH^&)F#Evb(lb%Ti3D{PMa;%)CU8F!4yvgCy5JD$pi4sqOmB8dk z1d%>IliN&U2r}l;5Q>E?C5%G$oVq2=B)B3g05>?fnc`Csw(?8MC^gC7igLnuWCWWh zuwv>AAMB)RI+JyKAmc*~LT_Y=!Ot~t#E&2D+C!6;J|9l~$m;__#r?F?;&nZB8 zUVR=W0!_+4)@#i3vf}yPqUqjI(~A>cW?smH17Lp!3u_bPi;_ba%Y^UTMt#~$pTKqz z*fnUs*pDp)MTfr$89!&%jL8cY)mPQbzz+pGK?erLAKT_(+d}Fl*H?We3>_E`a**xs zJ~(uk#37=jb(fXVRgu-<%e^(BD{#~KM6peRbMmmwLpxV)-=L2}jv;$0r!B)yrd~e? zNt;_L>y=s+%|Jg=>zSgJAkHyLtg>{QM{#T4Hp2T49$V$c!R?x4wE-zH8oxn8lTlp> z-q0*sg%?^rkC|l1bel&L-kmq2kn838xF5tiWYY$u!{0KClh9yP8NP#1 zA8*t~-({dp8<0*{6tJF2rYzm&QDEugwPN(8+dLR!kl*i{WXN?8*xOeOecV58AG$oy zcQa_VDL`ggj)U-bqXaxj=Gzoay```zEQHJ?Q!m}-@eb*s&->`_6Dy~*srzr38DF3GN zye3%xhl)Q_yif60iu|sKHh|wKzDmSN{koRFtNdS-=gGx#`Gy1fQU30>e>f+O8a9fNS0Y;rc85;x ziA;OUF3kQJ!u=QZVfT5U`x*o{iy(CYTg*+Y>&7lbfyet)5O?K%7KAds4DjR|4-?zs2Aj-Mt~?w* z*XQm67varH1&&2HWUUFZsyU*FrX}# zkgZ%33|`@@01yXgS2jmg~I<@Bl*Ec(B?p2 zYsicF;ZHWIO>L2exd)e&$Ro?0le-z2>L0bzQQqrQ1L_=f>#c zbz-*fI?$#Kb!>vZ(U!oFd~dV2uNKOPf zGXtI55*x@`oTt4+gTFBPERm45{ICrqX#?Syk!Ax)i*aHek3PK(WEj>(Tfu0>@rrzS zru-bmD#bcQzId^Gnc`YSUQ3j3Qv8c^=q$m@lCT(P&}!E7HRwccrp zrHWG&&sLnNSgSZ!k#BiiFUL0GYDKbPm^dYz5`sV>Ji4%e>?9Y;;Qc!EJQrfCK%A0q zqC8Z>g^5!#jV*jz1>%&<0hf$ZQoxG*u`7*J@;*tiRfMi5Y2uXpjf@-HAgaPwlM9EN zeD1g4B2kR?CQ3<|XH166^G?4e83K~Yjr|vwVw{MBik(7s_;xHWB0GVsM25WuROYSF z>_;Ve5G?3@+A8enCi@8}@`-1j;9N}mCPX#_JB!-F?8`9+z;Xc zWYY$u!{2<2lh9HYwrO?NECYiEj5ZL;PEq%OB%=T>n zZQ4-BSDlpeVakEO#w2~Hmpd(@B6HjvHW|;cDXvG4CR9z!YXo79AQJl9Mz=hZ_H*!yAIZVqIl;BV0I-OwbnE~4B) zwcz9Y22D?+3~2OOA|Y-0p|DZlb0RC5Uhzf$in%H6uqvE7n%LvX)RNzz>4@s=6OQL; zHVQt0B&Vk6LlL!etO?;{<$2F{@V1K7MZPOB8}I5wRN^x<R>kit{y_0T#YYu?rTBv4Zxmlud_(aq#rG9IROE@t?K9tLq<^1r zgq9myg`AfdS9m?J9h0FdU&h&x>Ob#LpN^Citp?*J$#q3f`$aiOyOg7jZb_ zbzirfGO_SCMQONJRD>BPBSOPiTKtUp5NZ63DIl5L7;h}@>AYRVkz?J+N(7DT$kKf0 zN6`2osLUThvmZg@Ik5f=7m1)zi~_LuJIMFlM8xClGjXEDb`*o(kI&pz!L|IA1l zIB(PJ8TK3(p4Cjex6r&nWH*8C0tgb%di@lm14x|#v#iL7ZO}+n(4z|X&GDjr93}^R18YLn_%hQ_72=c#AJb=*(K>~JCkrU zGAuL%-acTVahti8Vq`UPkSsyQ8VEcA<;x5b{>E@1l+*!Be+Or%M7qTn(G(|%o#Tt9 zszfHe_@e2yC?pJzgrB%NJK6jsoK;_>uRQ!Yt=Q>L_>;X1-q9-Wy!@U$2XUfHW<0-V z`b?M9Z$1Khh8QhIHSjBt;GOoS1vScpV3{==l92oBoBgu6+Es9)ZQ= zvtTU2<)4FW+e^AzLjp&HLpZmEr{dwcE!w|w+Xj6cGH)Yzzm-&|Xu#C#2LWkwXJtKm z#5UtPpRY|DkP=mWoFy>iaFp5azZ5}HieT=2F&`?qGYP-gU92HLctigqaA zJ=-KxM&GBc&z>v8YsKi}6P;;89Y>>pPiiI^lJ9x8KF*cl{&9c#Bx>~C44Q2UkeL?Y znSYm20-hxEZHlH|4c;9VLS~Yw_ag|tFQDEa!vKxy$1R%0IoLR(n>@FV>0xAh zKZapHav|e>v`04k0da6HgLI0Z?*$T?%zBCb6Nz8&96Glp-*tr1X}ydxpwVZEgtX;{ z!e+vKO(xSTzT{tFGhrVmw}D(TwZvw^;=PIw5^)_ps`w-kC-F8d z|F!blmEWQKAC;GPder~B@)8FVd}nkd^&G1>SdlhU%9-qUc#a$7dHjfR#omg1F{C_S zahM_>;wc}kI9AcvN~S75Q?W|%JjMBnixiFRWQFpp6*-o1JzrDYtSJ2o`45%FIE55Gyj^dvbjje?5{9JF8{RTAOb#zo-;=n>4SH8ER#DRr;fbzwP(*KZi z9Hzc$ihN}zf1V=WnaRsc2_WyOpLCAP1(o$C>`3yrZT4e>8C-ZGz7}CRczn_gutg#T zHW>c4joY{Xo4Y5iNnD#aXDePdd(GUjF1thG$ixX-S0`Rhyt3QLePwsJ?v>rKib*?q z_8s1?!_Lg`q#ef|J9_7viyq&T+3U5gqj$c(=+QkHy|#e*zeSJiiS~MBcTUBCcGX=* z?|gO9z3;j?zue>YYW;3*>le22=9sfIhtsb*s>?=#`a|X$=!)xaFUXOBhKCFx({TR>=;q<#BL}4^EY;1?euD2 zA$XsJ6_H&HyF4#k8cMg}0Hr4cEs^sq7Wpm@UpPaqYB$;ocM%wd#7-NEJj$|={-O?4 zgof5|8IH6@HBSbHVPcXEXN*UI_YIa#D8SNu%JMG7BRDj9bc=f>b4emQ-UKn?hBI#F zO5E53gjkq&TFkeRi#QhUj5d)05FsMUHGs%Y(ktCt0cP&aQJ~$4Xzl-`IMI!rf`;y- zw?M~{V|Sz2ExiHcX0qSM!YyOzycx^Hf zX-Ojf%BTAPg46>P>^y{GWY1X^ZYD9#XJXAHrua-wGYS8=F3W8uQIG68=Ma_%SxUGP zSu9B;uJz?l0Js5ZMkRm!WdznhV3cIVG6;gihdx+;2!6%0k`>E?S|F$@%eg6LWaJBx zqt2A|;WO5Ud3PwW_yp+j7GDZ_hQ(KaZnF55pt)+J&uoUhP83VxnasOxE9d=C!9~so zLq90!_CeofzYqcLL9lrz=lyVB{P*|(l@>ca((C1+PBF6UoJklb{l9otNr#{>asmI2oKB$kqLuw!4oj7aU|JEu5&h_TF4m$K3I6p61SPU_;jH$ zXGpF_#+nINB72Au9_$zReI5pOMbs%@AD+BE%>Cy1u&-|G4!K-a!DDptibs(owl!%P zF3^yFyW7|IN{y9`a~c}wR5c_tE@^{Pb<&Kw`UU6KSI&#io-?L>4upxbCoI8I} zym7&Txeaj`g5ovvX4OGr#5#tKCo7TyyLEG}EiL zIc`_)qIllm9$wo#@BBQkW8R1X1H6m#2J{%zH^1PNf>ZKO@fH?&xp`jQIPZv}5vO<; z7aiwal;^dHd+`-sMV=SW+u+^0{HFX6zjlI^Ye*r!r%8SwgQ0fP?8yrkRo2%u$aEjw z?1TS$(cYgp?dz)?(L8DPgqq6vGG}P-gPc!eUb3@f(_|y-%4-@H&22P6Xe|q3ig__< zc}x*695M(yYQFUOtOVQ*>}$!rqGd8^GL;X+l2+1BGLtPZ#0G{>A@=dRMe}gfl4r+f zIi^i-GX?=UB#ms{=d!GonX6)}GcJ#=iChuB())7gDvVDbXI@vz?;4rw<}+^sbh@E` z&=a@?_=$IAJNZMto9YDd}1)$08)PY^BPNF$P$#<`uOog6AG!1ePHyJgEnnIIvddu8%Ss}W!2yf z&7ywT@t>Mbv&t$!+v{y==Q#JH9@k5`S#JYqTi+k>P8WyFBvZBk0$X2k$7H|ob<61E zvw&$s9TDs#x-dwlYy~8?zEVpc%oKsXji5~%D(MJ)d{8&ZknAg4Uj_8>IB|d5Ae-&m z0-9}jJ}`YX15bi!{m1g#k?nf_1Lb@-Fo|W%cO&Bv)EW7>tbN-GpVIoKUK8pKGYpX1 z$MhJoy&tt!zjQ#E*$8xzsmJ!c6zqZq<2kmHmPeLOx~r@4ke zI`=|2fP^Na&+rCq`Ju2C@>nI4=@nn{S@~Tfv;FMXW02WLye|Z{!{h^rZ#tYgvywlR zFmrD8oD1eHs7`rQLOWgqeA&EHk>ke4`5ud7T1#w;leFGc#j_P_73V2lthiipo#H0N zZz-=zGN%42h6yLfhT`}i(J1ANs}#>uoUgb@@ghZzt<=l0nD`Y%IZog=E5AkYdy2O!{#fy6 zijONkt@xbcONzf${Jr9z6#t@_Zljbre%KE4J(t*m!5`251#7iehtu9{D;6NLvoepH_TM@g+shrDFN-6?Z7Uqxe_Fzbn$##rpg$LL!Yr z#O{j6De_xr$_Fa)_w>lqd_^3gI8Je*;+cwHQmj_2RiyQa?UyQkMRA?tjfyub%J_l% zo;hD}n54ZqpN)-}_nY+Z=49yd!x9BH+rcNAS$#0xBAK~;Lxv6W1ud}I=J*5uUN+lZ zr(FS??P*(KuWdbME8-J{7A6n}_n1k$oLKqpSW)b+m+g-2>^0`t#DjYttSR3e7D;}B zvO>yEb5A@a5kkAyVU_)Fr|T}y&DvVBFW(R9OlL9`PNwvHN1&^Ddn`<@ZiZLdyyP5mn0v6!X?W{ zB0J#;*Ko<(e|X{zSYj)mtjKcr2Lw7K zA}ifTK}W;96=pmHGL#W=e+Bf`LlRq1H-M6RApkuvpew7YNV8&QI~ImAL#xps>q5BL zLRld;&bn|&A-+DAN>29Nx%K!2IaGlHCx`mJ0jkw+K)6n8_ax%!EE8Wa(QR`vw%#32 z|41Bs8(!@01UBXH+2%zo+=(pZ=$I?U=JQY_~nO9zRM(i+6-S4WHQ= zp^~$+$+9e~l~ra!g-gX8*B#rQRa*7LZ_4N6ouzg1C+CmLY3sIgi=$#-Z)5%FSrmsR z)xh31)xh5FNOwT{a`%kr^z1Wb>)J=00qsL**C88H^lYK>omi8rVNG;iHae;ux>OP> zV)*b)^tbtRTncnS23B)I5i-7eTq2)GP84}LVTvzbECzZW8Pq56DM8|Hk+{H@Zvt>N zX@+8lS?Ed!P6rc#LPS?5S&IxqI>GNxRNDf^??iTUkm8_hgEo2Yv+)&>=BlF3 z)b-(M>%*k^L}$uPr`S4BEQv$N5M;~@CQwz#sb5Uw;fEMYNoQfn%?jbwlvwA}%K(!4 zVOfG~*6K_BLC0DHPb{v1$TfhbCP{HD^N`Jsa4Tk6JS*~OnsShmim{}w{mHGph@+al zmFa!ORq$j<-wW=s-KStBnVzs#!H%jxmaTzXg3W@h1`k$JcPue}A_b!0CPFDYbRaU% za`uEt#UK*MJj2+FcH-G%(w!IzLcUwRh5ieCed_<4AJqG7I5d)Pw-OWuyNzF%tC?9f zZ}OaZ)p@n-XoI7*T{=6Wxk4uZdF@cC(3kM8_ zJHZb**I+v}77iMKg2444_IdrTR?O-_37;PK;UVD%$_H|a$Pt)1bMl1oBgT*NH~CO{ zN2EirX`ky@|Gw);y6v#TB-Ae4!R_dF_PV%T-6Px{A=+eeFvi*6Nyp8Y2jmbqvUPlA zY*ohU=;e_$;VZl=4}q`b^AHB_Kgw5P->S?Fupf?Hrgbc9JNQppw7Ihma}1fcKb!_Z z+72p9-xeq|WxUhd`W8c99fo%5iy|9+@|p$Sq#e*jTc1gWtcJkQEb9gv$*ucXZw1Qi z^}d1U+9uTFdMP*SZ2)cS`z3ZR4w*@&YykwezS<*_{ema|Kp&r6OdINW75a)vXfkCh zz}xy3LtiOm+&-8y1AQAon>HYwo@n%AOJK+iD6{oF27NqE)JHRn+21Xo*`@%Q>BTI> zx5Du-iDk@uGq&qZ#YQbOm9&iIcO#=)`OqfmQPdk`7$EB~J%wy&@*kmIAqh>~KBmWz z?fuwl^)pVLU_aV|whp^f(7I*5lK0x-cwj@ipgl;@mkZ=NZGDAU*#O8)vbWvHh_?K& zucW;L*H)0&ug4&>k2uz(`bwpi5r*vwI1?0_g2TRHgOY5BW~f6;b)jHe#4jiX*0 z`4*Lb zU-8F^_h|V;%0ENI`kqyMMdhz6(uT(Mzpv#VD&lQGOBLn(L%I0qfHPGt=OOsH%JZH@Jr^qSoOzbn#?%JtDQMx-H?I7pF}RPt4d z^A+nA)4xw&sq!_7>lCk3+^o1o@q3E5E8eXr)8(;Vnr^xNXB5+YMSoQJpB4Y1NE&WH6lonMZ+t?P%GW5;LdhZ)af1kcF z&Im$CiG%yb2DLoy{sO$ql}XV>Z`&S-#FEaL21 z)f7(TC1xfNXJT_fqD*{QWr=8_R4CuKRa3hn(Kk_`l4zoj)}o*5n+GWS!vV_N;r!*+ zNaBHQv7Omn;AsoD-8y}D_>zLeiK6{PY{M|2TwR}A6iK|jZH&k!?OIlrq4mPLWj)ct z-?9OTh$S;x{Ou34eLc6ry8~W1nIqv-d5NFBE@OrCUD)OLghS}x@I+=UFco1SSh(Rr zJe}Q`jK-nJtvu+V3>jm?k+;ElTUc)x?TK)XO(4V~SFlW0~Rd`N1tkAuNot1RJAc*)6+^GUV7-QQ($e z3i39xU&g|n%+lwP{rL`4sqG)gS;t`EP9w{qPbN4_Cr9UVR)U3RQd1LI`Y+v?EPadY zvn&<13$C`T`hXn*7DWeh{Mg=}aMBC3U&qhz9Dgc9ig$+IA8Ud`3#LEFrLTcBWO#6v z_9n7F;d9{?9wc7&aEcH{AxlsV5*0oZYbLS8XL6cJ@R*@mZZnBnkP%daz(awV41_0; zJ!kQfW)eNHR>%q5fHV(`zy30UU-8Uj#WDzk=6+_OtDao4UK{XJp5_N70Q%0Jj z2tL{;_=f&c0-q}&C9pL%i!j%h66X6-!Wv&n;9~^p67Ke;grE6R!VX_*w#{q^q(MsG zz!H=o6v!yR7$Hju6+)gxs1~x6z$4%~XAzo&EG29bQhZYW5h*3G_o0{Yl#r!__k8L8 zHn0zhxg}T$ffqbt%jrxB>a zb1rn7xuv%vtMiHEW5_tG2;6v_ZEka);QZkeprq|s{th|jydUZNzSFl`Gdb>`F9|~e zMiLLpTgW(e1U`M?=wm6#l;%26ga01yXK-ptw;s)=GD@O-@t-U)ZM%aA2@^J=VB|6a zGm??N0Xq`f)Tm!7AQGjhM(G9*rY=o!INh67S;pu}^t@r+YUnFY^B2 zMXco6)3Ntx&2yD)w0M*cj2e;M2|7;Awk!&W0KG(an;M!!m{}PmMr6irC52gHcG5A_LaSTE1{3a ziTm3I+3fEY&}`20fr-Ci*%N(j63dwRs%6*vc~;B(5P7f<4l>GA2id1AntV0t4I`n6 z+sE`6vb`T`t$xu%DErkG^{m70Y=XX)%-N{G!DzycLG1zk5ZkeWS*T+Y`(j_omLK** z?Cpm*+Uhi32l;7yQ5rusjpuVT`n7J7(~6_QM_02K_cvjk19S%#9**Z%YUu>cIEkM#qvKY z|Dp2i7s`#_#>B}vM&2K7daf0>FP!!7;c#cPupRXwW4*mk=`4-LcOBGisUZr@g;@1@A zc%c4m%JaNr`=2P@qsa4<@<$YD3M0?)mbhKUKo zjuWu2@&$@=ydXbW`QeHQ#c_&dif1U!P^?hoa|+jUzM}DWT%f#($8)LjYZTWiZdNpY zjud|%^xmW8_bEQ2_=Ms%#pe}e@&ejzSN?Uyor-@_6n`M<@wbb({cgy|m|~8i@rN)5 z4C{%15O}omeHFz|2szD_tT$S5yke=M_zO{fw(_$S#eWF-JmnWE(%wmZD;2L+T(9_b z#hVnrsrVhmI~B#R2tB`4{$WMqKiR7M|0w=Okp@<--}qDhuDtjaA*aQa<=qu~DITXt z6D-S5QY=-RqA26+0sJBdn)3sj#9ncl_B-dNU~r4$G{rGKA*J{=l5v_UKBIA(a^Z17 ze5Oh8q}-Q`)$|e1f7#uzn-AKZ53Y|d5wTgofsn2|;l_5$ z=7gW6ig1_@5Sa7B>muTYYhB*BqOHI=(LZ3ZJQ~AtS#$)JOQXE%mqcGc=_S$cL2|K^ z@g$gVo%XVX;Tu9cQM-dtM`Jy`0Fuf514^PAFtw&WxWF; z8Sg2Jw_vx7r7wcY_TxRp!SY*(96C7NDP+Gx_9j*q_A#*867Pv?-^Idu7D~LQ;b@i9 zhwL;q-3+!BAAMwdTDxW5pItm*wQ-wK5Z=*Qdd1D9qFinWDt=PuNZ3uzZi)7R@1r}e znhblcOstKQoh@@=_Bo+Nrp2T>P0Yj?wBk&aoYW~Tt*%(%Vso!6$r*qLwboZ+I%Ozp zT?t;M+5{_*={Q9>*u4m5({KloWQ@^CEIeRvuCU93#1j<;XF@UZKQGP{j|?{eE5kBK z{`%A7OtCT}m6tUqoAGHTNUcHb9d+tyk(LpRhH^^-pSOd=72DG}$QL4;X$yRzD6#ki z=A$?g=NVF zPcb{$d=swvFOFNoJR$ts!%?kY+0Xmd^1Rf5R3pkK%$zV{%9xqsM^8KrFuJ^aQaN6x z&CG-p_XRx;x;swLaPru*M$eoub~3b#9P`hJUKOlq%IL{cW+q0A9e+moXnzwAG9e>q zIimcuGbW6lI7N3aaKLbCNHXA4ium&!#wzHSi6bVCotUtWMQ40)yC^6b}88Gh!fyJ+W9hF7NP> zkqhb@YZmvPP>4stj0u_hm<57Ig_JoUy{&f)09j8<5Uh(8qcvnX(lS*!r3*eSDQR`Zj_#ZK&fT=v!$C z47mYiw!UkikH?AI*9O_>+X9+x3XqwaQ0a}d{$u&=$acM2?Bqf=(8Mz4yOD7S>QwCf z59$pv43Kr0o`5X))!$@f2_Axz%Z12ZLt6y*kgZ*d=THbJhO#H1u+5=58>mpja z=fu#k6v8f$<5U!VJU(2ft#3LCPle1RqtEaLZTVsU%ijK%W6)9TBiur3#a4}aKT^5asKGy^ z{C{h`XNjuGm}g1jT$sjy0@Tq&Qk}tRn9}ESKX7oT+@3 z;(3bm6&ESeBFA>+Yr^s=Z^?$5LpB(vz6geJ}e^K$*ioa9* zKgG8d-&NeLDCYy(N3}o29tmFN5&@4?xv?1!Q2rFf5sGp?puX{Kd`ab%it`i~DlS#L zRPif{>lA6Q<9>Z#krq4hPbt!7NB%vm{9}qTetjAn ze+%P!4IMgYU|iC{e~V#CTbxw;u<`qGy-t_7UgQ4-alHm6;+XH?|Ej{?alP(uUzTwG z+{VG&fzzBj)pBpe_j=~_TX3UCHzS4JZ{vJ&F9pd1Ge(5T1?=|=c)sZ`XofS+0GEvK z^%ov1H+CBp^}`~F?+oXK_+DQ_4UO-`p;O~~ zZ6@i*_u`}-jqlZ(ZT*546Kq|W8dJcEOu#s|x|m9!rpEaO@fYJ9L* zxEM@kE*3$2FplY2R(vqfL42?*D?V8E5a?ulFgh-CG(H#`=h*SVT4{VR_Knl}UMzkO zs?BdexcDStH5hj+%j9>niSC!N4{dX?aK}}nBo0~Inb=kLbT;SE-L@B-jc4i4!L}2J z!^H7m=|pZ%51u=T>|o^f9CUqlDp`)*ZmFmu%d^QXn+}o=)OK`7Ok-0HG2jp*Y&!dB z3D^$jf#4~`1>qN7n5LXPREkgB)XcKqT!p6AogPc7K=f)=cwtf zV-Gw{_WwZm>~>b{#+#oUgzm=6a-=&8YlytxSF2LT5Sp$PdChcsL4>*0CA)uj1+1MSbJMtOZ|Jx&<@$TjC@;RV_6bEIyoXGRg z+HS6K!tXosnduZ;2dYczjU|Wp!;#PYU$Ch|U-0H*`WB=l9uU5F>`TrzpCIzt*U@aV zG%dwaQX`gJdwyDwz5_<&>puM0X1}>kw-qLAM8PeW0^ZjKBAp&G7Q3d*ylF=|#y{Ye^>-oi@ng84LV8dpq|& zRy?*qPpYra4$XEj50CWprw!RQb0!>l@CVsp;DT*S^A3KDxNU)o1Gx#4b}|H0Np^RN z&oHpPF>amt8Jy2{ptqSb%STU6{~4U1!w&90{C7rx^AE>o*fEHaIR|-v@!>dlAKLhE zIw&5Vmu2pWcqZ`Er|}EgH(7H_=S>`D+8{lJr)qhTgoJgNW5~Rrn{5E;yn(#0IBg}6 z+xlLEKKh~PuZkiYeS8kL^<9MmzLc6|$m+CuouH&Am1r{cD!|+8eX1+`k$5@fdMP*S zZ2)cBfOLjtIZm8}CR4TmysdB3kuCEJPJ_PbMj6oPTal*kHt6HC9=DHXaI<|IL7O%p zo!g=BUQ1v|K1kWy*S$x}{DSA>LLSJMc1_gBobDIAu}#bTf~|8~<`*1=dWB}CKywHm z18wg|Z|n!EO22f_dOZJVqO>;KS&T|8@e3ApY?)thEzZ+Zu?~|=KO5elEkEoR+`nIt zW6gp6f(MBgXKn#0&pUoF2|IS&W~}E>`US^8AN^XB6sIUwD%L8_Q@mKw_ygA}zfN(J zqVWsfsXVQaTo2EG;ak5=rXn5RhlChLt* z6#ozSGnF^~znhikx7@7%77>1x6#oq_+`nsi3}d{^jUuAH%n?C3!{CrVR?7z~O6)Ai zM=3v6>rGaEy7Dq71bWU@Ui>rQmutPN6u(Nu_T50lw+i1?`41KERg^g&D1Sov=ZR=1 zb3GvEy^8zsuHs)6|3O5##Lhx_dkjWwM_VlMSR&*SGYdFO`BSufgyJ}rml2`wEF$`$ zTIF+;Z&3asBJ_VnFp6y>@=`7f21>jV5#%FA^E z{zc_qQT(0aTZ+3BY2N4dnK@$FdLEm(VshP}+{_j0spZEg%JqWs6P2e!fcnl-q&tHA zm5SFXeob++;ugj4Dc-Iq#tyXSJ)U|VReVzMSBftv{#KDb5!R;*g7_E3bpL55p0_AJ zLQ$?m@W(4ZL{Y9s$c>+Ls>+R@v{HF-KB1nOn?)}N^*1T5QCzD?PY264E2jHL?^F4M ziky1F`p+oR6GHy?ihor6v!Yy=DEIU_G1sGsX(!hs$_HsVeIwMDP%KxRsyIt=wj#YH ztZ!o4(N{wLdPRCl$bU!iM~XjHq`!pa+Z5?AA^(~ppNT^m$?F%al$+~2ro6e%`E1Vi z-4)}C=6WwszECm!dLN_m@rtMFdDDSBp81S^V?y9`=#*G_!}k3p z4^qmUvIE7+yXp%XD-SO^5^Jx|Pu;I`mYN?eFYZU@yP=End5Isq?%dav*MoFx*qwx9 z>J9Nz$pu`-c+`b|J9<5vxG@>ILyU3b1n^PwUb8fM z5}GcF-jC8tq7Oj=AN7yGgzDUHgUfgmi;y3GFBX0SOr~54PjnWoUT?I{f=f2^WM>v; z*R%Rlo!=h~;xoA!khQvl1!b(&54lxqvgMb8yp8PtV&P6^>GQ~~#d&-N z)${JsrY{!mRI(iGTZ=!K+z2RXvxPPIaQTNp+&;+D=q)!1_Py)Xw*Za%x+g+uqxs!nwlU@MH&8u2^*1IF^1s? z${UnfAyx1rDLe5BGwA`)A^&$yzW_h-L^F#Y@&>!jhrZ-*HtiMq5Vssuhf~l0g(s~k zy&l0`2+sfvdze$?HO9F-lwl9?Lr-_)72$`UwwCb+q3+1zk3elGEAnE0C@6EScNrMMjZxQBsBiD7wCCKevVd+2vmpgPqHSvP6Xetrh30Tak(`@XsqH{Cvd z45|e##g>Fv3^wsVp2Yn)4}-SqRQnu;Vhnb1@?P@{t@oZoH0RKsPWXABLAbY{kT-3U zILaRS7>+uE9rhKPZpMAmPsagb$QZXJ@rlk(rXFnuq~$dX$a=-55VX0k^3^C4*`!?f zRvrV>8JTsMxxNIl)f}OaF&{y05Gb(9_yA|?dkOm9KwawNwitbUOttl`!w%8DZIU6Y z)9U>Y3hpsGZHYwtDuj4Z;~ln0fDVA4t>RtQ6EgjfxeBPO&gHTFQAWK51VAj4G`G+Dxi_7(2!D?HkC6p;O#pT-xZ z@nh5YscC!-c=kE(GxR+!Oe>e?+vEf9A&T*6CN<8knpbyjqrDD%AjStjF)4i(<393@ zDGP%{KO(-T;F$bbiUWBkw-*EE-HN|Zd`R&L#jT1jDE>zAO~pNm><{r}D)uMB7H{U( ziLVHQ#c(a>EEW0$Cn`T(d6{E}?K)Ta3luNWdaIOQueed=w_49hbo?| zI7)GhA`Mime}>{YinA2YSLA(_^)65pUpx3qm0zWJmEyIEUsJqM@ixUf6n~<4kKzN0 zk0{c}%k}b}LENtRn&MlEyA;!XjK;UvUiMpeEGn7mCJbsK79@+zq_K|wThb+jnDE9 z@qMmPKHUd;qsnhq{I=q4igMrh7(Pxj&hVLz+YwjntvFQA4=Kk3tQn8^?p{ByVedGY z`|(*09$L_1pJgKl!M%KzyGP;|y)v&#tV~>!7_!w%j89-=d#-tZn! z7YIAWPDzK~=@274r9^2BWz>U{@RZ)rQWk_GjcD!NMe(p%BFU&Aa|0I>8YziII!#C120&q8s?a^42vp3Y9W zknA_HaL2Rsr=VK-^Gm6c>u*J$;3Te(LwoBpS+|r;`DD;Wri@NysauYk1K~_0!!Jd^ z4pR0PK3k|P$JpF~Sn%e_BLu1lMX#Lt4eT1=-vQK6yUSLyvggQ+##Y?C$G(VxEkmm?u zXvW!zCegnRw*`T(FqqCoNC-KDFdo@+mMm!|!KWbCnZd)=BxEUpdLhL!NW7xq^CS3e z&LOa!KTVR<3S`tF_!`au6(nCnIf2hoa4!;;3Ry-l%F3Hb`5MYW1&K}Vsefi;qE6}h zaM}8>X=c|kjk)I&kuBd1j*kpfu5%_e<@u$AA;|J0TI{-F}*pc6G=c zQZFzGyhPl^&Lv) zjx2E}d5dnjhY3er`rG4tw%k0gE{{KvwXn$Rm^Zj*xBS80f;_KXe4uw;o_AbP@$tv> z^;*$8bYEyi|9tp|ez|nIaP$>Dur#l~_w(g>ArH667R*Zw?~Xqm>;QhQ0&d99897Fb>fIw)v8+e+3LlueHz7lY@zK@`fHZ1CkA{%{tGBIsH zI{X%xHWiZ$Sq*`qS=I*%KC%RctU#H)-skZBSR6XJUdqjS)BQrdu~Bi9n`HFSer4-> zuVb=b4&)aa1$}%hG0Es#0fDWLA95Bz#_glo&TQXC(54MYXD;+zY6%Rv0cEznLg?dh zqCUJ<2l}>vW*e@H>218rGn9=`5b_bV9WwP%Ki4U5wm_!au!2*4QkF)aCE81V*e|rV zU+5V068ml?@_y%#C7)AL{Wx}PNplNGxy|}No=krXUw#hd+_4eRNBem~akAoc#TrGv zTd>}RihOAzzgBUb;wHs!Dc+@ckKzN0k1K9fd`0m!#T|;f6#t_5kzxp)&Glz0c2w-C zI7m_K&ZsATjEKgL1Xi#d7sGj4uTlAnl)p@Qu`{FnwaVYDc)Q|VM3mFiL4E(L_@?4+ zMPnD{%K`lv9f+uJ=D5hG?9jtR`ysDaVvZuO-F?{=Pf&Tj;t<7?6h|nIR^-bp_3%DK z5NennA^KkCs!M19SQw<>;D@u!MESA0m3<00EUqxh`i z|0>G)f$}$$e@k(XqVZ>>`!SAU|Dzp0{wJpUDa6kOdAXLKsVM#~$g7pFRa~gJNU=$A zrQ(+ruU6csxJi)~GH!>QKR`KefDfoV-48*#80){Gh}+_)ntNmXf4s+}&z+H>Cp}i< ze(cag3x*DfOFH=6nY(yn-j5x+O=5MTQ=*WO8gm{KOZ1H0v3}W!aN>bI4~&GZxnG== zclWz)tZO0%wcgp*dgtSk8s7cH)t6qkNcvL73yQ z$A?Mpm}ywTMlG|=LK!zx#yhJww2lSg$USJG^HWxcB;#rp^9=U`E_w~DF|jWMYM}P& zv9j>s@vL$&$q_Xq??kxG35VyiEEawU z&69B#IcwF-X~9DX=CqVyximTk@+HyTSY8t4=nZ@I+iY0p$6e$AVd5?}lGeD3bFrDJ zaTm9t^xqSA@l|ZEo4^J+P7@bMZY2(U+m~5z8n5j*WNl9*JLX=HynVHO4GVWHOF8QJ zaTibL4J3{%u@lS2gF;7W?8Ne7kT)Q=U&E%8sfi9p38mNr%&`>D{4Q1_;S4#&NWvKw zkXVA6Bs!Uz63#H{$K%2i9B)y_LjjXp`5J0=-2jm&C^ZU59Kjmh9zodxaJu?&AmpW^ zj?;Z*^>i0VYffa8)syICYKjK`8>;Sne4L1O?FXTTyO=x1*~RU7Tld*kD0PnHWguPK z!x-+5ayjG%(G=tCqB#2$75@_q_x~Bu6x+J(-09h8X4A-TM^mI6FEtWRF$?E_J!wed zDKhdRj<_Fpv73pz*xf`|JTfJ^Vh?LV(NTfNBA8GV-_L}iCLF7DKLJk&_z4I+-CXA! z0?%)84v;uWLHYk>4+J?|WrsF^_ISHl3$OsfE^{_}Fv*SX}vSq{>KFyAjl!GPJ!6`u~ z6mmL&8{|2QT{#4!z(nv252pmlsmO5H5Y9rzk#ep5=A)q`j!V47nSJu5cn<-=ZRPe8 zi+!56J4wf5spb3Hrz22ot4;4Z?jz5Q^wo0z?Jfo@$@EKFw~a@kcts|!mme9duy|>Q z1vmKuWNXHnS$liueW&0;=Yydi6mZZYYE(gYYJjD$&&g+l||H=;}G~l)+<3Qgo^b-<7@W+Ps+7^vK*=FH?y=2@Vx@o*4 zZ}O`0yvar4kV#HOfz#nrgbiF|oF{=*KXs0d9Vze-1py4!l;+0ycf|cWm|MpWet0+_ zAWyP?SwO&4R}LaFiZ!b7GwjOA!Dza_Sb$9^`zQEu&~1nPIOtkQ^575Z)A(_kd{weE z_gg+dz>F58ewM$2b(mwwe1J0B08)YiFX5|;CR0`d-qy!hYrRy~T>F6t7ggPSN;r?o?jv_GriRp6#Di+^+b#;ya4(D}JPyg%h0Z zauvmz3ckDYM=SPGKUi^u;=d~fpcqtf!As0B;51yU+`dX8`16Pu&KtHPWw<=1^KgeHE{!OhT!d zX=0-yjmzYl6xS%ORixFL<;{xUQZ#-lnz32l(s?tlX#L+Q@{@D6e^+t0;zx?&4@J4m z;{wt&&ied{o>-t*s92;}tVp{z>rGLdp;)0vOE}BvS|Ki1yi8H9N66PJPun=_eNT~= zaq&kpIlsd8cZ>^4Viw{=L0o;|<++Y`nq4 zTJGQL!$ANBmqLL)PFJUsgV=bdVV+6WnnXroU1HKMCvx1@aAImAUh7IMxW2NCBr4MQ z&1wAh6y7~G{BCYIlKAzujGbAXyX^A9*;}XW4rlv1-9#Th&RkI>@#k&DKCLpRch5vb zBwc>`_->~dzsPpEUmF~MpY3wzzF)KNWFNwA5orATKibztgvkZs(VYwqUcd`^xZN1< z=5YOWBNxi}2Dxx#7C7$@po4gH>sSzr$Tbnm;3o^oi6}8}-kE3;#G`u+66lsIBo=;7 z+J-qlB^i${3!D?(g~jsdF<35(@_xTG$_WxnqCBTBiE<=^?@oeTYCO7MLzEhiZUiO! zi$}-j=wv)Pj?gasUyj4UlF5A>Y%5+;?gS2aapYEeAaf^P3X;zft>l4v5=(!G?8l=k zdjsS)vYc#EPHq-jwOI+moy?~E+(Kf?T?2;6T_Z8&+%wzdpyEu z>*#(N%OIj$C(6+DKf&$vuZk##*Q9pl*SXp!L(6rrJV71z_5^j>k0(g(ifJ=Ocu}Y) zs1Ha?dYwD3>=-`hpaPbXvasYn zxXxLG=|WB=aAQ2@0=Jo)Qi~kHGd}!1B$pwh&k0S)GFJsCiQD%zWUPeX_g}EN-66u| zjTDw87p!6uFV79g)MCq7Zu84E`8dI>{q>jhI04vobn69?6S)t&6;i#^Jfcbq`{1PYV}zut;R) zqjfaf-^`Ok5@T%N9*eZ;CK4%4rhgowi6_BYb)LoNXI4pVWxaL0_KGNW=x2@CQN#l8 zLc?d-qu{^$?$4*dK@UEKm9bSBtD~1k)`YL{uKe_KLwK1T_9^hD!i0N?q~oxRA>$QG zQlX*&Q?CF5(tHPFV!gYB@)zdT)(>o^CC_Q+8;oh2W*ug(FM(`ygOqPmImz54LzX~b z>stbSn^8!8+!mv+9JFZzQfxpcSOP;eMoyLNDm+vk!fIEVA|827Nq6+&-A3g6-P~+H3 zVF?Vm0cEznm!XfxiTc_goBiDanr*l)rl&I;=bLH$$MV~e?Rxci>f*bQNi1W&8ySb7 z&d7g{dV>rDWF01X1@cK*cFAs;PvJGIpK%C-{b&o?obyyT9{O71Q^?JAoNKUAUC;)n zqUeK2`p(w387nvsa+Az{7~Y^QKkQT3+oy1}=_nxkIX{grO5?|-@qDajAK!^gp9HUe zlc+D4bm>35rOqvxJ#W!md^k|axzjUeS5{XC%%V91X9vve>NyuAnPgZneS|e(!6beX z{TJM)toF$`VFQ)tzOcMR`SHq^D_^JlV&zv7aZ;}(cJyB$vT(lNN**UDE_Ikp)Xt1S zf#*E!)u<}im5B46){jt*zdbDH^(S_1#Sw~Q6elT8QLI#~Ra~IBRB?sk)r!|E-l)hi zh3mUh@ovRmC_be4gyL4k7ZiV^_@?3>#V$DT)XNYh#QsFs69*`YUj&2Ra4jE81TXU% zP+#oA;AK7oc!{$F{sOJHQt=9HZ{l}tB9HZKCZd1u)OtTr`IAKGV`9CqA`XG@JTEDa zEB01AL6O%0%ZDlQydghYajYWG8_K6D8b3gl@*JO7&Ua+uBE^do<+wqzWslpjYTTq9-#mHLj>|{i-QKzG(mn2I_nOVw#XDAw2(A0gn~vLVXI5zB&TOw; zmytVN?>p^Z+MQG3p(G@l?#OP}wRp$n#Upn{yq~uB>u?rL?A_eh!`q@aX6}sSMmBZW z<+*LPmLlrY%01!HTr<~8&0IINyC?o}TgHtKzv=YKx&xNN(~b2&5e(@+V9QX(#o#ZWMUDH-t=_Cl1)&S12)Yo;W!I zvvzppCe7xkz==@*d2cZ$Xm#M z6$^L5pRnX3T&4tLnzS8cH`L3deY}*a=$Ffy48kpA(|2SYpV+dkzo8<(ZxU_eWF!6% zHb1Zn2QiJlT7v5bGob94MVVI2B3y-8sS%B^ZRi_hOdt@H3l%10B6q}dmOchZCLVei z9|`9mXtA|p5ufnzx|5$;9yoVq2=B)D43h6)a! z@>5hscnTRm<}jZ4-$E}PPh=~~0YTzPfX~bc+H8u|Yzmug^{Wt6!xWG~;%?e=0?6~M zi8|%$!}wC2dtPDj?1jY^-voN4#jgQE*%N!6D3(OsO~@fhj>1$;n%j@ogkK1 zZ0t8+fOm1;fFmbNIHA{RCrlWAbid&z_BvsJS3l0{xng4ekGvchsYi`V30yRDrU}mD z|DwgdzGXjvaoXOOS#!@HiO-?Ay@9x8zf~a{F{BW2lG1F)mc=;b_b!rO`KO43U#S0_ zMH`}B*#C(SesBISFatZMjU0JWybmqwQzQu3>;?64*xlo!=gq3AuCA$$m)0++s%dCg zP~Xruj-X(9g%TF5VCcZX@jmr6b89LaYWl{{Mw5IKJFI`<%whd!)mP51s*TszTrj6$ z&Vu>zfdd8&C>;7FXT(69)ABa#xP3rIMlPsF{GI+23Y}=Hj0u^ccHs_gN4K-r#qH`I z;r0j}?dG7GZRhO`-Xsn#d)axv?2c$X1_d7{4p0ySD0xPI)-Ao=&;@)x;Vqx3(1&2@ z58RH^6B5>wCoy1pJ(e-G)Xv)vb<@{t-vrF9VwBdSZYF+$F~_V7ydjH0)VZoyW?TI2n%M_T`}{QJmuy?#*6 zzA}kr%s)oPA*eI*8&PkNVSuc|^aQe@$!|ryVI(wh`ulNJSpDM~X^=S97@{cRh5Ww|{Z5a5P@^2{aQhZPG zBSoIPY?q;!tw>7(HR(`!A zZ5OO}yW&q2jcxEj(@=h}82oXq*IV%f#eBt+ z6^AP(6vrt}R+KpaSf5<~7|zW3iNhh=!4Z(#lds#y@o7J{Mv1<2Fk9o00VfWmrLiTp z#?83ikkW098H@qn*F@dv?Hq%sJGY&XI5zRbo+qjhb!SOo;?X^ij%3uGBQ@%dv-5GM zEo_0ATMIr6J;}OH?Rl!oJ+UxxWa9m854`D&hV3r{wm)dw@w$8$EvpW@oa5n+1Vf`O zFIqdn_9x$NyRq*=EY?2nm=cgM1HR1;3uSzj1xIi(^lTP{BRnGBHcE!g6G_G@GIw(^ zVL2tS2+tyqW@B%n41}?aH&KwZ2)@k9G{c7n4<*@}1@iu zFZTf~-0{a#Sl-r;8_%8K4W?aRmQCT;xgU`2P4*1#=+Vf2g!idbR06g=A7gk%#96DV z7Ax&=7DWGr++iXXkC0$Z5*x>44>*0kJWT9W8!YDw##NNY6tq@NV;&+sY+Rtd}!mzXfLxiT=kSZFg- zW7cG~vdXg68tea5wd;;;@8UtHRZsj>bUxg7t@mToZIf!#&9&GpI9pRqyzNp=yzLp3 z#tvZ9!F+JsF&iDz4qe;H1g7bn9>AuHAGxNht>gdM`xf{rinIOQvwM=0ix4gX0>TLf zfeJ~uM??q#mis+G)KtPHT$D>7K~Yf<0YR;DD^;k@f2Tf&T#G6 zeS*d%MB&xCGZebOgH0s#fLH6zP~e_JdIGQbpo6a~r$F0rbZ{>fG>X8RFMnAXN`Bf= zkOIf@O*U26N3X!1jd=DZTGwXGJldGf%av532;??!B^V+%!I%Y|3zeG!_VqeqzArBX z1dcaN!o*Ufbu0`+U>^pSoWT02g<)6#x0pG=zET_x50;hSH`!b};NoEk!OHP;Iu~AV zq95v?W~@3lhv;v@#X6c5;T}z}#;tY7uXQsZ4>a_A$c2UuQ8}igDV@&`^-q5(uBH}a zab_*!cTB7}z2uf}n5}E>KwX?}bsTFtC>MeUuWAPNp4oyefDTnTZnfWa1VPnib7Ua? zJMi2;+#=IWF_cv}w?bBD{@0SmK87GZJ$P;N)=Rx`i%mXNE5mSs{(4xTe=3&d$294m zskL5SR%^mMpyU_SnlRh6ENjBtrSv~99E_#=Goo3}WB7Wrxj?_7m^*d@#f-~t@w5r^ zF|9^3-}r1wH!Kx{>vXW{i@ChZiRo{DHI&XBVcod>#GA!Ji7UFg8dF`v2b+Un;9zO_`oBL6*pgapYg^nk=USU9RR@n0$HE=(*U7<<)6!u9$xl&gqlm%D)CH ztu#XuupJWE7I5*szYI97bi^^8=K12&skTIX8+cy(Pn51b(!`f*UTIv!)AfVbwyEC^ z|F*7_5tj=&30}KLaEHQobjji37FZ4LST9~7O?&)a+bAPIi<9Eg{SFoSa}DKkbY+$s zITQS+l*{tC9mKit+BQV%e{jDZr65kn@wU>m_iAJRzMk8Gk#S&eDP)}oqV)powWT0V z$1R3#+It7~I1r&d@>;rn>mlnr5Uqd09w)SDr^Pi0Fzq$LSd808dv)Noy?Y=t56hyv z37LxH+K=(%rp$EjTzQNupMutj=gN&0QmPMDke2=2$#CU4%nxp>zu-{8QG)Cb7(ZE%2Q2mZf=dK% z6kI3B^M&btEVxZjakL2EBl?Si`vmt3z9;yh;3tAM4jkH5^F4uzBL}K^yufJ^uQ*cZ z+o+?%{Dt6SM4TwQB;7NjD~=TD|0ufRMxlQw`p1&q#Yw^ZYMlkdHxON|w*bAB=w9gH;S&;ThQyEJSO34-365Q zoalRrC{L}20@UlFpqW)T`xVBcdr-)}gnCpkL-0Jo-nSz}J$(S+T6Xdm-`dGn2!6HF*{38Bx(e?TxdOop!CUB#~-zvC9 zaD!mEAQ?cGr_TfOf7I1+5B$C8uLzP2Wc<5=>iCC#M0Cz&V!U2wg!~}&bV0I%)VUNm zv5#PXLA}06f#_2NNm(*|ncxCJvWN^{B}fjD`es2gh}5|#JW;Lp1AJC=)juX4|5*aB z^~|S_b6hr+t{4V{=gM|BWH_D!>v*Fh?w&a(D;hj&=vMPOAl*84MGW1E=QS6gAAzg( ztO3s%QV(u#S&`^X!K(aNtK*Up2fCh{_3`q5W_`Tu!*h=&bZ&h#+}Z9~wb!b=MLl0g zsOZ-u?TFoMV_vwy92lNFh+#Je??X&l*pk}s3{}5Pi2G~{tkD-c826EP$7wn36b!l%n?c4 z%P2R@DN>G`xEorC{Yto9JBsg9?3zc>Li%u@ODOU{3+K&(h%8%a$Byh(=G>pDK(`|y z;&x_2p7sgz?G1o1yQ+k%?fWTrr|hq^pWq&#;)Y-(QFY6yA$tdcoc;*$pB|(dPY-n zr5>b;>x5;GW7^B$k+!2{kEhC8O#d^rO8p_!x=rziL7y6F+LKFBqqH0Zao41^#~
    1W~yPrDOAmoOvyNUkH6wnT(_I%WO)5pq4Ea3QA!=02AeW~khZQMuRY+!X5RR4O+Y zI-;xj5r#aUQ1ii^3``8~mEz#G0#vOM(ffqI*dq*igrFW%Bp>IYM2hhg0{x)*CEaA~ z$LbFy;=iP8K2YEz5IoZGKb>1oKa{{@3_qmW0}Q`4{BbF!tfO4@PzVnq*k=Te_f~jl zK;XdxVxGXZSId@A$n?VrJ(Q?c5XpszM-Pk2Dez2)d-Tvr1&tyMg!dmkQ1a7qTpKu+ z9aL3EULS_9nE2$6_Ii)cP)& zemH@Zm8S+2SstDm5Li?KmggCT2MV!`C`71ov|k@Sgr#1HGzOWSt#Uk5{Bp)gh&oC9 zps_kAmNO^VW`?PA&l*b*!wbzUji8)?8-bjL4O^ZQ&1l>@y_`WT)3(MDm@_VgHdY5U zPB3yJrE)qO7KzbGxp6w0VLbh?r_7+ZZDb0+*@ILJirehiF&3n1j#MFKm^;yTy0@)K zzZrc-$m+-cZ_e|B?wGlSEtbazgJ$ECoc_x4r}Tk>%@6$6i#jFv;xAWX;iCk{8J6ip z2V+H+zb+i?v=}_19iAPeM$?`CnV1q`+lqqE0jED>cFFv*j{XA!MWdUK4$7Fqd|Xh| z40?GE;1kvTtP?*`V5`*Xslo9l%+KwPiUki9I4U~MtoeDxrSoU1wen@-#uVh|sV5>| zx3Bhc9=$o#{%R-HPna-z#AxfZd{)5w6z$l9^{tb()LrH*5AnwFWaiU%Km8X@X@>Sd zE2yyv+lco!rt_}=U(I}a^Xj6nIpj=OKkXJn7>g0Db~>&%0ytFHZYD0;yf5Ze7`Ltg z=Q{$j&cn1X!&ZtBpv8%C>Gq*QAs5qv)qPwMzBlDjUbNOK`epSc_3PM;yye| zL7a}83Ei~!5=dqa7P%c5s0Q|KfUNUCv>ucDddhSgNN`h`v|wRlz?CzAacO_>rK424a2G9BrWDU4c_1e6HY+1%EEM zgNROZmmpaS^8AV?MgEsWSI-Balel2~J4EQ8imu+jM|gdl7z|hIFGEikT|F0o-h(=D zkf2%z9p$sXU_JP3k@0H%bD-u!7fSri60dnt5);h#LkZXX=oSfA{3z_OpJuw#u=e3MDRq!%F5@-y+R&c4{3c)pk z>jm!<{E6U0g6zX-XNTY}!3x2b1YZ~2CwNfs1Hn%P)$t8`$vobGM2zyaU}!Y@M;7)?HH4zE=z8rx@yUnh9il*X2srDXwK9;jh#GRNU>JQ`@ZcPs72gs zlu>t@ud%-m^Wbz>+IJ!-!QG7iM4RJ2S-txvh;(*@3G89p@gIecbfG%@YW#Dg8JR_O z1Y;kD_g5wvMQgmqsg+4aQ=5dslF3xtW0;jE5ad%mLB4mYzXnO0RL(HZO<13Y9{1!{ zCSf~##%E63BKk{M+?u5t)4HLlXLR6Cc?;~v7BEyh2Fscwerzxen<*IkpIhA8uh3Xl zgsv%kOL$P+-vRJi2eAjBw=WI`_;+_BIq)j=L-DU%GXDLoJynZa^W2d$)-MA8th4D% z{Zbsf-?U{y{KW&Y;a_l>kP|FV9SxSJ4&k*YJH`-_FN{%TT;aAFm1r!?F=^(U$(N6r zadmMGgk{WLwcP$vBbvGlqSVA^^~ZVGY7Gx%fOS!;6MvDFFHV=K&Qs>hpER>r&ls;^ zez>_-^9c!L|FDTIy{+0&iipjUF2!CeyQ-x4v>+uphCkl?W%d$zr*vIsf4vVL_usDf z;rGXC@hrz!jp3Pw zp5+aM*R~;AyWr0=0<_o<;ikO>u-6umw8y$=d-;%c9*9;Ylywxu>A0!TwalnRxMUqN z0<<^@ab~$2(=4k9X<07Ab-5gL>O2swd5DNo5U1njLO1Pk;w?-nd!YCNdn+L8JP@rl zu*Y=T>A0l`Fzuxo_CPHJ_U?qN^U%gUu*XrPc3R}Us%b9@d)!alUNm`N?|#V4lMPSj zVkaEdMxaxq=RK~O?i1Yqunn}+=^jG>j=d5cJ`06*)(Vj6=w5)=GWCr}XCABAEajfT zzquW4jdp2>IHu!v)q~f^JVfgy1pbMFI9(ReAJzB~x1(`KB9LPzP?gFa_Ycc7?Y)DW z01m{o)AqEk(F{KoJSMj*=5(w0Ax?1iYMm_+b56CEGLg2A%S?mf0tL9!{10 zCAmNz^F$8diG2hI3Jw#zSa71?bipeGHMhD#^xFg#7X`aN6n&H6PXrYQh4?3_gPV9t z@L3`b?!A(Z=Lq$Eq8||bebJAI9>Gpxx<-PUb8Rg;l2zkCI38fR+{eVIAooA@cup@z z!g~t#7aSz0xx8_rPY|3ec$pw?jc8wy2SCm3Es^l$g1k#-x;q3n3aWNQ_`{GTOzbW`P!M_V06#Pi=s9=cghWrVFYK}YfdZKe_0LC{LJV#LRCo%=n3cUb~(RW zm)de}CCRKsjC0d#65Caup1)-4gadaZ+iR^VH{wnoSdokG__^m;tt$>&TL(%Fz#+Nn5QwHdDcCeUUBKZ?eTci`nxaNz_mHwsbUlEpSRZdt`#9d1> zuG^mwarqP`JOnaU7G4HOaCwd<+GL0ATtwnUHU7cbS3-?6W<;N7ptF;XY($uyw+iA7 z@JTo0&+f}udvs(Qp&xTS2ubZ`dl1bh^9t*WDRbtRiTF1Jrm{z}2h$#T`P7O)ok6v0 zpgsTPxcv;MX_(%T`a(W|G+JQ1lo_l z6#mT5SXv&UfolN?a|j7Eigk$#iA;^!7RGXoL5OmV@E?W8R8H2`uT}o-5dB)^$MWPO zP`Oy1i<###czjZBQ8@*F3&#-_!iRBH!W>VEzUhl%_Bb90Toe)~r%nR;DaWpX=vQJa zff+;K0<{5iDl4MYRxpfJ;-wMoKwwQAt8`&`P5GK55~m8BtN!`NU0^y>=kXn~qWrJr z#K_ZQ9ff0-e^8X0zL=cM>cG3Pib5JzQOI=aN1fT3nAVu*EEw#hM6=o~YvUv@ajwdA zroZC++FCMWgVP|hWqP`E@1ntK+9Qe|H*sc1%SZ4ZnOS4-MX(vAWiuw1dh=&bF2lmD zrCA&m$7(ux&U}z`v3ZflUrhM(EQz2QLLsgU(lOu+6*o9&_LSlU$D7`WPSlUroZ{)i z2nOt2j784BS%C57QCJOKBLM_9F1Z;dLH}>b+Tx(6rNWMF`L`;~Ij%;oJi4v{;A$v)sR@ zSynC@jpedDUG5ynIuAtaBSb_gh|_VGLpSZU$A}9imAz!3wzmYb&I8eEjE!VE?R4CA z2r%vSH0<%dTH9L(S?8gRHn7M0IPJ8!3IV3Qp&St+jN4lWUfbIUnR&9|>DFPu*H#}) z&>2VnfS^vd1IFeeOgo)!I|8r^N_2P!RHCz1fJ{fX2VTq6i;ymdf;iTXZa2KS9r;GP zKn%8{9%PgoxZ9D5_vzZ{vWUj!S=nfe+RSMz!f~3ejRCbiBS?v6_^IFmQLN!~tN1}* z#hk|aC@L+e0b4xgYBQ(tOeANUux}5zzSt-wHl9VtW<;28>F$;@_b2xMh5Q2_GzazUUW;K3R13vrIovbQD*OPf_iS zdUAiWzD)$x%>nfGqO%WRe0M>`1VGOdU9~s#5u&ShhtB&P=DSp|Sa60QI}OH{3GyDD z`i+9O3i5u4;dcpc6ns!n?GMDO{Q-Pj!hb9HjG)>-h<`=&zX`r8cu?>ILCxcRD!S(J zlG&cHLk@s=wqS-}TfvTkT?OOk=;^t6nztJ#=`I#jH(ju=dAs=%ewE;2!KH#X3*IL9 z1Hlb~WF=T%#p(cmDZ1wCo)G=Fg1-~gyj=p@;WPNT4wAkh)1f2N$5U{lqE_)eF+bN8 zAF-${Keve&-_PRbQoi>Nj`ONeYT}Cgib-Ap8M=&ZN35c4M?#CY9Z4A3dmEU#v<%UQh(d?;Ov$lcVjQnTLtc}Jy^S) z+uq-6ZD_gJ-q1W??h3s(_A6diZQkeN?VPU26Kbu_&T14Mrq+E?-p*eN_{6;35Ed=G zU4O{#)yL!QI3S?2c{CrNw_AWDk(-&WFHhr5RJT#>$9!)?LdOYJF?UJ0h=`aRW9~?= zr^J{$&S6TaU_wRYt*6>MP+x`mpJwi2bezxIaiLq`=E&UDiK(coKO_RlrG`d48#GnN z7LKRtI2;5IM`)$Q!YcqAj5^l5NI8Y2Dtt6yy%G!A-ZW+`>ps!MzV9$Z}kkvUP_f|!NT2nk#i5|}N5Z2UHpBC_Z z&70Ut$qTRJ7W-Q^o?FHdEG8Uk15B+QEijjDU9uFg0$zAMitAL&MLHuAAs}#mY1xYX z^h?X)Gs)lkGx*pOlPionHjG%r)KtXt{UvrU*aThagxiNiEn|^Tjey2lx1Z(_k2M{ zPt{RzdFq8=pW8EEaSqrw#SHyN89i0QZyCKg^XE-2F2q;6)DpJUr%u+6(Zgz;r^Tzu z>ORe!2bf{>F6{fi1Wxa3u#)M27pKSlq@6259+1Ny?LL99*a*;KFNCX6mn3`yWBn3D zHiC}Zih!dT4q4}6(uE<*x|f1D9ajWh%ZzFXVkZr0wbOBh2r$cS3!#c(1MP z`2z=?8xzZ6Z<;oOU@fkSvxjdP*NW5oEpF6m!|A<;#+no&r{TZT@ zG+_Rypyu?r0v^M=2<8a(7VImixLKqdF1mVi3i>3`0Hn4#D`jc&|$M>w<3yz9aa);32_J1ljSj9=ODu92clo*)+Jot~IZ-*)=;SyS7~5 zR$jDg-~yL#?cY4K+CD$L_U4Ga+Fj!=aMoU0VW(TIT6nuE?UeJpT~(pvT~$s}V=r&q z+9UR^wcrM)Y`X{iTwRa<4ZV~~Cp4x1t2=vmo4^Nd^41=4N|GxbcQ-h~R^D!e?e>x? zoyd;<+jmX@gSeyrOW^nhcy=$l%C+B8>|n)S=Z+p;xbph2eFwf6me8;wbjQujGW(^2 zAAED$nMdrDLEEkeH<;?V-U^i3)cbiJbK1`Pd)+(28&XS}7A45czNX&m)%Za^Yp|!{ zZx?n{ybGybK(G7Br3|phCVK!Z_W28>$6}vjsJY>PaW~%q*`L>kB{};rA`<3YP^|Fz zztCbUeEx(9TQY&a!siD}lsBFMZsIa3c7z8gR_|P+0^M^75jO!<2=kP8=U3wg$xz!o zl`QLZ{=xbDU<+ihbDx3EYDey3x<0EQats%_34eATWACB*3#xs|555HnohQ`K;0K!_ zVM-4sQiR|rsxJlV&#CeWlpp&~sMcrB>^q4iBI94;JyJN zJy1c?#d4J(z<12WgBXPoXaI{Nt_R!&pJ1&Xnt*A4lzDg~ia^sk>T$@luXSAr3?eje ze$BGW7bAq$!B7(XN{*%xW<;au{PFCeHc(T1b7aK{1?Q@N{=FVZzF_L=;^luH^P4jJ zPZmY|f+XRSAPLXt>6AvDw5U@O#T396gfpV8ovV6=I-TV_VQq2hN0y|wOg{%xZfzSQ z=W0{_f|U<_>JPKdxX7VDr|*k%eR* zgX~gj;0F8D$w9;ypYM0tuVB~=o3Dlye$QL&9Z3fHUG-Np*U#+s^~Ir&)K98srJ=Hm zSz&Qnyb!t?ZAtj9Qb8G@CEU;G&nRz%Ap!*X>edolrALIQ&MJ(OFVQj9-;r}rW z{loAkFE|I4=7SY%|tE85^;6@y$yo=FJ+ta#6GyGKWg4|azr(4Aj`6}l6v0Y=wD_cC~YBSfb zA(FFA*k@Gd1*@-KsAxeDOuXs%Jnz|lhv~tADQ*hbOZ5JNLj}hO76=v#&J-*ayk2m* z;A+9U1@9BwBKWZ2x11pM1Nx#owg=D?WIs-Ql%Q&V=!K&5-kkAs1g{XhT5yS=+8;=F ztLWqknC~9J`vrd{_>kbEf+QuF{x^b83swlSuVDOJg6{~vFL+4ssNko9i8#2KFGY|< z0ri%Gio1n=p6H6hh2Bkc{hn?g(a9_@|5(97!6LzFf|m>O-9)CpMsSJXazXX3CE_(V z7|#ikx?uiC1%EC08^PxUD+K=__$R@?2)->y?t}L9+I@IgN$F&B7@oj(`;7U4nmc8` zQPccDE(U;4@5J8UJsv06sdKI82UaAbFoP46HSM;x@0d+!_J_3;LJpMLc3Pdj>6+a^0-^K!hG4@VYn!n?c-wc7To zc*yIBP-=Z7%|P$H=`P;x^;4WzF`x!3jNA9nR^;rc@?tqU*uTfKdxWdf!fuu8+H2}p zynNVNHGBF%Mwk!ye4oTd1z3I)wQifTYGP zwp#AbpLM82f7YQApFyIOT;>@~i~pv|j>}hhs;BVU>#LhtxdfL9zx?-wu{5CF02^ey zAdE9N>Ev0(40Zrruqlpp?H+DQ;F>}Ltw?CE#L*lx9E1lI*v~~4&Z))>I!-&F;1vmsMW%s490YbK$U%_kk!G~o|JE3SMCa@1Sd9vFjqnz7tU?7Xf(r5Krd%w~ z7>*n^!ejE}qH+oxI-n-M2fX5o1e$iN)jJkZ_zOJ9zg+T!l-UZPQDa*^1_6O%bCKF( zNxt!mY243rajc>j>-_ONplM(;a)Q?+(3XQMOF6Ci^@CEAk>*H%^8_w7LS-|W&eZ*$ zBFf$L4IvBtMQpIaUyv<)R@lN!VGGa5Y~A8)FopO4`<|{Jws9s#${x(>>vW4`MrJs5 z?@n)-m4(agv818T6>5HpE2sH{VeEa?FHRjEpB4;kevTJ`Pjg1_1U#yLJgAwOvGxDH z(zk?9f3A={N?x6erAf;o%M))*SP@?7-sIdIy4CJeXW-}J3g;Ei%q%NjP?l+)7vH`g ztb1?Wk+(rW1Rng3a$N*9=ycf#pv+4>9n+b;zrIHBvZKaGOawPDt>!faJ;Z6-Og9}0 z=eB64#XJO<_HKv0B1ASuIP1c4S$_^2bRLM-?{Vq6mx4GQHwC(u88sgp&evPC(_#?< z%yJLcv($UUESKTB+)~Io4@7Gc?uVij#OXNR3!CpT#xC9ubI z+Ud9@2r%spH0+&$IBoBC$T|;gtbx6n+Ibz~OnU{e$9CoRf+h>>ZGudD+3<9qU?(*7 zhY3n&9Q}iWI$a|epQ}>%e>&YGP_YY2bkvPV*I6q-rlWffUdz;XAYBdxaok?IJ@Dps z6dCOTG1w05&fu7bXnlZ8f21Hzmqj!-&w2!7(UAyjg7EtAESLL-W$JSXq7^}4ZwlhH zJ*{gr!%qdb$bA)ax>fv;uVPI>wh7zAcWm*PtIe8%XU38%I~j30j}5jN`<`mtqkr*@ zTTyWGtP*@*ZNh|!#SjCiGtGwuMkwX*hs%Z^xFj2 z3;s}Wli*JTcL+X7L?1yepZF{h2lvYo|7X$P68$~V4~hOS(L-nt);pDm{Pjd{F4$4R z6=#NYxuW-%_z|M#i>{_3@Fb&s)Qd+pF;$Sq9Ce>zqa!5qP!f_()Q8-esA zL?0ul+8g1Qiatw_eHqK)@j+ZDc#GgF!5;{25G04d^z0vrzYyf{M4j{j@dZKE?$Fsc zF?^q(YJcdJqQ5UlzJcjf`vc?WH#TB>BD|?!x?pQT&DHUakm=4B)STuZ(T54D{eyG` zqQ`TYr4p_=&Fe&8BDhlUdxGl(Zx2_=cc5KNI~v zigxLU`grOf>DY4}!&Mef3>F&FB)aHhCnGJyeVVT*+h) z^DlnsKy{UMhRtARH<7#?c)_L0hI^$7boo$Ezm41)GFB1f`568g<)!M&;R)_bP!er) z*`NZ|HqL`cXZvp@5BfXgD178fgO6_>O(?p2uy5S7Zd!1qag*3MI~Ez^B7l-dIo%gHFB*x3QrFp zw^e%nT6gSPw>{)ehEBPQ(*5)~kXeAvueV$4x*BGgNUj`v4S&-wBG42#Oad=%j zIR(F^3kZYZ!+7f(3?xMshUtfd0(iV!yr`T)5j?_m*|tRvU%4ju&xH@6ZHP1qnXRgv z5%1GpsLt9Co99FDZ|axegbP{f z0{2ZIB=yDVWEL+ZBUvZYnV0F*!7N66u{kq6y+!X97hdSh@9DHC>pj*<$#e#yc#P9o$nX|~3AwJK1#p)cSJ~K{x60#ZE z2`!=Sb=hRRpqb9^q%A8QflTK}WPCct(Y1l+74<~vvXLgf+%kk|$1yw|FS>H8sB|~Y zw@)sMY3NxV@A-5cAgZ-@R~rFZ?29cAF{x!Q1$jbh1_opYhHjX1cB zagMQzV|CJT=9C#%%$hUBUr<{2`Bo9~ei{5A$H?T_*!K_%1d9bP6TDJT-HRjLEuya$ zyi4%Mg4+ej1JLdhf;_gVR|sle@J-P_5Ijo6d9LTwIcPw0t-}VQHzC4aE79ACuKB@S z36JLmH6J)j;ui|uEQsQ(@j9uZ^SEHWqJkNMipW5CmgwCCdkFRwAKJ-XXYAaFgKA1RoOAeBchzNnO$2vx2`Dd`0ljf`1h}Ao!jj*&61z(eV=1+%};4 zE;x|%4a3s~+X;3MB%j0hT)}~YLj~i%TRcs|FBilm?K9_8W=j3oyVcB7`im|GJY|=f zdCD%GyViP6WkX(Iz#w!{&=%ywnHD(8)PvhwRajLKx7f4J$v+%fn19%v>3n?SA*ZrU zU+3fHhwKZT%5(d=NP+bZE1$FQ4z%l5WFHA#V)s0+-^Y8`9<4gmVDZ5nB?BgV2f;)7 zH|{J%ct~=PkHW{h7!TPQQR>nctbZt!SbNYuLP>5#E1;wnJ61LZ~b27u-v zxgUjxWS2r0&qF5pJmme18kNMl`z)kAI=OWIEXy9Y4?)+!r}Sama3-Wro-rG&;yy_A zRU3ZktRh}t#=tFZnxUa$ckr_$Cs^K4odH-ckf?fD>sof+fujPFkr0K)Cy5u9Q^@mr_f70TPa4E%q8;03W#eleZTWeR zW<7hKch1@P%EyJy&`ivax9!*}el-zfSS-g}*6(C#vXdjnK#Qrx{J!q=*a@jFb%=Zg zAM-dp=&@tg`{VtlcI;jH)=69HE_0TLZbWzTd3dqdygYS(^mSO|uNm3{t?-p|V&uBw z%gslacKUk2`xmCuZUuyzIGElD_lJ3Y%C>cIi9*IkP%)ehxQh{xO?&&H-0Npi|2l4B zT)LZZnd006?X<}ICbQh>;4X>~$#Oy41m%`M)_EXWk73jor65kn&4g~++k;CougbK? z;UL?Ec5i^!c_3P^!5-6Tr{fkOz_jpZk^0QUHdT01TBzT33-4(zc$ ztRI>@u=gX#%##gIHw-(WCa!A>;>>h25^LtVevWjgQVDI*y@qrgJZq=x_cQ{u%(ygE zj>npI`ndWH0?h3=XtYZM#OZda2N~rCt|#oh5@@lqSf)Rc@grYC z)3oQJ(au4*c4pmm7|{&>^0_XaF)`;@Xl%ndYLCYP9Cc)xI*+WFbJUSx>S^kIX|{*& z*y1r)n|FD6ys=H#pT}`q@r(TFzFPHhCo{*5!(MVe{RM{#juO07aIzo|R;K@N=djcq zD%7(l8kAgDA0qT2qF*G4%~9L{k7aTM+{;AnM`BbkLolA3QtgLyJte-c-~hpqg1ipU zp1Sb`P7r;%;7mc@Gcq0fIO2_hHw&&2TrYUP;7GR7TtFX($Hu}!~^Z}^~RKS%?5_OmZ^E62=}w8ZQ=X zFsX$JGC1#hy9pk{AX<4vwYFg~(?IK`W=`nBUtPVKU9r zU;tCbznthI%wSEJ16&6oLy2PvewDzQWJ2i#FRTg0Ztx&i2)XbQql+_m6K)&x8_TTK zM3xLk64RNwqOQL=-%3!I`IB1)tvXlIlUzxMtaL1a2CgI%T*;h=VnPqgk5h$?5;m6jDtb39ozi&Mk12sM&P*}#5wRf z4@Bz$$Fian#Ob)pp_}$LVw}LC0_~X`$r9)~4@B!(*fWO|I_^5enfA6C_IRG?`f(7c z^FXxz1bcigteqBDA;7e^3--8utRI>@u(uI1^JK%*U5K5~7;UH>Rx9?7HA9Y(tLS^?_gYBywaJ4`O>vpA9rZ0yU1J=TqmXl$Of z1C3i7j^yvS7fn|d{6B5a2vVXMekwQ;9HxfTt>OoL73-aG42VNV+~?;=&O}bO3D4&^ zjwEiuGk@&Fg48`I_8*UXascGNh_ppKiiDCzvJJO^`P(OxIU%fFSoJ!$%9AX#NiG51Ia2!DWIg1y>2G8)T&0B>HB-hXs!} zU*~Cwe_rqv!Pf-;Cit%4LBS6MPsEX&h!g361DxB}koIuGavVcF7$WlhS}f9aLQW*7 zTdm)F+vs#B)=C_CE`XgL>f0XB(HGh6<@zFlHA6PSI3^8jN!2MwYc1hJ z>J!h$gsFAg{LSFyOgSTqT93`&w3?z*Gm*jH+#tFpN{3r%I#VyeVfqc5|KhKYfbIT* zi&ed#Uk$s^IU}>*5dW31l&E?!tY`1BYVr#PG`4-Ri`AP~ocLAgW6LT{m=L^@bRr7K z-|}j&gB^#z`S!iAFZ?yj(~+x*8r=hXhcDrMFRn52?fYKR&T4D`xeYvSjd0EI9WOPe z)9JDiNST8!I;JywadmY>SbKPXC}v^Ws~X1QB%(;7uumdkKm zZW&~q2cmTuBBB(;>9`W;roHEIBMg(u9&SAYdpAPXc_3Oh!5-6Tr{iuwfNAe_!yax` z1ABKs)_G{-PS`6n0<`#j#F_T~4tv~B++H+!VDCQ2%##gI_s=lAHUga@{Z>Jp?(c~; z^E;0s9ge*cfO6kOp`En?)TVhare#L2LOSzU<^G_18s6NF4~%wch&ZO>cGZK|$2>%9 zHv(UyAWoM>#BLAV3N&sJ0y##4X=N`B$TCfP@6_>M@kg+7+Md=mn&GE{-(g*1PPd95 zayq{6bxv$!)OnzfCkAs{FN9|svM;L62l+#d>hFV1oj7Gmumsio8J(sE%2d25R_z8G z_BfK|dt$8w+X`~f%kZIs1w>F;MMNBA?3YevP7ZH#$T#&794I(Ukas7HpC~w8@CrdS zhXnB}M88dNz2FZ8HwpekaEIWNM4Z=82|i220lrt_|0Mc8(GQ6JzUW6pk6_0z-x);I zr?Keg3U(FjCpbnB*;V;GdRdQDLGEwrQNavB-k&f$OOV$a>OBSf3i6u6@Zo}^1uqet zAUIoao?txRbc=+q68wSS20`A#vz-4Cd`$3h!QTizEm$G=lAvl|GkpQnRALJ zE|`Ev*wxp#Ki>OT=XXO4T~YF){zE<6Mg_##m=Y1wu^ga+9+TI!SdZo~}f7 z&nYJ$uxf6Sbr#34xN)WKh{=G1$LaAq+?uQ_!-l}K2!;aiTh`3W}#&vlahV~Hx!!00VM$$4sg3EI)(Qb%Z;_IJ~ z)yYV-x%ye8E+cwB1HCsCFC*JgOHLr2($;#yxQZw zm@;R6nS}lgF{z!HXCUpJg?y=d0(Az}NTBk_M`fAt%O~oN^Cin;Uk0nwBjtjWLAan{ z5|;U9SZZu}`Vh}SI(5#0i6^o_NaGPz-)CLh7GmHy{sKith$^vQI)J?_rZT0KQ{WMY zB!s0(EVv!8*%!GdXcsFh;XiOoAYoy80#o?wOvTcU3KBx#F@otw1RBL6_Ju^IM$HRj zxp+UJTqFEP;lZ!5wtlVhW3|eU<;h39a>7xyJy^xqMwF_J@teQ;>v2&er3F@Lw#qh!z?xvWsfFdb zU~__4b422RhjZ0G|7hEErq1I#^v#){B^Q&ES?1{paCvnzow=F#K&3M~(@Bly@g=sD zXm*=rZJgvKc&p8s_KNeQwPeNyr(tHx^mJ$AqQUC5wpkMw;DeQ&EPu`U*nBOY_4|y8 zS|>RN>$6C{phc>2e6{>Y<>@wO>%VZGmSSxEonZOLM@Nt?ef#!^wk4yQKWEO&(&*GV z^P+u54~zDnHK};Yl;SDTk@MzEE-o#dGq1E=v`c1AW|wHEY&>1;-l=P}Ef!8Ho>*Gk zE_w;FWED%64qYbXbeJ@6;_S)Oqw|Wdm{B@o&g^KXj-5Mp>Hb}-53he}onOmt3o+bx z&OE$l)?ru|E8&d9VM(F-ZbSP_yRp;6KFe-uw+OYeImS2VZep)kT54S=Sw>+79zkb_wQ+zS|@_#vOI1FaSpuB1JU{j z5m5@_blm08O?&MzjDpD%&f{u~jbu9Qw7u&PVA|_x*yA~)>$eWF&O;k*U~iTYpv6^) zGwlt9J#HVjw+_6vw-GY)WW&>~!+@`?KN3(n*j$yu|I_KVL&YvA(NP^x ziOyO9G9BF>cr8;eLb@CZ;#fbr-SFmiiE)2-qMolf((*tf@cyI}O-({|>? z4C&N;KaMXR_vDkfZ;59Lo<&TF&Ew*&9pibN5#xC^Pr}Ct76=v#&J-*ayk2m*;A+9U z1@9BwBKWYN;(t*7PSJla$a`$^9B&A|NyGtGDe;Qmf&Q`RE)F8bClO&!y>kVOO1R>6 zp!2w8e18caEPB4^e9ppnHP;39xPBgWwf+xuI@XIv6;ZV}kjFpuCW7kb0J>^tAo~Eu zcNe@skk#MH7Sw#)&7$8X_ya+{o5lR`eB3W3 z{8xgSm;0^gzY}~>FoEsx8T{O5&TnHE;4haHo8Q*C=Jk@gVt^V|?!^4urestKLy0a5 zYT)NmzV{A}^Qus4;)?u=NnQaNx{Pf{tfFm4LW{Q@Nf_CC8<@J}$Masr_aPq#|JKFp z>1{jW7L~W?*Z+~7k9qv>=S^s_9UR+Z9{;;|Tad1em!&Y@Ywp=OJGYUm3sprz6<8Ji z*;I0M4TY=g;aU40+t%|)D5d_k=fT-6LGH$wd$$VQU3;*0JGWuYrVT9@+Z&n(%w3`P z#{PwDceP!@+s%SU{cqyq&)=(}{Vz7A#tLJ9Z~njcFO6 z2HuVX0y_1v%j5HQ3y>tj4#el}Hc=&^VdwEIcpFku6m8_wb*hgO5--NwHAljfPRyg2 zyGyC6;fPY#Q>`Dwz6$j}&D_Q4IP^8usX8)uLgSr~s^d0-{Avpb9EXG8;RvmiSa=2C zI(V!aA1SA>RE3WwtXE>;Hh^j{_4Q#WzGL?cevYsk-sk5i`DsT%3LGyfSp1#vI6SJQ z@ChZaE+8@|!V6*+Mk6F}QAl9;2$HMN$W<82#jB5UJpNk1hcG%Nwo>xK>$t`KmW}6@ zaRiH5h1vj9Yex&rg^y=01+0JIDQmyXrdP~n@!>z(8pRmbpp znTpqIxWq}`;v|fi&%R`Pc3Kl?QFg;Jex1L3BuA$rxT;+-!~kO(_=^WC2)FQhvlpO zt2jOGC+%Dj@_-!vX!i+(#YTV@dm&tICsoo%Kw5B)KqF|l%~1E35#Vrmod=?|FjTvD zGh2d)Nkdxgw2eXpnB}$wQBZ<(ESKeRJBV}ObsmUT7Ah5`AWp}{b9%Qo@b86bkGB=t z-V(?<4^51Ky)+8qbli2&&H8ON?D1Y(+w%twIyYvE!`?J)1i@Nd6=&}e*yHxGes$or zy^WBWCmWvbx42QO4X5`WjLr44sDIj^=ZFZqAQ%Ttz(#deDf~ZOzdca3%$RjZm*Xc< z|EwR~Zg{g@b{XvgG1w05&T1SS*J`f~r#A(SQ5#Ng9gfpMI_O zZNmLsozsh7zRJJJXB#T60LPc&n7~1C-;#@}EvLuhNO4_)Lj}hO76=v#&J-*ayk2m* z;A+9U1@9BwBKWYN;*e0!Q_bl$Km(HFYeIzmR-(5Ny_4Vo30HHokWO(z$fxFHK`)m0 z%Ori7=%~KpczDi{>rw3vWIsinw=zU^g8*zVI{OTUpK5Mzf!JLr7|-pg{eg17FY%iM zHw(sdd%u!!wO^3$Dbb%5d{OWZf@B7`T?YiK1Qqv+@PCPJv;Cke?iHx!Gy+K)Fgz-# zIlcCx>p68fqW2c;E2y|xtMmJ0xIlmTuUc?{IoY-40=FKA z3tYanfAi34`~2|QnA1V0wetAC+e@l+B0KtT z**OIaBC)YIz{4!HD%XBXv4a(RojZDX;mYg7_8nMhETLgV=#HD4W%f%4KltXhGmqFQ zgSK4{ZZOqzy%i|CsrU0d=Cqyn_qun4H>8#{ElQA?eNDaBtMP;CTKs?5NgLtg9VabY z!CGV)P_P^r&wQ*!#sdp$k&UP3hWW}w=qjdG{2<=*?azovm~0ysAmiy7TY!uMnNVXU zXxEP7OH7pKn@Z$}5XG!k8QpnI<+|iyu`2n^o_8LN&h189D5DP)<~_c}y6pC4?5 z!_Ju3$Fstp*T*qjp6b6pm?qesC03 zb~C>EbE>?0`RYHRqPnZ_f1H_pr*^S2y8$-Hn97IqE-A(Ver|qHowk_DM`R0waO0IW za6C}J4-$BMUAi#IbbuK&#BhUb5{jCSw1)pH89-4q@f0TJeLll9gb=2dKX~+@Bg}|K)A>yn5HYf8+2u9GH%B~93OHB&^Y8UQ@&!{@7cZ+N4*k$K z;VX|E#h%>aY$OR&dpc!Nr*71l8^sjBvk9rubDae}L!Fv}BHRLsa7lX0^j6^UZCg+I zQv@LwW%Kz#FmkaK+Dd0kn~gbLiXIF&yOSjg4IVHcq`F(juEthNUhrE!u(o{QiC9`5 zfF)z*P5v5jgX~gj;0F8D$w9;ypYM0tFWc4(o3Dlye$QL&{YM7*UA50$FdeuV<+=!J zU>sc=cwWIzl#cg+@#UJ`zP>p0k#qp%(vWGfE({@Byb!V)V)@CeUEo`4;su8pd6;w+ zHt=4_L(ujn7&5~w-IBo zG=%ZmpA64-Vf$VWuk%2(X22fPX{Y0^MSy8_@xb|bbKd6YM`!|fuRXO}WrlEfr9=o8#4+YPPN_5r= zkZI_6Z?0wPn~;vDxOV!udJ+NVcI?4+=yrw}v*S;Z=vrX7%RObcbmTXf4 zDh_$Ee{gK^m?sCu@;{3c{EozT7wje2UvQ}47{LO;V!@e$rGnQBE*D%ac(>qvf?EV1 z7W|eI#C}3wl*je}dV=i7sgDv=?GL?Bbl#gYevaT3f>#SJ5mfsF>24K$jo>|k_Y3|^ z@FBrR1^-v@H-b+KRtU1MU_IUvd`Iwo!9#*a1wR!`#KFycDS{*lsH+niT6I2{7 z!n=tc|Gq7m1?C?sSSVN|I8E?!LB5;F^w$V35nL{~Mo@Eu@th#33+8`R@YjOB5qwUt zLhuiQe-iwQAlVw)A@@Q2SP(BODV>YkGdzLq_8FX@=1$pfgwW?Uk#^QM9(=PO%io=t z6YSKv*7E}^c)>R22g>?)BUWz3Te^!~u!0F|64!>#zBv+F?W_r}wGOUWe5Plwbu+Lo zUUKh!BfLJ|K((@6N6%{8Wan#Mj`#B6$l^_SmzQhbS#5h&JmhsmD78M4W}x@pbQf>; z`YFz<7*K;1#_fA(D{^-9SI)bW_V4lR9^tCAuv_K2_L}+?FCVs6&7M9G`8QQLQsVZ# z1H6a#KjOW)e}wn@{f~M(_d6THcRH1!2F}{hh6ebCLGudtjyDdcZXMpt%1GV!D01g` zdsHcrhY~8?WV_3jyyS{K-X(|KYZ&L(^T6I;d++W~xHECX6KIX|$AcZ|kEl>6d>?a$5>;pHhW`%DQ75`y$M0e$i-h^| zNGOuXb3C?=-yP7LzcNdn>g?S_H3!y?s6#&D-pIVJ+gq7%KSaXt2K>dXM6JsO6+E+U=^A0IILoZm6Fmcg)d<{Cc)@RI822l zJj^$I6Y3&8g~Uv|cd9>SuuW<`yS|;9us$#K%V8BW*a7gth+|#5hno_(rjS4@651T0Jm`gTM|2IS3Lx(v0S~81x!J zqVsihtVRX8MtBQ3R-u9xL4|mAQ!bWg3`Y(d;W2q~Q8|Sz@Tke}0k8NXfuwv=a1(BO#_>e6TBvYwj5kp z%4yB7AC#JmG)DrQCvdS5Dx1-CrtbF?QKa~$kcIw=G}z!Txa{9E!WL!kZXU=xJbhiAFmKP=O< z7eOFzPqfqaw64(%KNZ{}_f^d4R`El=iuD57CTtJivBhJ~Q3G~UXX=_Pl}zK8uhiNV6Q)9)S>~?_C>I3v?K7_ZHxM?t=HEEM z%LEq)^1NjH8o|ei$ah$I^IXpgy3k7cxTqXDe!3~1s5SX6*Bk>o4Jf5hNJ|Mmz zsM;Mm`zD6(6IAUFy;Ah|1<5xsooatz{QSm7Y)^zY6-*awEvUIV-Vrk0`GT6$93=WM zLA8I7u0Zs7F0)j^HK(cQ9;9C);VT8dC%8`Vc0n>Etj89??Sguq<4)0^6nsvwLhz4* zYJwZ=sPi+??@MTxj;N2P4w9Zdm&sLTbv(bDKOfQm55Cm_MlxFk`TrfWv%7Ue%I+Pz zOZpSP%gk>%!3FO!3s+h9sWa9OT|XrMaGRpUs>R`3wvvaKkte(n2j02n`FGt1-hiK#*WPo!|BuE^!Tnp8Llgfn1pvuIg1n;TFD03RDuk3eVh&$py z<@`4eyBps)+;FQ^&eD=sTSvnmjyUklRqoN0i{Cihe(RtE>%Ea)91An_}#DSL&c_;$`J?Noj>Bht7ZKT402Jf z9c<;R^RT6*c?SlCtfS7MkV+A<&+50kZodP4+)ZbVIPm8D{*`af|9RzGi_mtZp^6(0 zTK(SYn_S+rsE*7cRny$9pSN6NkHO%^AK$n(`)WHIN8%9(>_|-qj&?tEEZq1S08>VJ zYYWo1fClVH8RJ4>P9JvpT*f(9^_Zc=jZoYOL%NsXAMc{~MGp6O49QudLK0U3+=m%5 zY#l=);s2!_K7Vk#u_p#6j=w&|6nijx-jx*LEq54mqgtwGup{arM#SBt0$p`^jJQLQ zCp?=$i|qRWVbx78wRzP`a1Y==@mZ7*dd{|~IP4803#`!d_CKMb6J=}Iyhd5pbl9S^ zJ44_lA5&17iC3EBi>T(Y^BqpLE!DnMuY#1a4}#sFiSMMkgs~p441c9MF;EkbE_G^0 zaMVoOU1^;}`zf_4I_?#v>A15{qci%=2AR!#+`Xy&riwNmaVadz9>i^W9%`Kkau>nV z*^`;OF0Tu%*sy7g%tO#$fYpGc8q+`i$SsXLD`V`u@*XUELzhr+#Ol^+q zM4hwkjtxfJV-pHeE>dOI4O<->@b&vN#*kEJ497P1pa!f|{d8+k1HN_EAU0LEcWO_J zQ5v3$7`7Iiy41)Lo9Z%ydAUR$SYXg!Rf+T;#}i=C35@5<_9M%6Byj743-*o1EIt~KB4 zltGC@IoDdSs8a?dT1uhaq@x*0M_YHwV8B9bGFqm9xKFjhc!D%oq0wN4NUa=;%z;O? zTxOHB1C6u;{gghzQ3eIoBWzS+0f9O31Yr9j!$g5$q5x@>8;O5*P%{wVvScBSgSMYS}He+j;M^)#qzf?s2ic-#~2w-w?;ku>~?F z1HN^9Y>6^8-|C24&=IZEX}v|OawcU12K5V}e!4|dtZV&BGY~DIToI}_4?e*fx7HoM zR`s}yU{^d6KEcXg>yC|uH%A<^i)CkqrEBc)8WhDO~=z%J6>!<)&=~pVXk-I zIkU^=&6zo~c%Ct?O5Pw#*k;OQ-g zOm|8%@yVw_Sx)H^=Zxr}AsvQv$a1Fjbecr7I%K_^)iOQn@^-5)eAW#){|Mdf+RoZ* zGa>&yl$izPu4@N(a27Z6Ss}hWis5rp%d-rU$zde66Zlp5uInYHqjA z*ml_H+zEJ^KYf}!b4JMowMBDyC|l~SfT{B)PA;>8W;(eCQP{)zJi?XvprKXUq7D6B zC_BP@PvLY}qE>N7$6L>WU1JS%)(6%pK!^Ex=B!tH4rQD#-#&}dR~~l1%C*6N1RkBO za$N*9=ycf#pv;jb9n+bYGJPRzk8q(3naqkd^6m4P2Gh{9yut9=Hbm<#?0eoWX{X~n z1eo^P!rnWGq&?O}+ZzX2=YeP)LPQfIK#SAk(xt%2Xc`fx(@lYHmYdcDV@xy>%VoGO zm-oav4@B#`$=GHJ;&faobkp9}W*jRW`z-1vgy}pqaV_k%r65knEr)K}+XZ{vN30*H z-JpJVLDqR7TKB=;0V6<*96g%$4#FPy6YbT7*W0@pGV`!3y4zAQ)QQ_~jDHy3On0bG z&CjBCARU^u1fbj$6xLZQKwZBILuT~tNS8xFoZf}cK{vPKu+h#95vR8!{#jH7?7g9l z0d=`VWAm)rVPqr%aX8?~iEl3r$TIag1krj24^?=hq@A{>b&Y2DsdyH}I>nr;-cu+F zHbA$MpW>@{Higqw9p`?D+ygOJn`cvJAvxQKeGQ*IwTorY{47a-rRcn2X8z@(-z@s~MZZ_@Awl&_0d}4j z{awNLh_G{5bT!`<_2i(R`-NYpVfihH2yZ1wdW_-yiO5gKc%A`7wZDNpcd7GyCaPOI zAelw#9R+g)dkPL094$x^lIg!ISS&b0kX$6=uN7P>xI&QRB;)TE{2xKJ-x2<#=%oLc z?yrLT1>Y0=KS9!&OqVRkYa#XKf+RSptD8??p6H$+`#8qu3#$DMeUj+$&zKfT_zi+L z3EnD5Dunj*ni@Y9{eJ|1A^4c!6N0}Ld`0jz!8Zl}Cir*3gMy^fS>C?{)$sy7NsbQ^ zuZ%xikfZ_iwt`&+&ll_`I8cyd6{f#LaFXCu!C8WH1+NyoPH>svN;zw6KUPY-)hUwX*Cu&t782^n#4 zMW0y8U56qG+126`suqWyI1~wu9pZW;n~yo%YUG&1(XC?+pSy8x^8#suzJ^GVoJ9QaJX21syhhXdT#C^9zzVUT>Az5+kC0# z|G~#QyavIHu?KQ(c-GmGJ_y7Exd)KNT}Aoa@hT*dy}rv~d8oU(Ah=<^(trnOYFH2n ztKKt`_#jibiT5z|Juu>Q8%puF_;dQGXM1kq6$nRB>e+q7-M}0Xm&>k%Z)dS9ZH|!i z8ZR7;*zCf6@|kGA2sOfCy*>7E{I`dXw5B@l8T>Ox@Ev!b}x@4mP1+&c>}3%es;W<~_rW?+O-QHKF8yUYRzin0z4$}%zoB7!2|ZX%lt zXdL58qDgRxCTb#4pKD0KXcF@@Ax~diczH^qX58Zc`%aze+jAKN(fogp_pIOT{?0jd z>Qr@gRd-c&Rb71S67DH_PRGeT{TiIv#7O6R)3AK=WblL984Ot@96p)}H=Z0ns0qh4 zSQ&GyA7>|IAc|=>AQ-a}d$7RfnY8j8*i3$G6VBs}%iz~GVc(?gGGCW@;$$(@8}Mku zOvT-mDjQk57b4ef$GrIZzngvOMIijX)yn46{MLqrCHZK^WZBPMZS3c+wyB@H+U@6a z7i{CYSIUABetJmVhNc~}z^NqA8{dt>A2_}Iv2lo{v7}qg+$$E=Pb8`}Hg$bxtW^`J z;yP2UCO@MkKYg7Ag&8;yGr{QkmU1Ct3mm?LA|WRd*#64ow~r+<_MiMPG8`Tki5`an z#92|yS(@@~YYzN7O7bQVju5hnU=nh=T5#%o#WSc_EQ+ku;uxPXGnrt*PEt=v4aE`X zgJ`d#nvxo4SdFeA*xzYUlix&NHcE>e@CfhV!P$-G z(s~sHP3F^J6Ez<`DD4om--9L_u=t3SM%%34Oj|({rF_1$^a;bqUNNpI((8lFUIl@0 z=9-uhV{q)NVN#vnMBi~Za7_}gxh9y4;F0AN$WY7vf9Mpp%a3{`c6UFRaJE z=D4mu%D|Nm$$t|xAA9V_oz!nO@@Ymt-T0qVaDx^P;UkX!O+vpI_!0P@687Eq z{C~@rn!1^b9rI--xkkv(kK{L+gZS8H%GjZ-D*E5?+2#ws+wc*zpY=m!U;Voc%l$Y1 zF=!w8_UZpszS{&}8TQ4(ZUBZseYXM~=^2Qu6C~8(!9MsH95xLg9gesBBOtJ30)9bz zuc95d6`r)m7OAzzwuub`(s>i(2frqv&ib(-W@&mo1OqQX*E;Jr2ZCU{YZ2jlc%U<0 z%5A*ogSKHnI+x($;w02rKaST1?KPs!mJJ#0VH%om?<&wX3`pm@utz=Xtlwo21nsR2 z*kcFLrtfCZHVkdt2Yagn0!!Wqzo5NMum@F19~H5yQ7 z<0YD=lkv#Pb)20Lb_Sb=gYokIFwQ_Ra$be!t&mw~?OEPpQ2wv_Zo|f*aWces4F zv8iW1_pl6*e6XyLuSoGfHHG*4OpsH5UW)(H6n+hOW*?t*{BE={#lMvnWXd|G1xw~9 zS1}Ekw>-(1B~5mP)4Tz5lU@x=W+j;cO9G*mw9uP5XHIGgoEB|IR3};cgktMtpaQTf zkb!3?^D(0%zS|J-5E?{8nPq1&1BE+5#78UUAN`px#I=fiPEr4QBI?+!D(CZo@&^^S z6XE|f5#d=s>Hk~hcN5|Nmdf8({HMy(knhybB0`VfA83c2G4egtpWmIxpP>E~DrYB) z;U}vWcJV?Kbl-vjfMm+wS~pZAIW9PuC?M}+(o<%cVOs`Aqm&rw{a$os+Y8x=W7NjtYG zZ@>FJrSe~?T)yi-kB-;HCm@mag2-n8kj$xqVzJ_2MUL0fe}ZC-qTDaYIl4ms zxr*l~%Kd_zLp}7rRPjp1b&8u5?^67};(dxgR(wkFSw*&WX!kdYe^C6R;y)BWQRJv9 z_1h{IDY8CM-d}N`BI_09Co6K~m3)=r6h*mzkaH}S{)-fsDlS*#=q&wZ{23_s6L_=A zIbciwA1OYh_=qA$aOuB8@g>FID{>H*{(BVvrud46X!; z^-J=2@S;-7V-d-OSacculKWSk%RtxiG<1XnipsOfjZJ10F;8l~hm|kFvHV5&5b-W{ zS;y0gyk61n5Jra`dogW*QeS_$DIW(tHyE5 zNVt_w8;_w6{N*CJ%xAybSLL~xnOxPw)ilvIj$PtYhNpH6EdK%%D}KnP+piEA@)ZL8 zpUiz$0cGeape$W1gbx^e{V32|FLY%NoMlYH zHWS779r|l!BDgBmW;6Tl|87!_@nj9BurU3?kaw z;TIj}u$T>Q+H=AA;B4Pn$EW?58b9>+9%_;M2S0i^bMefDXV+qt4JVM#shzdt?CJYT z=5u|F`ZhE!cKUHqN-gH)_ZwP0zTeEo#>MkyEop3N1%uEFYVBnm5RZTcAMbnv(v=$U z&*t6gINc$k9-aZ>QuXLZcd%oHY&)mMEB8RGB%jx#R8PgS*U&s0S-@{N=-`-6Pu$$y zkhRBwCXzh=`4XLoBM@BnP-T1BI_ozV0!!0xAu=LPLY?)S1wI%r-eS^UV7!cvPe~%@ zJFoo~Y)n*`Qbzai4=cQt4mhBj`2z4Cy-l9$6TXs;*iF+EHl%fC&Z zw4J~gM)I%NQ=ENWUcYh7k)#Vt4h8vkNd{CHA?9~G#&Fw``|O~gG6kH2%X}bW*h%{OM-y>R`ly^`jQ%Gm4pmGj)+nB? zI8(7sajD{kidQJIu}{0#D}G1u4#n>&zNIL0oS`rM0$>6Kf_*i9{wK=yp|8U{CQnD? zoh8~nHR~zIFznbv{{hDx_oez?rKJZw$M6cI2hN{ksC}=+!xpbu{N!Tx!Rkj|!1Rln z=WYSIQz760SgJ#R>s9Kyu>yF7r{NSjx`O9WWGy{HQF7Y#I)ffwjLutMc>opjn8 z0rMF*(UcSU7_?Uu{Vljm_bo8m2b0o(J{U(rqz^_y`d|$Gzo!qz>kPUe|9`d*_7(rY zzRYbOitV=#w*P;mKd640zZMt0Em@rFchtVP`z5-zH+YyY#yz+mnB2v$sRt&VV7Wi7 zEWu6bhT)&ott8n`hVXwu-%OqkUuI2iYkjjX^H1~N^v$H5%r**LDURS1+O|GNLC)8b zb;Cid3+0P|xK>Z~7|0G6iLQZz{7B-B~I zS>S{5mIwL_jL*iK+Bdr%_JY@I?JY^MR~fMPMSZioV6WU7felNh_RVI%9@E8qK^FPx zOYNKe1s#%huxTCb@wiQ~SUo;K=ANfC!Rn><&F11pA57njeW`fB9`ldxQ5?a1t_$Rg z?Mv~xNC*2;kHOwAA+wI@qay|`&uKo$zFB8vT3@kXPS##PBxF$jf4OhQGTvI>Eal(d z1AQ~TPriEJtPD2Tml~lsPO(byEX7*I`HJiaFx(}Imnp7SyhZU&#d{SWP<%vDzGuVE z3(9}0D19`@YfwNK&*?Y1p0 z`)vFDUM6d6C5Y#~2Xv3X=`j(sJfZ*g7_ZxnT@4R(+NKCZzek}Lkv#RH2@0`Sn?Q6H zz%EqsqWq$cKG|+#WwWSw@(tJX{y<^O;}>|ZiS(83S|~({LS@lR@M%MfozMwUcJ9y* zOB-6^gich>OT(A3&=BQf(PtU_BngEtV`=y@7CKoyJE!5xSm+ex^3(8TEL5&s+=J5OSd1xGWPp1EVJduu&hJ=7$!p@&J5`JTR3-- z{pd4u)~v;~OM|}O^i8CFXkL4!Z^8jS>uj5J6a;)YTUQB!?{(`eIUIsu+qD>D$vYuC zP~U`mN^G^pfY#pJ08Q_)c)rC+sIz)}RR-f_gP-j&#>=)cuY;J{H#ryfsArwEm)bYU z4%qvmzR88Kx7->7T6?K|lQ`@#JqPNWd;oiITO(?Z>}^UH1L^*V3p~$|a;6TC)V|3C zv@H&%Z?YD8aj|4hwj8APP552V<}>>vHlIlc`zCk5-Y*08m^L~hF41?paTDVZc7Vj% zqkZ1npgm6D|E6!k97?*d?DiDo5BS~4yxCj(Zp4Qu9G?pq29^FZ+whE$$ooU=LPUi) znuvSSN98PI^glsysNyI^nb8IR$;zLpc&_4NMb=l^S*6H&ME=`~8x>zv%tzUwe=kLu z1Bx8^op|c!0$Wnl+N&r^jA-r;TI`ZPG6A(AbuN=Hb;@KmScXzIC%6GR=W6E4*66smd3KNV_L(ksNXL`4RCi79 z7z~6Q^E;l*KinQ1D+MbI&C(!_gxn0Lnqa)^`NdltOB5e}fei^*9*RU%L(mX$km77{ z351{lDJjlGf`%~aIJ2C5fk6f-#}P1S3kfz{Z!OW3v0Vyp0^{?X#m-SpAjDA`5{j2^ z9JPWj$n#5Z$ZVN*sJ-#SW3Fo8GuFJo%+%S77S~Rny`W~^f;k7jhjS}q45zrqVAJGn zUL0E{@4RqGfacE2M*f=%$AsJWD=d5=6vhWt>A(8@`_`wp+E1L*r&kRfK75}`_{vjY z1Dhc4GyK4ff&F2MFBsgwpvDsXJ(i4Z)NrD1V*bpt55FCf4=@5WZ=qjmWVGh1eTw~G zwj;86)dt5h*jloVkDH-wJHM`@$FrTJDwlEd$k z(CxrsY4Wc^uO|t0Ods8IIN;^G{6M~d^sfWAv&9&Phnw&RKU6X<#u>Og=T>9}`?;MU zXTyu}GT#{|uETfSC%L!JCG7=7LI$tt>-e4xClC|;s?nc{jy`8J1etUHYFUd0C#A5oNVyYT;~@}p2Vs6SEh zBE@SIHxeV*3t90dA`0R*_2(QE`v05atLpz}<^NOhzg7N`@^mD~Gu$FY+4~jt)~Np#D!)eYI+Y`PBpmA= z!{b&8vfPo6D;6oT9#Y<4k-c~F!xXC(Co9VM82o1{&*v8Pmng1Pyh8C>#f^%$E8ea6 zL&f_QpHO^Skv(|Ye?@V(;v0(W#?!x9@pHwn-Y>r6LwF9`>jx|PHh+ex9-j>%JeSxz zrM>ZV%jczzo!E}-k z(^Qb?&VdBUV>&5|<8a5z#c}9R0#PN;dP<<%A))K!@vi(28mr4p{;#1OtHVGW7AhzA zRsGt>>e7%qc8IRM9iqcnoj=S6g@YckV{ydj9Uq3`5LOCax>KLMDO6rm-lNGDGYpZj zI5I@QS3=>$fN>lc79*%uTeSg+I2w?mDN{m4#KPDEhwIc3G+=H@KwD%}#_6QoC2i3_ zA7hJPF0S6cxHx15ILvq*DQY0aIE#zpeBiX$s`AAtX3~b>2&CAS=`YSBCW2{$mQCV; z2N-!FK^NrDN1gej_sPCFM?z-9(7O@Go)9VHtRMS~=%V_rD93U5UnhL!qf6zFFV%pyVW>PE zgF`0<1eUB#(c6LqJ!L%ueltM_f@n&ZSFv(Ea}LlCt0 zDGD$9kF>|;khOO?Xd4Eka}n%O&pPY327;iytPV+g>^w~ay*jH^H#mh<@jMg(!7fDH=c9?J zBy7+J$0N&>AE7u-u}bkQ#o3B1vLgDuSref^o$nMLw^n zH&~HnmwbgHhgQhjan3o)*C}$Kh5me|6E`SculOCs?<)R8@iE006o0MwN5%h8d|UCa ziX3)fJg(kfE}|jdPLbm<vKz9IO&%5w;Y{xV(;lyyQtPL`saqbi9DF&>i?cwkF~^1Lu#ocEOvn`Nx;d zi=5*n+9iH5&-{Os`LC&7iTDij|59oAFD(22Pj}9kG2?8EycRahZn(YS^@hU6*^Re1 zzTQ~4WcHHVm%P5D`Ddn=&1gLL$2hygaJmhdlj<=3x`%n@#umT}>#tx+S9qqe-6+}~$LsJ%Qyj9unChP(jBvCN|M0X0 zBJ5XKmfWxK1l?ND>{ocAa%R86AE?1Xqvt_GaAXwm$J_}oQ{=7Iqe# zT^GknvUv^j7A=eqC>dB%I`~Xy=m1pXnYA-#&2wCKyduLEEyms%eaDwNX>Fq8(?hvl zd$)tzDcsrZ;&yerg$i6gK7#Yd_|UM94~L;`JFiJw8@bfGEPQ#0?~pIEZwI$RY_WHT zt#HBVVc*OpV}2ilgUuE6v&EGvT0qW=E5?~L+go(h3qHi{qrMO1XkPp7CA8J!;5bKz zIy@NPSRB?iNZISZwXuhh@C({|ANClK_LvrHk8hu#J@!kUg3LPWHxB|!)9*>Vsis+_ zfL|@>7V+XWI0G`qOSz4A8R($BqmYqt$gHz|jSvLwO~hD1He|GiZl`bWYS1rv?{Wx&_V^$4)*iFSrjPvt8-_L}z~1P9z>*vb3fgOgJ>Dm#52SDJd!QMn7zf>r zh=}`{TSq@0Y-R=ZZpFDC4Q|2+$gH#W zEN?L=|JRT4*xGAi56d04DPj79IY*u)GwH$(OIFhDyY4PW$_w+uIOcfLg=N)ekY^4i z9p|KVO|p`&$E5J3;F)KYIQAU_GEI||KSkmHme@Z&nae*r+4qHM#xXOH9HyAaUJ&tE zA{y4rxezJ@-&-7iVEG{)?D)|Msy|dQp;)7My5da5I>n`m(z8N*S15n2qKpGTF5>{e zJ5Y%j;af|pQ{Rq$d6P!22dpUdVT=|sQZ&ClazbDFm`tc=$N=gPC zWIz7aLZ%|wk3SNnv+vvQO_=^pRqT>&mn57$Lo+uds&{%vX72UE*C!GQCw^A5*Lz~K zx8jD6;~&%*{Kv~5ciMa1$H)9*IQW83+<#PjlJh~|tiIlecRG!5Paf9nP4o78UKlq1 zv}>8 z54)z_KX#98n}{TiO1M`P?Y!@URTt;&jQu{|t7PYhSIT>}*}1A$pPkqKbobBTvnXw6 z;Vbuj;4CVn-t@okDo&hJ=Sp5V{r|eNIPtwJzhC#Ww|18^uV|^;&OBK1b{+#uonh$@ z5`uaA@|&=8@rypc13c}w75jU{{*wXwKYKH~*Q2|hmQb(mdizVnV{n!+LQ-fnN*4@OUFC_apVsNkHE#C?@7hTO8 z==TAch4>@(8_89}JGZ{raX0gx-Xt9UvR$}GgoCDVuLw6#xn^<`9rvaz5Sez^BuQ| zY%i3V_MAJ;b_bpNqds`mc6b1yx$x_-6~uB7tcOmgpM(20I6M{@h}l(&!@a-O2KufI z^kWcRtbzo5&IDu$W}q?#eDD?qdNQ3N8p41N{m#btE(0=| zAxOGd1&Of(Bz%G)d^w2WINV3ERM_dj+$yDoJP;!p&?p#h|{Ch4d zKtH@6x?!EZvg3t?vhkfSEUJKEuO^E+kmj;%f1eyGf#IGbhgx8`x4<1G)gUUmpOBY& zVEDFZ$Q>mW!SF|e@5Y)ClPf3_mQ^9$~Mc3`&7BB$+-0K+aV3#YLB<|jho6AR1Cgu}J0ams&?@m7JTHMETVz|U5>&cte@eDW zQ0eicQlLuE$J+nmD)BZFC)>Z94Fr22pj4;=l)lriLH;EmDPSo+gQewVa5>{xji%j& z3u0p_hYtbwOtN=_%^l~s(^+)}qyO490fO~&E)FKBg!LZXs=_Joa5=$dh4@q=l~qnx z_&9tUtusPucD)QTzToai%8D47y+&&iA2Hf6VZB|KUOkxH9!yA*f(n-kxh1Ydo%Bdj z&N1$DR2l5LJ@~n`2OB0m*n)vD$341jUS_!M5p5@><+#;ub{ZbIx-lSzsKN)eZ-o5} z6biVS9|UjQSDAjo02&-lb^sk*qtRhWswEsU=~NY|M{U=png>4P`K=r`dAISm&P%{5N~C63BRiNc!fHgu2b*Kv#r=1^=5z5_5y@n@5uW^eabpq&!(DN_n#IVZ&$XAw7~p2*^hg z@i9YZ1ANEwiIx$er;w8f{Ez`Dfv;w~LkUxGn3fT#dhw_vEE94PVU>`Tge!!cM7TxB zO2SqnB``gR1!v!7fx`QjU?QGO;G-Cd1e=DcCQ`-%pY*;n7gTL8i0Q3v>Iv_19H^KC zYouC?EH)klUV#ZgYPIno@FI){satWt6oJ=aJV=@J_>~`$;6`aZRkudcQvnXk9SJr) zHIkks#)DwfQzI?AON|GCsbI7Y}$?0$HSPa_hjUH&oDRFUb zWjftNOyOz3e4qu1B@1UaViFJjIkaDY^BcWz_WUJtYMsMldYyd6^*{a1#_e*xuBDgP zxo$YGUwA>kcsM;CKEGc$FCK0j6V8fb5#~z{7G63bF2}qWyihMX{RDfi7MOx%nnL{a zVl3Mf>c=6Y@w{XG)~_^@*<(Z@KQ1t5Zuq2losjAG68g71^(NcB<>^SWC$-cIFYOo3 z852Ht$hdIcnDBxjp^$?C2d?Z#cW6~;|Ccwbhz!1vEei0 zcTUBv49_2eeLC=0)AP<=h#7G*kI(FmSBAfuPEPV`F{RP}+T3D^q%U1ObI!bFrL!&= zAPZ{`m)-d7V%y|3AL>-a>C#rHE8D$o~GCxgLPRG9zH`XqmJO2XwY4_6F#SQq+Zmi}B>|&T)Ud&Ll<~3q+ zBJ^g?pN{x2FJN5l!j_vF*4HeaZ4%hx&bIOo1dEn5mN+;KKzz8an&DHDe>f1Fi>ba2 zBFDusk+LD8nRRP~NX6NWb^fYeKV~U)c=+!7RPOH=DqJx3SxPPhHvfelSYIu9KE(-? zV9D0xzo*Y$R6BQWi^ru?Kk@u|bLQYK)DMHF+zS@_R&$;?uIsY>L?ugl@V?ALhRd}d z9*c(g&JWH(P>)oxJtHbjLwG zG?2uVDq5f)-7z>~I1Z#&44u??ZHo+Ee*2HDI(!cB-MV8PCk~G3W*d!Y$;NYZYhqSy`8Yv6Edcc>9Y3LgJ$}yyAc_CM26*( ze&2#9Xs;Rewjp7(M|Ep2b#CedsE`HrWylIxY!JO|*LVz%Ll@))I8Z zV3YB-!C~Y5IcOUOq%*l|%c(Wik3Gwvz0M~)P8>4Y!?aT0-Y(EK3`plP*b8>utltj! z1?`o=UOi;AmxIHm?{&~N3`pm|SKnLw@g*`rVXfF?kwf8P)+GBa89oNCM z@;Z1u_BxnHfn+-?V6P|;fhCE7V&wEhVcrg5KI9$MUN(?%2JOAo3tv1Tv(DPHyv3mW z>zK34v?QI)6(b4bsn*h;H9YA!hqt9aYi!bmrN#w$zV(vsVCM8DwV7WmSxFbh3|LB% zX$ZdcsGrL74kTR|GlnT)p7L48IlX<8-eNb=!aq&+e6%Wz_cHb8vn?0-vC(=0C0%~A z#k8f8fBTX0s^q(HzfB%I|v$3Q!RxzCj>CNb5_KhI^T=|{AZs5hg zi~0k_A1MC73f1RuO$M@kH4&M68xj5!f!$E4Sc165oh2cJO2v9b?4Sr$nPYo25gFJ= zVP~`n$e0)z3Hz_im z#SaueRYcEM!naZEr+AX$IK?v*FHyWvk&`JI{|kyTGZH*H)gtesc)a3lMOmW`Jz0Ye zl(px;UF!cQ#lH|Ej`NPeFX&nW-0;v0&8SNxQS>*52PbGF+Nk-pA~N2M8rRX$m9y2{T{exV}wmt#DaDPFDeYZbX>h5olIf4Aa8D(3_&`ah-eXBBs; z{8i<5E557pX2s7`&Y4@ho(v-FVP=BxT@-t&yhL%3%1=-nrt&e$FH+p3_yfgPiMU^{ z6Qhpvrs5tV;^qJM(*JYiJv;!&w~-z&1+PyTg9dEbHmNO?A<=#Noo!PGrGI4zC-`HE~qlkch6 zUvZ$~35wh=fqI-|O`NPKdq9Ansr&-P^AwjUu25W~c)22{Y13YlVvD_LAm_ww`g7JZ z@o7a)*(A@Y+{D)u?Oxh%E8nd6sUpVYMW5>y8IJS4iAN|FDjuWADd6-!L9s$Hp~!jB z^p_1AtjNj97*h^8`7qC;Re3>HGsM7v0#W9MfDslol{m)V4 zJa+OIDRL$|`3;JkyH5U2MNVNS|5HUyQ76Acku%lF?^fhYbn?;;0fzK_jP)ZT=X7-X zcTtQh7AbNR@|YuOOcc0Y5#4-_Y~h(WCw}<(oOKK=P0?8Ie?D-<~~pYm%JZ&18RkyG{Q|3gJ-XMul2c~0J^{|?2M6<<;0 zJa+p3mm;V0lmA?i)A`BgDsm<{`Cf{g&rg1cqHTALRQ^=OYQ?FFXDZH7tW#X1*r0f+ z;+2Z)6gMfRw#)8P`S%sMo`C7wt|;v@&@U+eqT+8AUsL?EB9|O6{AY?>c|bl#vAg2Y zid<|!|1w3cIUqkyk+b#5&rsyb0`d)twtaS)@?1Ya|ILbAJwX0m#Rn80R^;*l`oEya zRRrY!sK_-0RbVX(9Cm!GsPT$O!g_Q>ciiDKXAEzS#oKPl+L*pKmQH&U z-g$Gy8P56~ z^(V2yNA`q5=k5uIv-djXL-#ta&2!jV7F!?M_)4eP7Tl#(;q|XI$5v%*&e|Kpu6*YY zpYYD8&^05@o^e~%JykZZ@7k3a$m>41qOx1tY{}Xj+jEtl*TuKCLtgjU7Tc5YCG$F` z#l8u!A@;L2x7lLsi@)ae;k@5~j3-LH_1szLBfISIavfr-!+rxCvkuDx&+a!Mqa>lo z8T5D(AwoSS@*Ik;0EBZ%51z}j7h#7r{4(jXWg>~50|@_=^!TfIjzzc-82e84Ksu89 z4RC*fFo)~IX1{^8G&E>51D{Um&@)JK57%(T0+KkK@c4^y#(o1CH0j2U70ceQMCdUv zb|2vWu93;0y^Gz)0J0H+w^kO@qQ3~^X&%Q%qW8fwmhC+lb%;-XpPIpwm3Ab&M{@DZ_1t zv#yc92qc~RF(S$2KImqRd|${inGSc;GdN#PmR|zKmlz-DocJpDRC&<4wEg~^h| z@)TDMlEaSi$JxVfG~y~3^t34j<@id#t4Vi zn!<4mq#bWxU%a5M0F%vS*x7D%c>TDvY_}@BeiWcGync9^(~bjE)Z@TM>w3`(odHG5 zodTyF3o3QFuZ8N0F(-!^=F-bIvC>4fQld&`H zi```OubCnaznF~P$$aX7JT@7^7v zT?5E5qlM!qja?L?^S4@WpRlwv$ks#7oGsY8_od{CZ_}?iVJt!Poa$l z_;4tM#f(dQ+rh_SWeUSXHQQYV*?L6LDJko47i9Jdtx43Sw`mkheCgGR1*8)blBA&W z9*Yr{_%iCGN0Nd{FIvG8-}O|H6CX33_{_kgfEK^*#lB`iZ!EaxH@%JdA15qfEkmOm zi+xYYvdew>uk7XaZ{E4)*Z!|Nv%lq%T>k%*uF%DULD#|RvetHX87tScW(U^R<^I6QuDJIf1q8W}*zB87q2x_5{I1LAu84%P$ zWxztE9~{I099UREFvg|^jE$o)lbq^6a>fOWjkCtsOJPthU1aIyo0c?9n4~9{G*VaU zt}~556UZ@NltYjIpYGxT9ifxWeMbaDHjK6nlMRktu#(yX`~8EBaxq^us)l>SSTjy#kVMp zHZ}%Jjp0<7WeQwpYCfOVDzOjbix982TbS!Q`_eK5>qwN}USjrD__1fXFSZ$v*c7f#>7>twEYlpZGJQk}B4=?LCJly8l zaKjYzcSFbUG=e8tJ%&BzlscKz@jR9CG>NBEc#_p)Q+=urDG7TNsREv4<(bHe$=32T zmZ!cv$&$3uq{j0Uz93FGPUwYZIas!cPNPUt6kZ^LaGt=il#3Oy7d~%pxO4n;3S)9P z$y6tkBZz?Jhjag&#p`AWw3Aa=9gB z<&=_DauuQ{k)GfOlf=tO(k0Z{^p(7kWS&S?azGaDiAo`5Va=$#A;K+_e36T{KAB08 zTzh!Il&_deTqB5F%3GJZM(_|;(qTQ5!rcz20{qGfdhbt%ZkE=dCO}XFQ~5# zTr6*rzvxVss?A>1!25fk)o=22Os;-wC0G4P*1Q9VM{eJt{L_Mer{x|o#ldBM!2&3Y z2wN=%!Ni!gb%+02IKHo2T?;p~?J~9(t>gQCKYDeYtrC#!fq%_fIFx`^mbfJ=VDRp= zqR9Fw;&0Z%Y18d1t%X}9CXlL9PP|tyVRy{X^OpVu*d!o)5mmKd+R|5k|VpN-iV<*>#X0m zAPA=K_pmn#anl~gxqN%6YvCFZsN5QXo+W=2pg}qh!U*TjSZDR_fgl)fyockg!UZti zHaP5caPFxM1Jdc7n_MSG-ugWPI%w}!bp7Ly(Ox?o*4{4AHVjB-6zs)GsIz`Mzz6MZ zhrMFRXfFqcwf8z`8wR9P2YZhq|E#lqscYfhgFQZTXpduo*513I8HRDu6?Vj+Yl=Pk zbKEbecS4tgTMKs&^aj$fI-9=KwQ#$kx56p`nLfJIwQ#Zi$$a7U*y~^(1(NMd>w0i& z;bL*jgF>S65gwN=_Bal}dl9tvZ1->0!nOAQ7RV;w{VUhP@tylcYvK5=&BfEP)=v#a z*Fj%~177lMJHT2vX<6-mEgas3t+sIZk~}~wtkrPAcdsAb8cXR8IL<$D4O|1)9v4GA zOK~}nYvJCZKk5)KmN-UnF8#q*X!ylMRGigB6!_bS@aO2+*SQvM1nhCG!WhNV6sIZ9 zQ(UNcq2eki>}Pk1GFf%0I9COUnOQu~{)KWbCw8EKrm=_=vwmc}`7WddihQRdJf)Od`^E zrQ(kjf35f_5#hsl*l{kEtf>QLlE-!M>n{EIKThO}l<%kfK;=(TUgo+(Z>I8#6jv%< zt+Iqa;V9JpTb zdey&G`8$=Dx#rM&Oy$2I!p`z4e)rw0LQ9LEz5v;{rI6jkjKltt< z^1Vast5~8~rZ_}#xZ)_qN=4RNhL?H;oT2>LisvdeD4wr)x#HD|8x*fsyhZUg#qTNp zK=H?lKUI8AafjkdioaJ(U8A!{P7m>l8OB-l4cv@kfdeDE?gW2}RBz zVR~Lxd{uF`;(sZ=r->(U<1}!sRI6L6K8XXs@Rt=b(^3QIWGy$jkEqXxHYPsdBqE zr(XFB73~@wP6T1SleIcPS;GsI|B(jXrT*VniXSP;S{>NspRO<-c}@YlD9`>3GS4Tit0)d7xFIj6BO{27X~ z6lLuW26?ZDWr1=tMOlLkUe+K3 zm#h3D#dV6C6q^)pSLEa#+LJZNKu+%=|D57WioaLngdh6bwLTvz|FI&c*zmdCMzMpU ztUZRD6K?3wX*0x9#WF=%>jSy0K?cfNAKP-{2)JA2Zz%q^ z;@=cMQv6IYin7V{Wh!!>7Wr<9vW5t}tRVsxt6bJ_gFjJuS<4MRq5K%dD#b~Pi1y3R z*+574YS1XATj3o!aR?@VLS8fIHCt z(+w^=evnZ=@SOX%m}tBbN(Fj4{Ga);u~ogZA9PoTSB>1+>6HiYZ)7L!>;+u4D83Wi zqP$(*M|U4nFm}TG3+Jr8!^37~OG9$FaYAv$&`us7_;Fe6u~MPM~%m z#O_8zKlA2Jwe!TA&f}8gf8ptIJ_p6V=WYeMb0IMQq0ur{%xRW;=*A}U7Kb8y^M&O# z)nhbNF_C#F-@#twdn^)Ovtyga@6>uwL|jYP+%9X*=e< zD<-^r!?Dc}alJbCRp_Rz!pTXS53h^UxMKIBvTD!*MP6 z=Q3Vbl#@NZD>2y?6 zwfB5X+Mo*F9YrDzNn2il zJDL|zi=!RmbjNxK9w*xqak}G~kEPHW5&k!t9I@)OTu^MMtjf{BWt^lAE9}dP3jZ<3s6?II-n^XSKQt=8 zw<=uAZB*Jhx%cyWPGD0JRz87BZj5#(aI0X=gIq2yj#RQ+3kk0|w?8FS6O4q{nEMP) zk!p5zp~Gv+JPVNM1oLyox+5<#`%e^J*9>zVYWJ2mD8WlDUMTMgGo!-R;h|6e_1w%%{9lgz$xK>LOx(>! zM?b3n3?zTV6SMySl&=5s6Py&B*>X~FR&avt=)4xwg3-FP6My*^HvF@nz${_=cRxB4 zINNnc%RlVobjSSM{+TEU$w|MbWbvPs^TY>DFmduu$CNc9pA4A3#(eSJAW%A8mrq+x z%c^W5HO_btCi)(vXayla`K|~QCiM|$4>K#Xi8K?T!NP2kQ*c0wa25_~5$6~&;T#nc zml`o)g^G!*aKH%RG8{BQyb1@zgmo$=UT?&Nn^jD_6$i8lCQs^3D*!y*ARL@ONi4&G zt0gciC?=k2#02IE{`L9uCYw3bflORJ&ZuN?o}78I4`?e0^0&z?8p`v*Z9INBPu*I~ z{~Vq>v!M|i6VC%RaKNEV;*xRjMGF=zS~$Itn<6*#t23D$k&F*N=eV7V!b{`F998s- zg6>Cz`}FJHy?b~>Jp7as4-Xp?E}MIFxNZz(wf*|zT;DI;WeACOR4k##bn!?hkLgXW z>kqyA^I?#7r_pQ&%*}wO%cUJx(o$GbJfIZYA1C+9HWO8J22BkoO9X9T^JPR-Av+?E zUO1mnk7(@*pqpyO)T`Dv-QFi{%=CSQ%r3vgjT>?5NEEyg)zuTK z_tixL%)~Qazh?BQBPWd;+ETYzolA~CVG9F@Bzmn4(Nf|-&`vk-#92OI< zvhW5C?mgb#zESlhJFG1hp;Feb;erKtHvk(K8?3Vwcl>tx&6(La)9E*>0e|GNxORR& ze;e?9Gy0pkO(v5iUqK#&BZdQwb8#p-Eu7UWhLkkhp>)&>HhgUJs1M{ABJ$la5=) z@Rp|6r!d03*sQbUxex^7-Hw*vZg?_Y%5A(Cfwo~lIv3;O;w02rKX&ed_HONlZWLs+ zhhBhhk7Fq|3`nO5_JWOD>-R1A1?_DM*h5dpw|6^e8wRBFBiOquAh0A`yg_^0VUPET z>1&6>Uhj`UGYrcE-J}f1`Hz(QM*l}}1oZ~P$axH)j($9z#DTI`uVQB_^aff6NFBQ0 z;jlFMSE1LFggTpq-+&KZ$FqTa;q%2_M-FIP=4rx1Cci;KosElVIsnFFCyZ=|pfgwu zaf&_OAI2H9w+6 z!4&?f6#fq>{N5Da4U}QVx1RN-zFF^g_VG&^Uzv%GZ-?p zPb)zs16qp}85j)A3=Q%UnAdNfF(Fj%dqIaf;J+@29WghTh-cwXhsbiz*k2Oy(AY`Dv->6DQM&JI+^kc^8YyQt?1dA`dFWU?zlps~TY}%VvgqFy!=sA06ycF%Cj?KJmbpcJRL*x5 z^-oYdMRA;BjpFHwGZpI;`Fvt{nF|NJLiuYIuUGtz;vI@I7Y_Q8ufU(HT=EnA^U6y; zg8!}ZuPMH**pAl^|89!%%?~`=W0aq!$a&|IPQ|MfWiA}_WWQPo>K=0p`-%SMnj`H$#2>eINAA#o&{ZCSyu6T*!9f};57dwh=@G>SZbJ&0-$`4bV zqi=iOuxIQZtvE{YT*YrI-lvFcmiz!KDCGAmeDb_1CDy~pmrFgZXlsBYH${TQt%5PJ=OYsMa_bL8V z@n?!pDL$(xt-xNPo{HJ1wzlGD!IZMJey#&rqJ9=;%LJagkz!B3n?QSn_^?6@7cZxpxf1x2GI89gjfa z`wuJ|Xuffqv;8JsdVD-yEFyC*DJ~u~Xiz*}GI&s#ksSD&_!W5W!TI0B?LKtjM653V zir+N1Uv>Gmwh4ELo9K}6HgPvLFHv9TCP+mS$0y=KO?Yob6(z?fdd_Gm@wU{>NZa#- zm$o-M6vK{e*~i6(bWGeZPy50LybJjL@V+cF1Wo@Uu z$mUBDQzVAhAPH@WCUO!pgdd# zfhH+eV>mu>2`n1PC_x(zyW`!&o!#6M?!caPX?tU7;k~gi_pb9cY~B@>UC;Wy{oaIa z&Cc$&brb4#nq1ra`M|71G4iNGBD|4ytv%*aaf=wjH`UGX_Bae>X@+vmO+sLc`47~Rk^6p+2`4p3U>V>r1e2Q&%w?x(j^U1r>m3(sje2Q#l zKBY=+`g$csA)k!B(TRwkPdz2gkQmls!hV_UH;yUtGXs!+3hc~xo2JG731c)C%TD{PlH=3LsA;}h8_xf$A$wmGuriSX^%2`_?jmt8t)hPyXATAS#Y_&!VCkhkl?>sk6d zl)f$rY4R+hv2L8qn2p z=_XA1vUyUK7>T?zHo_>)Hs_3F>VC^yXv;_`ad)DWF&~+qQRHiA!*_P2ONnb+x2xG( zHFDli)Xw5WNb07IHEqk#eRJg|=E{@as2NW0b9Y8j7m+7vtdB<}wk2LdNy2WCeO|8% zZ=8v1!>*F|p4J?@`81TZZ@uMZGheC_X__y*VrPrzm$DMnyHN>8N*VG;Yomu!Hf0~F zO=C%*l!Z5^`K8R6F!TlW7$IuS2OgWN|M)-tdRGyPMmRL z$3upxF!C~sdEW&WITgug7beb!1hVs4d5J>$TISM)A@qSaM>K;eqgmoP$uTA^bw-oar;s~tAXA^wmH{v z`?C?zrt$o0$1P@RK#o?jExHPhTe6$d`k{_Hz)%&AJ5Z=)_!8lkN}y#!5lG33q_o19 zHkM$wx#LU(C9^Ea&Ep1%kXx-OHNdCvc~E4?E#^tP^*GVVlp3Jh7Y)H|{!2q&aM@cy zOeJw2h)Y4_JO+ZLA&09zSR!(E;K#>wX57_hz-d zH*0po$J`qsd2cRF-kZxz*74p5Y3|MC3?%pF3Pa)ETq%^?o2!!dMoHcqOTv^P<=$MK zyf=ni?6`(#umtu5G?FDsIPG`?=z1W_9s%ugnp-yKbaOs*Hm8ckC>aleGnaFwfZz~i z4kzv8qb-)h31-~TKj(Z9r;=C=Vj+oZK-@**dJu1u_%4WCH1l%q1;MGTIS+$4mBbSu zW|G(e;$jlN2XPAt_7}MKe9k){xVe1J-$8JeB{o<34bJW;7Z-q$PuwUz&|La)FTl}K ziTM9Kd8j{Q+}%*R4_texM20^CEzb5wAiO))y#fCGSDOy3zV3Lja|8H}EV>1dv8n4$ zci+RsNHKjAo>Fj^piWCsz8yp-t12a!+l5OB-b;cdI2)ZfDZ%|oumn#d!4iBu36|hL zl3)qu?$%O*OEW>R1lN#Y3BHO1OYqN0ums1@Cz29eK!PQh(_o|oF9(4u;VtLlwi)nq zC%Vj6xxGJux7_dq9_>;DE(X!bs>+>jf<*58rzCji+o4-0cfNoG@BBCtyz^^G@XkL% zf_MIP61?+S?LhF(A4P(9{$vuo^V3N1&RiUW-TFH($C3&1}l~bxju0KO7a!i()pQXBa8Y3osF+_WfQ`rtW{Yu%6 zM`~14GN;Piu}+yTt>M<$?G_n-m%tv5T?6|v;+_Q4VYXt#Bd67^7||QVr-hY8M800I z`Q3JqNr!rhVX8{PkwVrGsA{Hpf$?2OP?!=$m?h+7g4M0!=N;b}W7ULXak$PT!pS(o z&Js^%kDXik+D#NN zRVgN*Dh?xpP8^5pOeA!MCibzbBzDD-20E=Izlk)hU_&x!iDO7!Q3x9!UIaAWQ^XIa zfVY?QKHYkwmWv8Douj6?;$<;E+vp$2Vm9ntXEMR4E{#d%Fr8s%>9T_im(I%>ScEJK zgl6+A5sI1-#{&RzVtamaZW3@{w~BL5d6L22Ak+QoY60TadaATg2kx zI2YhRX(Z4p?$EaZ>x`7}v5;&HiDQ}ShXY{fD+%U?v9ThKzO)!~ zK8W@DAiY;NKTiWb8TW6Un6~D-|Ct#3RMKnOv33n!cJp-6A2rzW!;U#2c@1+h$HMQ_L@i(3xnEA zqS7$2CKARdYA=a(IQ**DD7BZO7p)i~t-TbrN80_`3$G>$;y6-FKvi5EXC}sVY6uz7 zL>U}M%))`%JC3!NG_MY7&=OaV^GX~L5#sP=y%#^68dc`X)rhn+ML1An3FayTHJ1K? zTuzAUL;`afxg3)TpG+H=WR2Z_xN0#`O)#-7j!B*x6Xz$ZZ5$dV8!8Etao}MwA7C!g zzpOY!MzM-81qbQ{^CB+UjnxHh+xxHBWW@=Y6v#&8vk*c1@-O{^6Sa90@y0Y!3!X=_{)2{&}$;S z%I9N}ecQmdfo@u|K|#@nR-9~5P*jF%$P8%9e#X4o6cbPt$J8A7#;LNr<5q!TiLkO_ z5Cd@_X9=?C+*w~vEXILLE9XOvG}94ilGu!D#cB{U>9bTaN>Xr}dab6;e`c76)B6`C|3X@-x<WE zIdKdQTjfbJrKs`*HC`TgJeS*4Z-W`5>eufFeUV=>sv%-BB5WuXwkOGFHtHkUw8CU< zqh=r%Ou8o#__mR%PeMkw*>kh$*nhZ9P{*YcOsGIV#3lq~pXpgAs*~>kJSwDLACrnz zRAk9O`|MtTxp==eCBsg$NlS`qXq5qw>3*Hv4%ri8uadyUjA&HZz${=d8ef72_8%kk zW(ZTU(gIb(282(hsTwvsnl_oe){kn@vB-{`WFN^n%hcn~hHt}$s5~oaC zb5!^9k1WKuAUE7$9fA7|yWH&99m*58M>cGDIk$Iq2l2$6j$Q80Y}CW}BP7t_^9`iO z$#Gw5_h_EDuRB_)H&rkEipmfVpeSKdCKZH8um}_a;uKKPqE(v#1(Ik`skKTi zTD8=orTm>mi;9XyI*8hD!>)z*_1hDq~`hM@%>)TiM`K{+!Ydve&Yp=b} z*=s-H$C>=NgdaWmG4K~jLA(Ry_rcYHKrpRu|AOGf`Nsy+@`D%m4QA!@C91UiW9D@# zSl+R7;iiJZQ{Y{@OJVCHWJu9}~QESoh$i`Ni0~FYDCL7mw@K zetfXB4E~verG0~)Ha9Bxxuih0D~7TE?P&B+s9F9gGb`;d{4kh1 zwV-$5h~9k)Pw!MPVRV-cBYJiV5AE7(MEh=wyXKvFN&A7p_XC@Q_mvMrQ~EML>xF%p zHKKR7P5pWg>Dj+ue`NosZCKQ;=Sa3?QKJSt8h9j_J}kK0`O@~^60vtM;{Kk^;q3+A z>*WtOeDM;=yb`@Sgf)B@l`KgV8##quJbqc(VGA%5UNnlmkYsPqU_sw`bL zrX#qEW)54^XD{{f)g`?%b@+>JuEGDzOLVM4d;u(0pGI%pS;Y>oo$m`e;XRlCl(*r& zm*?mBJ4x|ZrTzyUH~a3yJih8 zZk&!++#{wNnK|aa_YP8%b36WWQj@bh9&z|7_#f_!8ON(VcHY$B>5FZHL?8Z*P5~55 zhnpGOnx2BFrDON)@f)?D2SINrPR5l93O~pnFZ?jm{TfeN zGqM zd%4ijUQ6u0y|)miJ-?0D7C0YzP}#;f?jMPMx>LIz`JJkRNQdey25fs6>G;!?ztI-A z5CVRf@&Tk32nfOjs<9PN| zd<)tcmnh>TOW3~8J5~wF(O(={@hynbd5qYfZle_6f)<-7^9aPZAl?Avc=b2h>ER0? z<-twlk&t-|IM?!>Ek3iL%nV7lFs_mZ%;Px7ZE;=hs1^OW%s687>H&*MNDRkrvOBy)ae z`qd=ttQ9wsNY7t48E^H1yj}9sinn?p{*RJBBw^>ECa2Y$=jbqI;#g* zBzYW(bW=&>nYXNua?GeTnJ#3l8~5#eb~$&n5puatg*V>zgg+k!UCVvoe2Q>4!+qrJhXB z9|}97-#BCN-6H&%Ut!Lp^e@bLgKSIUf`;kT-XZ8MJ?C`B4;4=p$B7ffbHx(zLh)j; zT)alC7T1e+iuZ}X6?cfwh&*1b&nx2BB9Du;L*zXZhYeKj%W7>>k4I?&%l0?2Z|?(r-)78HRI}V=I8Z@yinwIiSiZVl_KBurv65eYso2Z6zv^M z$oER-5_86H7oQTJ6M21O{Hx-h#P>vA=NR80ek%q!??F$$kz}UWK`amlh`jDG9j|-j zNRjK@DNhm2&n)EGlIM#TiChlP^jC`4i8qRM;zsdqakI$9^UQDl$-yTjKP$c{z9POQ z+We37TyxL-pNW4H{~?-Ra>S=`UI(+p9I?G<*9F9L=|0m95V?Y%@;LE)(fp4?&+nLw zx9bMT_5GBq#Es%6k*ni*U7=G+@=1~2NGZQ0zAFARf8tzL&wLTFrPxMn>QDSw>FGq1 z`9_F#y@K4-pE&(SGTk{M-PKa2r%7_Dc(J%jwCfn+*GaAw?-PB$;`A>=J5P!4iXV#q zB_0yL68|omKXK$Yf8rqDC7`{0@fgvrU(oXv1IF9+3*?&yl7aon7a^){;Aj1!51ex5$?%n9r_vAm6E=JW=GU6_iUvyWT-wESYayF#c-s zdhsTaFJds>u6rQg8=(A{xKrFE@-+>{9}pSlo+7pu&5t+2zMpRX#>VUCaIr`nCl-r* zr-SKA#0BDFafNufc&&K7SSj8t-YVWM@+}eCe@NUWZWo^tpA&bBd&GCe55@ly4~Y%p zH)3+wm6s;+trV8uN$f865(kJw#FNAk;#lzvk#Duo-fXc{Tp%tNFBPv8uMznc4D;8D zcZhe1_lXaP+r;hSQ{r>t%i?PyU!S(c%^ua$oG<%zec=W{He(Q8_4*r z;xpp&B41}>{JY{l@e`46IWazfH<`#Zv6+}7=8E}ZSCKDAG2c*exL73eohinjEuJUN z5ib-Mip#}IMZRjq{5Od=iyOp^;wJH4@s}ds&|>}_;xpp&;%;$|_$To_ai92!_=WhD z$QQq8KO*w|FUs9Tz6M5lxOk>GQJf{t75TOp)0c}kh!x^(;vFJiA7lD$;^X4e;%;$| z_`Zl&$}Qj5;oNZt@h4)nSR>vh{#5+A$d~+>|1t3i@fmTKxLf4AfK309 z_=)(b_?7r~k*^FgeU`{K2PtXhK43X~{GJcjgPyB(%*AE%LQsi5R zlsAY!6YmxIaw6lO68VlI<#)uth@XkLE&8|qe~|(DK55?%aZm9}evd-=IV=Z{G5p^b z?Dqr6!>LEQxr#3(k-p!c{)6%pwtwzRWgtANaQo-JR1Ts}*kZm^n&Vg6)AItyuK(TQ z(eMuvtjwzo-`@~gb$>%rMf#e;hNPXVimoh5Dq3CidV{xkPlGqBRq0y|-tcD-dK#LY z4PJ51tk)Ythzre{g18XkLWm0?E>t{uR=6;5;>yoo`Q@V@9}F%Y{oQ4G`=^Gz{nOIC z{a7`-e`e&n%5--BB)cQ>(JFg<;sx*%wU;~!9*s*@^f_aYm(nctjI<>CQN=q2QQvb( zp*=*wLZKxk%S)CloxNZ{U%bqW?EXTt>jHrSZ2by4_v?pG20?5wQqwgd4I}+DjKlBz zfxwll5zX4;OADA2v7>w2ZBnQIjvs0+JsL47e?Z>>1N*{Pz^XtCFDr%bg$Bdz!`;Go z#nj*Iw=fg%rBU1Cet`T}eA&Y3ao^cxWlQFtzpSi8zHQyVGF8gc$6p?WB2nQ=-m(D8V0oaapNE- z+FK8M`OwiGrly#^nF#xN5cD|5abEK`KW-ruewcB^NSDumHr9>Xh1e6z-HLLvpkukX z4ULt{pKbj-@bFmoBr(exZGqnP_h)$~_x8fAj76@{x$; zrj69WMkUjJ(-Z+~56gF3z@C9!?u&=nOSNaTxDC_B9*J*<`!S85uS|9LGx(6buIgLJ zLU~0H7Dz#v?k@QpIbm`+4=%?0AEv|-$^Kr~xrgcTpt)&&cy;tRzA(?(dBm*{`o{XrmgMN*s-zArtA|u{ zsq9>NTvZ0VTfG^6%M0$mI_aHuFL`~cQ`Y81gZoDX)2iA9(yQL|I@e@WKjX~_bPbH( zw<8j%Osx*D^*Y}ZO|6AjqM6ehg2R)l3gCn4`3BGYFcm~s$s<)-ZAx9RVmhvoOw}V= zU><}D;J>Jch0<%ob%;T1s3KGWe^;jM84W3vQJak1!7Y(md{#`2jar_b{P0+teXnLc(K~+q{F;tMkF=0K zv}A>@L~C8TvC(HyPZv(D?HO$-&a|{)gimV-dQM8OZN7n$Yg-snL$M2|*EQQPbb|AE zwPGw=*$iHtoLpw|2=tlj(Z!Pe9$sK_A-uFXPh5qly$cmYgB8xlRzWnRP*1cY%j(9X z;6l^TFWIJ}mn|2fKQCt`rFNRN!AX(Yu_n2GOlu@%)D~KtI|3KcmIj(oRhUePIE-g#f2n$%vyKYihn+3UujOeazY}QFzG;^ zY5UTyr8!lts#~w^QFCl~ID4ko{uBv@?-rDXpJ!+4wn`oL2 zRUNB4t?gOct7b-N@A`?Q1=Y!iBI#Xg^Q&HtJ`zpZ>;3Mt(BM;2Yi8KFnKV35-T2&0 z_0P?k__>*Mq;s=|=VlVm%~d=%-7(>Db)gJ+w?lkIqz0d>#zaTh`7;7XdyLMcW)(vf zx-#lQiRWhK5zfui@AasV0P(BFk!B7;UK;r7(78b9V6Cv`V27(NwjVXOV0B@v(FK_=Iye zbAw;MOq_pi>^6rNzczMu(C=YK3k75)6+ZP&Ye@23d~@XX<6Rw6YYL*LBfgd8Dnvc< zl;6dNYk0=^@vOTa@8*(l-3a6ld2KBhk4?VvYu>2g{F0=2wysG$<`w35Gs(@GSwfmw zDot*QTDzI;M#)!7zRqOMn*Mwes&Jv>QIeZkjz^t+Kas06pNvI2{W->;PkLf5ax+U3 zJX7Y!JWpaS)x00v;MXg-A-TfUcm#5}39^gYa?FZ`k_=Bd7Q zfdO5Lx>j|oKBlH$ZTGr%MaNVXVz$aD>b|yr-Lc5kgEJ-c$5suj=?Q(WwFBz9Lf^Bx zPi@V}q+PvlJ*M`DAM~y3T(#+emTOx^kE$iV>__xQKcSX)+t#D)O?tAeT74D+~ zAK~KyyT57t0pEdV*gaRugNE>31RuBJhOrC7-HT0=`Xv!cp2Ub;hKJ5KO{zU_4=3|x z6#pf2I}mpmxEE6JzxXlaRDQn3kCC=gE0o$2HH3@8cBmS>1itQ2gA~d9S`qUS$aQil zp;z&l%3wIaFKGe3v5Mcc^~E8O#?@$n8=r-)5B9XZhz{Iz1Ai?1IX7!MAL2M5Q4L*l{X6wH_pTh+96!0f@CN$K-pO(7Ul z2(}c0DTQE3p`o$RTraSeHZvB&`ppa-k0xX+gmsfjDP1UGD}^OUxQ_kxfk{Yc(lh9$ zj3uawNq6BpPsS2d$E2Cax=E;uNspL>x|p=bB-F*EbMS>BV=3xl z(kmvRE+&n~FwCIK!y1vRB34FUUr6W>J6iKoAvOwUUAUrk_NNwBTey_BJQl+Z?mE3bmZ+ieIym zfmzt;IRId7V0=w1@dB7zXqJnKeHNTb9B^798}k?5*yrlAUKT7SZnNN7#73tjxI_!D z%M)1^EG8~+TCVHinp3>qPh4xkvxzlMOFV4B$#XHKU4R{F2`>3S9ZG=QA-3ZIDz15Ze%Y4q85a+Yy6)H?C82}mw_q`GsRgI>K(n~67UdD^EqE4D=d=VD#9|x}TuX#nYz4Miu$a&R zd@we0H=`BzSxbrucK|1Ujv((AP#D1>fx16fJ_aUEbJhrV047%;Smm^Y%Ggq#Fm@j- zPZ+!L(s#o63$7f(b?uZ@=!>hYTZ##G7~IX2!t{l%6vA~t>>#Z`_N$yF0#6xOiHBW*o68y4>Ix)=S%GKy1zOgGp|mE}+`TCD zT~|Ia24x}fmU0H@{{+n?SUwtXIf^WIr4wAxh9O2Qc5?=ChgD-LvB}kl$U%*)8Vqoy z6)Y1v0IOre9>t&{wynhwzQv7b;%^q5%)`FKRgL)Ef|G}#ulm=S22PWOE^%EqrFeMrV~*!I+fs0>u3ydlLgNrxCk9uTZ?W*owWwI z-jz!1w&1jmC@SBTN~k;H2Z)R9KXm01Tni5$a>Ptm0>PDo&=S`=EwRIC{oXtu-8a|u zCULg~rx5ozE#W59DZJ}Vah8av1VQUuOyrUwDpJa6I?k2 zr)La@t>p|{Zild#$hCnsWha{YhHEv!zOvK|ylNd+O!Tmhn@03@c^;Lt%8wv{tbwwE(dVZ{{_)fSvUtg?QXk%><1==zlS5QSMr2KHIW#l&AMI3eER8Gg54 z&*EIk1W#+6V5@;^Em%yr!ln&C34>f=#2;Z4g*{%*z+Nk%n9!M=c*b(2zim9<_F&KS zDtDK|wGJ+R=3s|9-b=s})J|%?phLl2C^%6<`IafeQ1UFi96OXxn=%u({(=#F!-#F#xreqVTUxLLeYjn*1K=NDE|*_#r_V%!-x@-=g0DTiLTt9wlL)2W)F}0y zSn9ixW*EUK2aV-7QNVLn+Pb8Ecz1Yb9fmnLJ!tjEnpF}7<`ms^^gR%5G zl?e4=TGjXSSp42t{KSO#hQs2~XmnAdLcWP5%EJi5Y>5rm18x5Aa7U8Q#t$?}-Z7YV zzvmL0IVa3qykyb5C9^NezhM4?lBM}QRtz1|bLPB-%ks+>En2WNA5WC?OD;OUWbWLO zxibg#9hyI&f8n4X4x9;npM{GSmh|Dv(=+EUoU>rr+>)6W&7M=rbtL~@vvhsr{>Hj; zu+GT$M6_h~-1#ep@}HvPjc&C2ytyS8%wD#j?7Xr|7MCpTTgvWRS~eHnf)K_bVaAJQ zmz6@YE|uS|ia_ABVCK~E;j8J;Dwtv3w|>iT-0{{)6#MYQ+;&;YCb1>4*wc@YH=eli zJ7cY&c;fFCt)O^m=EBQ7hQ-}_S#>SRk?MT*ch))H-X`|GyH?*Fd!#zYn-H(A^?|i0 z9@|80lGwy14%7Z6@w+SjZ;Z7TO^c0#Ce8Yn#3S`Vyu&Q^WEM1rALjDSbR8&mnI6ne zIyum}V?hD_upKSXxl=)(f|EORVWwc@0^&dR{IJ7#)NyZJSI-7EIS1qC!jaCSc;Y5` zn;eRN;}|-sDH}dVjkTly-LYq|`SJ16n_`n3=0z~xwj&k!ziQ=QI_;YzZqn5MInnwr zJ_{V_O#YuMyou%i)uZ*lT9>2Fj)l|1zpbjmBicY9?o==CUywcso!dez)boSp!O(m* z+RcV;P_W*%tYpar3ohZUiszi?nIYPUyYBn%EG0HGa~CZ;e?f^CbB}2L8kf$Gd*_SS zI+lh-(?g(D{xGez;|MMt`R|%XEh@R-j74+jUogL9iDyOqr?^tIZfMk2^_=`t9(~cb zIlgRkyBTxKxOmc%Io^MQ`@;ynG$i^y?BRcj0QtS*h`tI(WUjIAApgob^Ccw<`eN~a zSzq37AMq6Uk9R_Nr1k6x-KpF4B6Ea=m zcS8T0VsGg2buhNAMaEr-Yy%C`aA$d3W#ZQXLGJ*RZG9sNapMtAv^RIKdptpV_{Az_ z@4SRO2ztqQMt?U0+WfM92-y!a>K8~?iwEic=Eq$GMPj)-kHflhEJ|m&)cfsNg|MFo zL2t}aeDYn6xI}x~#=14nw1-s-F?-brC)z88y)5Yb&5!#D6p8kBCfGxhV)lNDu%CxE zR>0njgp7XN?TAZIdvC!Wj}z<1?(y4uKf=tz@xbln?ig$C#{!cX$9@z`j_qpte!*_o`w)76 z^UER=n&)lm>-@&&Lf;BI%cXsm>7PRgdV|pLa~RO(+w*0giTZzsk3Y6EzJ=`3|HrY4 zg{&X=%aGe#JRctTvL7Pp6EJb355UCj@b?iolH=R=@%hK43G6?&@d(AYV52upSRXEC zh;Q@}h~XUDXs1_9a(0hvA{RkspL6b_Prsx5rh~U4@UBD5F<&DueRRwhi=oTDqh4)L z&Rp#27$^(L*79Ws`6kJm6n~%O$0ffYd5`$6^amvKxjXH$F{Js_gZ+HTTtdO}hDqic z1Im0H#PobJMtOx~K1rv{hbJVTLo(e)$$Vx;nQIcr?b7d*{D$O@#m}YZ$wPZ7BnD>| ziTtf4=PSOuiL9 za}@^leD=z8Z%O7eQOe&)=F>{bd|Jlzd=g2S541==8>XI5YboABv6>A1#%>G-IhXi(5#fe@ybz;w}>D|0wxm@gRxx|BxKUe8_rn$tKfxl-xt?Pa-{)~A)& zMJyDDi{r&}#f!wt#UG1&#z=cV7y00g@>8Pu>Vo`%A{xP!hz@>+3|c(?dV(Z(OrKPvh6 z;#ciVsVvd;~sW?EcquQ?Fj(2kCi+?Ab2lYKf^Hm7heC&cJNPn_u zz6+rrE4f&lEY1+m6Zx_T?Q>lwd5L(1c&&K7SSj8t-X`85{#^Wp$Yt5I`-o`1c_BX` znG59@&)<^B*Tgr)cSYVOGyX5)XJQCC>ce7lkuEQ&&lB@S^MQ!4`9K7@W{l~Eh$o37 z#M8tx#VMlsMnrg)2ZMajAH*ST0^AUMHF_N!VE{ zdA)eM_)~GSxJ5J{lgMX2Ccz!jn~zDzd?}IjdtKZszAyflXuc+qu0irQVldt1PZcx8 zY_YA_LF_K}5(~w_;xKWz$k!xUze(bB@m#S)oG&gG%@-x|T_$;@c&&K7SS_v-Zxinj z?-hS3@D!w4TB${tX*#Af}UpBS+imk-9VlT0;c#1emJX@S0E)W-sSBlq&<^vMt-y!*7 z@e%Pk@ekr&(R@E5-xrd<64UX}i1p7DJB!^#zAwvo^Zf{(A=!LCLY^V{JdrQdGJTnN znP|Qrq30X6j9)9(ist(f`kzbY^EsyDE4bti@fq=X@ip;H(R@21{Xxlp6~7jf@f#KG zrHOormvTq3o7htvC>|&BEnlWL-;dxV$>#eJ@@&Z^B3}b$`b)(t#cRY$@n(_l2{ZjY z;{D=7;_t;LM7~JO^lymoh#!cD#4kj?Y0UKLVhgdASRi&2`6@EgpCFD9PZjxYGUKO< zv&9mTFDou{;*LwS}^qvXNDaxr>UDT}7J2?Exq^j(i?Ax*iq*VnEWhF(bJbY$U zMevzkl^Wd;{Z%xr_D%RqoYastE(4+PMud7_RvN7SZE2|b>(b=v2(*z^&<;zfhOfo` zsrU@{592e^KeIZ$7BMs7d9i=<>bIcJs%{Z|3o$LK^Ud#6po)Ht(rSYnMm1zboPU$h zhUXeWUa@&|Nk%yAInOnLn&%oKUZQ6ZKYg&mrG`JF4K8iZXmUl0dCZ8^G~X~1wo^^Y z+5iubUf9Ad5Dv==QwqWn&-wO9g>RSUmLj|%rNa3vfe)Ap=MN>RHeAuM^yP-oszUiF z84DR}XsUV42P@3geyE4?liHbj2)J7Cn2odIppxy>>*Dec`l>cPagNdPYjB zf&WTxZE0xzE2Z?_<@|He--+|O5|9U~g6P&+PQy6oJ;jfMKdM=-Pv~LB^@tzGGI~aL zqIbgUltlR)IXY39a=|g zJ<;!Ogyhy=QQEG)y!2{#338gA@E7AkurRCbhTQsKMaT8D_9Bk#=+Z(RNx!Y_YT8$w zAMRGwzGh@YIHP@4+nO=a38gHhV~u0GnrYGES#I`YMOw&+2qz2!UtMoYu)M}>DaM;#jNmg9oFU6V`Ltezpib4 z=#(^khL6iz7d#YB?Sjv&)Pi*r!@)zjsa@A~uJR5hT@}KSD_iw^L(Zx@kfvQt)__n| zK~1x&+?vP(TS0bL3NRzXfTv9ZJKsc^Fgi*0ogYBDIf}-d1{5Y_v^_CRMNoITh*a zFE1@_2;ERDzgwq@vzparLd#31fuZVVwVYMM1DoO68a^?C;}||My*i_I+o3=N=V36TI_*$6E$L8h($8@2uKfJ? z`#RSbtpD0e-9H+hiBq%M*B4ZDDrOMR!JF6;8}nYS(uT&_%_KMP(jYhWb!7Z<*L+#n6=VEM6i}~B)2%)}JX4|xO|TewPo)%>%zef`i`c{Rf||8~$hyJA+C z`r!JLN-vMi8mnSgJXc~K{Gw&ea#un2znho+{?Dr|sGmCPq|#)Zq5iy+8oMqIwL0dT z1$V8a1^;U6`Y#{jsB68efjiy>@GIsYWoMy-S@7GJtZR^8hYt1KYFEtaRNrp>rKP+o zhU}`?7Lp&%O$c{X_?X7m%F%&dtD=?BNVF!Jyyl!;4}Gy}<&<5yuY-&7c9nqMqBE#H zFXhF2%uw)+ogc7r9y#PS&wlYYhXT#p?!wjgNBMn@-!>f8xJO4u8^SwN4uw-b-&6S! z+Oo24*Bu{a_4(zldPu8Q{&>%wAN?QxUTOEkp}@J`^Zl?XKn5EZo{Ct-3kYWb8nkhJPzO&JT2!!p)VmR~}A7F(;Jmy@M)BG3hZY-78$L|3M&Q64VUzfyVq@{b4UcQ?WD#s_zSm-Zsq4OW`H5fe|P2(@AtQ{=ZSm-uRkk;QOQ_3~cm_;fZ>cCi=O&6fV$ zB>0tjg-;3jU)CaY_hk~Fb4JSG&B`P`9gCE~nUzU=W&r1~+$RyZ0X0<0T<+H7ryW2D8-p=`&)$=6Wk`m%tN z`R{C6e;Ajap?oI{DgH~!))tq39DW*W{c1e^3d(QA<)@${YekR$cyAl~#0~cB+YVj@63Z)1oHcN0Fmobby1R2qUW%hk+BX#;*#k zI1ZfnD8AIAq=}T-&97#ejFI5vbgUX`{Sc}c7-R7#Q*MQ^B>85_kH+KoQSK0rAB7(P zT5%|iwd{2!;;1-rW=qDRs!nX5LlISV;u{n(oKCZ2wgKyw+T6%v;N+w>T=*v;)aLfM zkdos=Nusc-f#D^%((|m`1bvg z8@ggE)hz>SS)-GaY>KgJm?o_QZm0Y^ zni*;Gw~*Un5EmtJ5C^8Pb6mIx>%m%gW4E80#KZV7<-alKsb+aM7ju^3C;ZYOj+Cu2R!lsIAebT5@>ZTrCW zPy~7h0?eAX7ed}0{NRAM5R#z%USL2Vu$@Wl;{cO4MNU`<3qqjsQ9P!IK^r7sWT6 z?H=6E5YHkWjsVAzObbVVoTOdJ0d* z6hrgsDZCU@49csgu-vK!8w^}(!qUa{3~-5Y%sNuq#wz4vhx;|6EB16$JY{WC`nTV< ztEa5SOipObWTKPEArEknN$GF68dJfVfG@7;Gb}4rH14;HK;fO^TT!kG&b_-7$>L{yCA|d4qB>07_1If9(lbkl>Km|UH;TFhhp#$B{Y}_g9u|kJjM$7l z=dj32bliFALF{@S?>c^Lx9NpRG*JMf*}^qK#e=Kt0QIs1>07I&-K`o zy(y@1guy!OVT#rzly1YGM$P5c8x%KTkN7I<2x{)a-ptotZhb%%o0*xYMh5CQfSXfa zxs5FwZbedAgz9EBil{8A4pGaco>?A;m!E|()Ur|rcQ9z#_5Dc;4F-oZn0DRyo|jId)R{`FLMw@i3y=e?rDCcDD^@%c)6-rNjF>c z=|lx>L0M-?dVgwa6_GbsB>hGChM`<KL zCiQli;QIOC%9O&qdJ684 zP4t^c^62`WgCj27mE;XHZWy-Xn8Y`C(JCgmd zN(RCQxlf1sApg*ZvN3cmzQ^3IoP4t zOn*%E6j(PY!u5VdQ@tygA{;x?nW`ZMGwa86xWAd~r$_Hh_S@A10qU(WegbsU-LaM@ zq}Y_$H=B->Vq;>8jg3VzIc_|~y8`iX+dNSc2Dxl+joC&)4_b@asStLTGq4sr z>b=`qOo9L69W5r*;@#yBpb9TxM?%bfs1pUXn2LC%Fc&xlDq|au#SPe7@ix}?oS26z zROk9?+f(-s#}$ky>i_MXPy&mdQg@ z^0zG9-qD05w|mj*5Y-=J$L(F?C}gCb9e{hZ#&LG*%SFvx(5!khxE(t>Xs6Yi!Vc`H zHx*WI%Iq}Mn>x(1tT#2B?jzn6)L!AViQUJ6k>!1n&dWS|E{{DIX@~mp)ezNyL0-&I zgH^c2sE$zRjU6?h!fHVIOYEotb(O1`GE5ErQwV!5rnR1`RqY9V85`Qs=QNkJJvmM)Lw8AV+djZ&G!D51Ud6+EslrvD} z%o3{Yo^rmHyv7+OPOwhk&kZrd9EC8kvwRN%?>o~3hZyv4m2X6VZ%3hS1P4^Wn{f-Q z)i}ch4>8)|8|D$I!;V{R=h>Avu2k?aK^ea(=KcA8_r0C$y8#dA z11{;BSW+r@lyN7GDTp`CJlGsIu;^xVDtX!B0D{ta&83nT4h|*cO>udTP=DudmdRQF zy{`W8FDwc5Umg3V!TNI)qBQrNgxM3SA9u&g>hoZs3K{Mj5UbDHBCm6=%dVq>wS_Y7 z-8A#X8i7tRiDbks!wG?@1y!`WkT<}>Ql+;tM^^? zsbuxl`#N$*=>51`<%HgMqle`uRNsvr8cyi__;<*J>bt>XRfzXKsz8GYz3&DOm8?E% zi~ewf$C?g>dLM&_8o&CSR(OvX@MiL@ssq?@H{|hKnV*D&8h2FgpSXmO9N~QG{Vn0! z7jJkmB@r_%SWG3wHBOA+=4ymm93~} zfTg(q2gA_Q*kOinT|9r+m)+MnYaBo87E!dOr4`#>*vE%m+g1=@5z2z(I zXKhvtdfzmY)An1YKAZRud(gXhWjzC*IK5vWlS5;hUm}hR3v`ChR;2x6ceEqmDpYp4 zRp>F~z$KEP2|G-F?SkG9LsmUkr{ycGPW)MxKji?d9-6kI-mjqLfYP?!_{2PqEo7hk zc)=;`R**7BR^s+u@pEu(Pcr{1|9|mv{QuOw@gD+#;dup}g3a=S%kzWj`JIDh!-83T z^MYmh(9x%BQkYH*6KFnBLcM4-W z^1~wNN;rxBQk_LhcT~}GSY9iX9y48Dt7|;3i55%Gq^>kNyG@Gcutvml97$|aT0HTQ zN^24u&uisc4(q&l4NNzlwTkkiD?fViqlqa?GMo{4v2;z6oXLpM{IKJ9EJIC_(4%M4 zbbiG9&k~zxm89>{gzhw>$5UtNIxuu3qfMIHB#Bv>60>4eYf_L^E%=L-;bHhkh2iYw z(@soEf|pHC{d0h(n1k;8EOK%J2_B}ng{5Fhxj{asBC~FyVTo7E= zHy9~nIT^f}ZNvCu?Ie6)5y@Kgz!17^i zDvS|yik#4))-!Z9>`tvFBcVw*{-SZ-jTGaDiau%+EW@>VVr=}JvN6^qmM)2t9_5FH z>|~3N=&_72@ksSMfw4AN=(arRK7M@PS~aoPq*m76EwpzGKQy1%X*r0BBMqxLjIgt+ z14EWL-W(fNHvH_o8E`Z!@$<&4G%3ie%x7LZLCusEWaTzV+~kz8!QLc^*^8geR;wmQ z)2z&8kv7X&|MsD1hs7FbNoM>jwfgt;)%TbVg4HW4f}eRw0|Qs%3_Ou%;3=cKEE`*} zykqBioeD}jc3x(mmA7~4P|*3LP6cO>Hc>ZL+cMv%_XnksZ6y!9~MP4=%Lp zmZj{?JT|!Fp)rG#GB6h{K4bpeLXV#Vy!mhs8(lDao_Ux%e}37LlI0~!md;*q9-R5c z+`z`(fN~B`&%b1VIr~NOi6zU&l`NcBR(ce7!Exupi$_}O$+OLyFP!rZg=68Py0u$; z>Oxdeu4|oB;l-2TpLgzp5-;xXmwtXtVt`o&+UKAIzr)UpG0XZV4shL_$p1&&6d%Dm z@#4bSiwB<9-*YT<&WY*d*xVWa=XxnFyBPkK2gH3O(u=g|2E}#$up5*x>@Z48Y~b>^ z5AfiZdI82XK3y0i0pUT;)Id+Zkj!DvELxI3V&WP3r|Lh4HI|t^9K|TEF5&)Io=3<-JH#T zJ>ms=AecOA(Gs{D?sLWHhS^7!ip>)^K|go^gY81pyZ-WgCN z+S@b|z6%jad(7+GTY_++z5eNl^BbvjfcZg9w09utdBdTnJ=V*&cOAkB*}XwnZTOU5 z*@U=j5Kgq$dvv^hs6x!%%?WuB^uBK4e3UWF%`fX`31RB5#S+D-xeU3@Pj@H8#B$3{ z$B(L5c*=HQZFH>MhY|MkAn5(^*tqXx%6{Af2q)T`Jlpf~p`$&lrjFTr24O!Bf?g&L zcs>K#{J19|C)z8U?aHM+G(BeTO@#eC2zq^CZypbXHb3q)$cgqg!5+JX_PC1EKW-l( z%sd>g+-}Ce@8zEakQvAQQ_)ZNyW@`RANp&gL-xghZT*KH**|o17^Pi*n~QWe_yWlK zamzrW#CB|(9q$*m$8QJwD52WkLD=Je?)5i6NG65tWQOUB#p&V#62oG-SWdzo9}iN0i^%^g&ir>v<`YxKKO+6pl3xL*H`Db6Kf=V7v)TfyBC{aIpb67kl5sGs#8WIiHh zefdp$2pQo1vxKTEtoTqv#)`81h! z`RJGRyH7G7UQ_?1^z?s8`HzyhK!x%rB3Elr{)fnA7?imTfovysB~eaqakv;2XOb8v z7l;d`=W;0O*N7D)?A|8%ZgGqB+ay0J^1n#3+z%xm6dR-uValidOtCcy`}7-0{Q!~v zBB|#RIO^#alAJ0163Lf~t4Wm0#Z62{e~;u{B32zfL!=)^+M%CBl4}!~ zpUVj-^XWfjKCGv_Q8L#CQNLAsTNVWQY3aEFhVgquTl@lfpVD)w2kre$@m$$K8E?oM z+ligU0VLWtOe~VVSn_o7d=lmG#Vn@hTae_nBAxY{;T{^-A(H>RnB)=+&Lcy49)stSaMI2D_4H1t4~d(VHDm|3a-H?Fc>}b00ylXu z@6j(a{=6hyrg^0%`K}dde!p>}+KnMKd)tChS_@;#D&Dfu^&ACt`M5A(k&avr7psmPm7%9$ePP0Hr47(7Ap7?JZM<9VGS zmx$(P81ib$Xcy;4@=X%;eviZ$`badt;YiQYVA1^K zLeF`S^`0XAbjc->FO+#vG*I9RzN=Sj-HCXs%JM`XQ`TdDDe8 zH;KHDqkgN%`#8#f5MLHQ68DQu{eXAGiNt)J#S_I-#A)I=;>F@+VwHG{$p1q_dz(d@ zpCCUWnfGgqw|NR|>UaAK#eXH@?Pg2gT1 z-|Ls9e@(P`4dH{5Q#mgo?EA4Uklal?NgN^066cCP5Pg5tyuYKptHkTX8%5sdF@B?X zpU8E2)NdCb7he%y7e5uh6jN~xu=b;iKmKVMLKz5I`fAN&X;_VxJ~`wxh}5g!$w6rUAe7GD$h zitmeuMDy1SyWdFWLnf93HzUSoVmq;;c&yk@q~jju8zasU=ZQJ-ikHmGN`D=z9 z^Un<4Fa49^v*J7A2jbtwK&Gold$E()OYAG2D4rsY7tP-?$}N#RU!*4@w(m#ct>W$C zW^s%7sA&F_k?%#xuZSOs`$ayop#6~8UhE_uC!Q!y5vPfB#ZqyZc!_wOc%xV^-YL?x z63hR+_?Ea=+%Nt`{6^##EauA+bHwgqFYy#{lsHwKDJ~J0i#LcBVy##&-Xq>8ZWFhQ zbPdINy&=9MejpwY4~l;kzZU6Aiup6eR$^N*U+gL#EA|uVdW!i+ietqy#L41R@jP*k zc%isZyjZ+Uyh^-Qq-!gdw?W(}ZW8YmeK|-e{3-dMHm8XNc#CrQ!l{sd%wiE?y;GC*CO1 z_ZRJN6z>-w5}y>G72g#9BpwpK5K~$@d+B1Xm?!oT>1B!KjufLJosUsJOZ=g@Oyqh3 z#$PYiiuK|a@j>wk@fqp6zOb@@m%{sekAS}KNY_e|1JjbTRzi=#faEaY$J9Q zJB#$@#(aatVd8Lcw0OEWQ9MgLN1QEQC@vINh?k33i$4-?601adlVg2;DsC3Hh>wVm ziBE{nh%bw;iGLK|6%U99MS81ac|kn$Ao=Wr%oKCQJh6*-j94fR7U|=T`NxRG;$(4# zc%E1)E)bWB7mF*!tHtZZo5Xcut$2rcmq;Ibtj{Cj@5LuX`rKpu9`R4&d*T7{p!k*e zcQJ$?SeZX8wh&v19mUS#v0^`Qhf>ycPc8w~ybqJuOstdeKYX^M7u4Z>P#N(Kc20L|a!+Z3y+A*^t)%jRtS=8x5i1 z6SHPyy_h>TYYe=N<9|JPQybENUU500k%{sN+_yo|h@voD+T>Eus-rIl9J~dFZseQ@*)a2|#-pEmh zyx`cZoI_qw>pJ}RgRD~zdCB8Yhc-3OH$=8X4uvDM|8bj5r;cezE6%LWx%v5qVOv^N zR278}g~LC6vF)w7xBbAYeITjt+h|MM>fxXMVb$}0_U>(W%fRS);hc3p+?BVXZB2)| zj<;s5z5naa4vpXUf6{Ymb1PrM1Ijj4kTNoF&c0=LG_yWy{o4(*Hm>{F3nq66MJG38 z^q&I%#XE8*W}S+DnbMH4cy{S_wf^a^y)G}b4^_Y3#!>uu61y@F6pdSym+ zpel@(r+2|i*o3J>}1$n5IOwOO}peDUpu zxm((;AHVPP;P5c|qDQ-mw$*{xb84^nD5t(t?TYZQXos5d`$FyB@y72f%Giz{mEk9T zXPc=J90hnbpLtekhpA8PkEEvTPmU~WzoQ|vy>)Jz;ts_V8v+$)H3U|r?GGnUDejOv zsUfg^(bT8+r-hL-jX6dkMHDF(73bYLv*@QICl*aA+O;R2zN?!r9_{t~YFCHa+?t%K z(7>!{r|O*OBOm45a$NMmkL>?HXq+~;ahiv5I`W^4(_DFCdBQz))D2k8N(HNr~tAA?4 zk(yPVS)02dK3YGxtj@-2>ziAwd%j`jmg{Y#ZhEn8UEZy8I8ys?q_)FI{jrVIteg8r zmxpt2S+c9$hAbPYt=B$-#f&UL=(p8 zf=?Tb(=XdS+a4oxxL1I27I>~rsM42`0?E~o*QZru0a|sSBBL@~i8cq)tFQVxy~|bY zW~1e^OPgbyrrX$j7WvuotlLtmIc_;-w-mk5rr9mcZ{wJCBQ|;}$7^Z@$1BI`ul8iu z=G3*m4QFSqD<+tvflo;-lP~`$hlX z8nw-jI%@N3auY_a_q)XpUA+Rn>W*y|4M)!}Em(8sb!ofk=^Xz5owabseFbPcVEsGslhS) z=+&P&rqa-mu?&__J7NZd{C~f}kry$D-3y+v5}$C4ZvVeH5FTunLkCS6x|9fqo`y2{ zM+k>j2DSmoT&xgU9l)&XrI=sI6mx)?niU!pUWd5wZYCZQz8}D=m|-sZ3LO`|%fzHG zpDl)lN(_d%v@LXem@D<*06omQg-!@}G%*|=L-9nJiiAfn@i2**Uh-bbCxyAZFD*b5 zfqD4AdLih!1^ADP)Blc-Kq;g9K$p(y1?E46&$$$n&=r9T8Os``v&6s;Soe>yXW%7` zg?wH81jJ`tDB(H^KafBV)buQF$ucfd-~f{>gg5C$%+2SN84KY|+N5Gi^Jh!qv&M`S zWnN%0S1^bpKh>^u`VEsepjL@UFh0qs2W1f$ob!*g; zF@6INAi3*{kJ(yVqh)>ZXZFQ>ByoMQkFmE?w7%HSzIYEJ`{EO}rYG){*cT?;L;-za z!Xp&W7bd(xfnD$yX8O`3bb(1+@MK+J(rQZVf`e=bAM#rlm_)AP7W02*Hs_7toe;i3UuD7h z^fIhX=mA~e7-Y!C4rTDOzyvS5H?$mGI0yLDv?WJ=PN0@)hXw+zXt5RhwH3Rs6~{AT zS_Hafw#*1-w$GfB(jqW1kcGx2b@ehbPKFZaV{6ZM(~NN~J*t%~Jsc#Xyyi&HKx(3+ z=x}34(P@dEl3N6_1H)6+jWmbJ>2kI#SI`-9wtTqXX!JAU61_$@b}`-D_sdK-%vlLe zq+297k!D;rWcZTiZyhbWo44ki#M%wRO?#{F_Trq6ZnAS4-Uc^XPqH_;;rRy+JRj3| z*W+N&bs>3!g|C=QaxS2r$^8vW*pO`kp=`wo*@~HMBX%SqWTDv4O>&^Xl?NdUQxhyq zrG>R-VIm<5Q<>A>xHbjuI*5N@cV0OdYK;u2a1m{A!6_0EtcgpMP^TiKw~gO?PQXs@ z8Y9s~T-gkVMR%{vLALJL89|Q24qq9U16-|zpx@d=#~fV9HUv9$B;9_P9+0OtzZ*rJ5vq!NnL zVT#MuP@63)6RVz3M(jxWy@D#Rb7HlW4R{cP&%eTM^+&NY+$w?(-wwNjM*Obv<7Xjo z8+N!9ITz7uv7^Y|C}tS;6z_8HVlS_r;mO$H+K{-wqAu}PAc|pkIAUXDG3@Oyn^P`? zy=`XmEMf=t46iJdvdp{8>zo4bmdHKQtS$GJ!5YK70e}lIVmkI@Zz*1X>3lwd3$goE zV%U{?Hj1(>iqEUCqn7^IL0?ZzVIQrRQIv0o#Ego9oI4<%{B#FI-e-j#eG*uYc%JNJjfJn6OfuhhOalLxy)%KY zsyO@qIrrQomk>hOceoH%g~%FEsSN=lAWH~~L1|gTq7b&AU{S!WxR%9QB`8Q0ty@vi z*L~Nbr51PGT3)N7Xsx(L-2T7c%x~^JxdF6&?fbsIf6pi9e&>1SnK?6a=1k7HbLP1; zM_o27cj++DY*_9RVi>@o6I3SR5$O`hY4t=Q9Xxh}x9 z%<#k5vmh_=mg0Kv(Gkvpaa23Xln_^9&)|r_VTQsE?A3;dA{>d7B^!@H)IF4 z-RT6EhlYeuE>V}u0Y(etjRT#I-QMdVoP%IuV+TXGAljSYSc3O;ysC;fGQ@jClm(xO zjd|eOC-A)|b0BOE=$j^qL5LxAJ-AW!<=Red6r$X>%4&FPk`b%CuRt%ges! zZ0X6t{tdOq!PEA_xs#^BTf`)@%B<(41-*LYO=CSLO)r}SO8BP{e$cm@E8myE)~RJei-K)#@mSr z8HXFj^NMlzGL|L<{4nlPQXHZfopFO=JfN5ij2jdaGTC=v+N1eloGBSGn3qQdoP!X? zi;VFDVw~8R0+{r{JQE+(Ge~i?B8y=`(|B&H9!KT|&GLeoc|o&yP#%w+(7OwA_Jdl( z2>Q42nXOMRDSk(O(A$Vl_enl8^6C7?XC16)bUdKX+W2%m;v3PJjG@RDv&JSOnZg{c z1!GxPn}JDYbhgfZu#_#}v;BNFjz2IciwAAC({oYBxciI;9rJ<{;<-VmVVA+kx_dHh zZW_sWu`y>Z**3?}&bUf3EzQD2jInVLlQcHXXS~>$k6>0jXgMR8J}g)=BN#snUlri$ zavjM3H+P_}ETri`#y^sAbY#lM7Q<5`K8*V<+jmamIkle8g83#KWSj0Zf_m4rY@cD% z+MI)Vr9l(*lqPw>?7Tj)PF*^*G!1ehtx{Ubc-Ar>rc6oaP^O$oUq%PL0?dVD{Ii*p zW9nl>_!oMWtQke&v<^j*6muiAJVDkaovJb^GpZB$d%t4-fX_JUz=(p z;-pDP->WCmSHPLhzW{&)qM6?FFcE8mye$^$HM@NOcs|fnmx0; zYeIyT~qRe$D(T4av)b#r!KCj zC|fvV&Qksx2zd*tW>3#K^a^Bs7$uy^EXeN#rE8=gidUV4qo(SvkrE!0%;}jnZxPR& zt#HwlX%+Jp>SXY=Bs>ZID;|)T*qob$Go}Nc4!G1|Lnlv*PHt)^3jZfh_~_xeH12!g z*QacT_k-}vW4{~t2Al6imStzvG53eO&)~*8w;DclF7O9rZ}O|z@y_mGc6{7)8}AGU zWape6JtsK#pZ3L*aI|TY<)&tm`l48eoeBGgQo6Bz@ z6nL#6u|3zpezVDSxNHO3vHX`{cXdM0yBGN#>oN(&twuPU-+RcfGa8BcF&~%TCWOQJ z1(}}LHl%RDTT|@X<2~-znUOYUcQfShaT|7l0(tVdNRl}2LkPPx2zu!atGA1byAN^I z^6TY!ap;&|9qg_i&mrv6An4^Izc>ThT-;8`;rx0dKb{ZfhgWM8`Mrg(OM{>{9{F+Y zk=tC{>rjOAgI7HBjWqMChuxL$Lxh>eo%=4$aUNW!RUG5LO0nyKHQWoJa~o~Ar{e?3 z=R5so*x}HLjW*nxBjCc6cfoEM1KM2IX$+%qJ(h*q1+Qo&>cKjNitUYUjcY4(02d@f zmxH%07vG~niE1CxkIq>1)8(*no6FD1j$!@x;YWwxCnPu5DpnKV3z_Qip^g9(`q`-- z??x?`K6IfNdt4BqEihL`QW2P*9hTWMlUrbVR#}6Cp4&EDy|YQ6R#0( zB+>2pB`dj&!~lH1;+=nkKS_R3@vlmLOY*ytKam_k|6)FM#g<}Eu|OOtP83fPmxyNF zFzWG3$(-F_y*M|*{BMzbCz*l&o8p6te^T+!N#?H>GrjSbfb?%m{!sCsN%k=qGXHF` zg~d^N{2x#6OA8iMzzN#rMRI#Lq-?ogu$8 z_G8doZ=hT6&$kXtdx;&z!$iKt!uVsvB5{~FMs)s3j9(JiPm|tUw~)&vFBZ*p3_V|r zVg471zZNeSH;Y?DzB@zvyTpgY$3$~oBmQa0yF_z+L;s%S55&*JFT^ZfFR;rIn}{vM zT(OhbUE~}Y)Abk4cmTOr@>uaiagsPwJXtj31kx>&%&Au9yGrD|A>|DsXGtjY-k&t% z2580&@Db_%AU-8NBmPBvU3^FUyZE`tH=>w7-!CF_#3rH{PoU=yGBLiR*jGGSJXSnT zED@bQgDH~B#0BDFkuNkc|5c(HcOb8myg}R~UMJot@(n1ae@NUe?hu{-gBK;gF4C_R z)4eZ#DDpiij?=ZodSWB7mDpC~J5;pK7k?rS5QmEV-ACGu6OBIw$b9LF`nh6-xI|nj zo+Dl?8h;B&ca`L8MB{G(`mK`h6z>%u6}OAVUkvP@mCVSQAT|;CrWo_7afCQpEEOk;^ykI=W{LB}MdE29{e01mFQ<`f#r5Kq z;jK5C&y?C2=w|Kw!r1+F*{7N9b z@hbtoDg8SlU*2Q>^eaXN*h%AW0&F0;iP%N#CiWKliG#(V;tAr<#goKxak02mJX>5P zULsy5^6f&F?*{Q!@ec7m@gea^(fF%C_yx%?i+nwi`TaxuR5a^P5cXp>K26LK8;UK( zxX70ndH>W`{HZul{7NGHC0UAFR;Hk3vg~)dxnf_w&*W%^kCh=Vc(B6=Gn*ZHj4 zdO^|9SjOt;T7O;I8t;R@ufU3yT4|Mks)}v(i*kxGTV3w?m9JGb+&XISS(zD?UdNKE z=!IOxkuhu3-dSm*_RfiR%Np|0$XNTV;UA66YO{Y;Rh#`6e%USBK00J?TH5fv(dhI0 z8&>^#fBTOMtD?g@eG&WQ*e{xX+&-&)bkN>LgC-U~TNPb_RU!`-S7pxsXLFo5Ih^ILBYOQ5ZM=tT)WG^JZ=4JsLgR)IdNDzR!y9>Vs+7^y`@29-Qb9ov!aa3QF|ZCIv?vg2E_c#7zz@Q5TUr~H*@w7pEcg3`p=AM0C-Kw2wm63H#i<%X^uqU#%LDAD%N5g&) zT{{dt0sUaD_rV_14>C+YXx=KVGK#fL4Y#r{d_Vo*SoDKV-(x=r=Xa2PV0ytA^n&zt zXoJI-zH}LTK_s$v(9ZPAN{>AtSeH@h4?>lpFY+p3C_i5J$BI}wLy@YfA&#pyTl#MaUj2(RW0^>_5 zMwfSuqWTBcqEJDfCti?Pi-M%VQ%DhX7y&(&rEH^yjv9lGlZ+;VPf5XB{OG%YnrPbD zOz;Rl`kiGo8GH!>Yf)aK6wBZ@f628dAJLGH3{krl<$1>TDa2<$M{v=6K8^?HAcyFH z84NzkVBr!3u@+?vbM|8|5V7d3NDzrejf2TpbRv{#e7HD zllEoC8d${mY?$_S#=XoHt5Awip0sZ=wiq!Io6m$^Vin4#6#c|1lnqQ9i7}r@ZY-9^ zv_Z^fl@+5`xwNRnY#f*oX>FJ$&8%FhwT=nf`euzx@G^wVd03qR%`>n>81GluaP6NW z>qxHAds*f&_;Z`84h~Ysr23qR5JVyq%rj5kp>}+J<^`gk!;u==^cBd zT6{e*(j#II^@~KZ9+6}LZP+I3W%Qo;q3Xy!n~LAj+5+xN7SIH30Y9<@oW&z`(UIOv z9H~p_NH%PbbhtfItv@l@KUA-lXe3*&e}w8~!#0^MlULWTL^>@3N=J~Je;w{Na(K-o z7Xjt4clfhe#M7|ne8X6?2R1XVZ%)*^hC}81>5i*dZ9u~eBp(6z> zd@({11ulG<&zITxj9-sye~k1orP)~fW2A97PQBUXp1**%2)t{lH`enPWXk@14i6jkKR`bIA{yREu^=J7PjPTUq{q1izl9lZZRTM2FFF~SHRLxfixJn5 zU%_lfppi3Z%r9MThXx7Rb(v^B6aMOICj1nt?M%q;R6k)tXVBQkQRz7t3E6uq5a2cK zuX~LN=~K27VjH$W;3xzdIfKT1p&4NlvI{fOGA6vFF)Gt=DpZr1a6AHwn9vzCE{En^ zn~-(98;Q)Txm!muA?tWK6S9tvGodpub$rPtWF494VIJ{TdOkIE{EP`%$M)zwjhun0 zBk#Ud$43#^&V+Y7#DuKlc*L4IRxqJ6Fm+sO6S9s>w1Wx%gU^npj$4_Kb$p5moq?$% z{k`ct_C%4m{J{T9FP;U~@f#*&9oyp8wUIM0b?gI;&Lb1?`#*p8946#>9Ku^;*6}1J zbOxr5XV`>1k9i7Z^vX1XC zp))Xb{L&`mc^r@Z1Sb5P4~C|WbuoEm>evH;M$W+0aWFKhBNP3c3BM?2Le{aA30cR} zn9v!RI?_9v&f{blOlQJx&SOH>@g^o@9Uo*uXJG31tV!5}b!4JhOz8QKFeN+dTTIDH ze$JH6!c;Pgv(a7?R+6hY9%st-{#UM+Z4hm0IRJr1&cf7koK4BGnyH>-%8ov}V#D7+ zSHYB=ez=q=okio#&|Gg*@|e$I=Xa=n4}SquviID_lZv6FM^_Mf{4(Q%x$_Eknnkk({<6Y3y z!viyp$^YSQ0QO(=?_$aTXSzM28-9k!z6d0T=(>m+W>Z!hqN{v5FEsW18B?+c(w$ND zG5QLdlJ#^$u)p8$#xBc?`yQrbJ>OqkQavXk6~|-0D8kXe z)N=t-vYux%rL!>g{Ebb?db&~EKQ^*}DOu0!nUeLqk13snspn3clJ#^Wsy{b!15>h| ze`8A4GYwP!$uXDrPtBmg*G(KbIa2e1%byo9BWG7cnUQ)VQ@L0(a!xg=a2Lzg4y|2Y z481=bBUUS}U1s3d(AZmAvvzq0MEczEc&FSI@ontd<#=c4{Ntf0v`VvfxouZyc~gu> zmlEjPaqV)h&q17Pm)kc*p#3w5Zg1{@`4ohh|IW3`X4!FCr>vn3;cWiCrLLROw{*C;2A>m=7H;~V(o8fHxQhu0lfTNRyCeN}Y5>Z_vbCo_rQPNqRC zEM{i%(%KVD@fxOiJsL2kQEfC+eY98O-qJJ)*`~27O~VRwlthtG-D*W@t|FnD%({h& zB(bH6B(YVp&NOZvUYp$}v^G1QvNpSIa&2}yyEZ#FQJ~tLvbZ+8{dZWK%||UPnS78P zC9$vl~J(Yik6P#MTiZEY~FRO|Y0yNsB`zEly@#!mL%&Vpu1( zmI!HG_ooQjb(;*`jAEg%rOcxWJB$eCV~s*NmO^hfUZpGyS0j>Zv17R*!7DVtPgHGW zfGq%hXJnXX@}5A9G{JG@z%m=W5ioDhAV2acqaMv$ySHu7Rgp(@B|^@~-)uZk9F~kG zSDRE56zj2~G(knN)FaVCV_kd!0xUe1V~$Nf1&cskO=@9bB2?{ill5_`9xW3E39FPP zTjmssP@4`|j4;=h;#dq$Hc=I(7w(W5d*SQYX|~WbF|x8%odqg2gXT`x8%wa>IW}Lc zi7n_*(0-ZM*3^!V`DwOx3_gqcbLY6TN7cFA>h|A)p!Oa0gmz|7Vmdg-013ON|4&W&p zWQ~ikLpuvN$pptB&TQZ5l!uMgOPwmz(qYxN_M)(HN|sE^s-VEcx!8G$0A^#a)VY<$ zbW~n8=ub|?JlVYHE@4$lLRzIH3^k%l_?^0V*qA3Xbl^}IbZ0KqmE1$sAuk}8JB?Fv z=T*nkt+W0zf*daZv+;ub5<8DrvmYm8L%lrFh^|wzE{U{>_DseeDCcDCfpQM@Pg_j; zSjK@NG)C~rCUj1FLZk)9J-3Cf>9Fe188K06Mn^$cfE~jCF%of2lAKxZpuQ@WNT5z~>8;@@DP7H=r9Xcat5zgr6NHrZh z+MhTDdpMdIrW_}!O0)-4TB}5#N~#hCOsWzI4=_?ajJ#6*A3Ot9=sI&2;q#U2)A>6eQ`>`W> z2uXAMIKa^RHsKJGnbdqx$THdR*B{)`i$g~*4jsK1CW);jLV6_l5J7vl&(It8h^3)~ zr7l$rfqd-WcIVG};DTQ~EAjum0IAku|F*{gmML`a?{W&M zU|=>j+d^H#7Z)RK(^`D-lWzo>rT?zF+kA<}t z*F;`XEHBekc(HDEdumC#>#DAzZxA9LVl8<{2L5@YCJF)^K zwaJg?MSq%!4PD5I|7GqbGjtEnbQ1d`9gnGd_{j+J@VbY0$Nf(C@T@^0cGO}zFvA2B z*Z6ljQ7D($Xv}hl{%?j_&f0|LJP!3F7&cDH^8e&Lyto`?-~^~CK#GB)uqGE}W(?C}T4c?WXVGp6eadFYtDoI_XkNYhsn#c>wlaVK<* zx{RngbVkl1oKZef@v6iBT7v(g!_mx;R}!uwcO0sg7*&Z=xyv^651Xo#gjA&@q=hb0 zmsbf?6S3DE&r&VIH>IJ0%9&Ah=!~32IHMDgYBF|=ti(d>;b>-P>yWq=PpT5_!Iai2 zaT1fNM8c#hk?;T`)#J$P(4)As2%opmXzkjAszYbwEW#N*g;e&x#%PxjiAP)PryJ(k za1Qlu<826TiHY_m_`l1$8Nc%6_91G=ja3M5hl>9O@5V&z{la(iZdSu@*bl?qSxwhG zJ^EPhX4B>^ESofK?wHwgr(4%%HQb$H#xLRS43AJ;yDWESrs31fXJFi&)r-S-SWvIO z2ggpae17)iM{tVqtkgN7Fm9y^DE6zaGft;k8eKF(;N@xSm8mo@3I`}qtX-a`s8=I4 z>PgSVy|c_{j3+C3IkN?jYo|;TZB+k65k5ng;*k?YxIIyXyCQKDl`O)Ar(5HDms>vS zSqmpWBKf}MGlK12Jom^Rt#Sv(+I47Qd{zxo)&7ur$Z4+97t}c7-S&v8w6p7KPC}y0 zU6t_%erkcASAmD)TP#$vmyI9MKUg{}c*v^=?pz*cK~tDVIX8I1vmVkq+w6_Et)SSQ zjvl57j90XvmMfS}MZ&0)Eoc*STx$z|a%=o}@Q*X#7Ogbcw!D8ezi8V6_(iLiXL_1B z!1vVCo<75#vBYV9#dl?XUZriZ?Gf(=x8llGUJtu7AZZSE{Ru zq%*A^eGc?r1zzRGj2Jgy5It;;T{xwD(TsTu=N2t4pH?w@UiqRUQnOoN{tqR5enEuq zv`Ldjj~Q3kBfq-yxP*JLgg>`2Lk0{Q1hbH5H{$@#RGmkv=1&9Vm6y0`r_?wEGXbCK4ws;9fY^)kbN_Z^65qSjqx~t*y zZ(-RY_(t^-9`$}0PStoXdoZ7Byk9(^ue1Vt|Lg88dB1ruyQa1a~%6IXp zMze)wbCRah!cJ~o?DVp!i)X^K$DPfOmbLLG8i&JoQ&n#OMR@KzZ zq3>ShxTs>Gmp5(R+_`1wxOoFgM&wPYs8~1~z80(JG6TMY%R&wKEx{Iu$Eh%1?bEb3 zKSG-x54^U}(GK^sW=pkW9Jfx`W7xmVt}AR(j~jCbLmcjv&2}63IEj^)1ud+0FUWJH{r4W%|0w;FOdzf$DK z-=}7N%*W-o31OE8LGQ)-kVEx#akr+}?P`eYCUikKyPIJbKJE%M)C$<~xOk&AaomSe z^7|4EA8r?yAAO;O^W%#wap;&I-l$CE_Z-454T4_RZq|-rZZ2*o!r}bl$dAWmet2Iy zk>6VgyEF)T!;xRW6QRw;y$(5?UorAyvoJrrwVlZCLxh>e)p1lW&l}}Bqv9CoF_TE{zdSJN6saDO7ClLFD&ce5%EN;(aHd zY7ZXsqffQ}NuO%`KNE~xU)2gQttu(?LO58qTkc^ zRI$h}n<-BfXNnc#Qt@2zB9Y@a(`^>76*<0A&+(4jEoZ7zRQg7AmsOJ z={Jj8#rs9$69{(3M;W+B`j15)10&0Yb;RblIg*XxpCvuklbdp^QT(sPE2aOP5FBQ*}{vye1#7)xw zPP|$ATg7{%H@1O)mZu(x^0bs37mtwM_~JqQPoy6p4paO%$rHp`(k~EC zk^VICEa@+nyjI*Sz466^<876Gn`nITK)+q`4)IkI`ZvYB(!VcqVK3t&xCvr?)5XRl z^le10`(=D*v4`~iB^QXr(oYbL&mE*QK6k*Ar9VaXr-|oE|10ql=`RznlKy%UWogjc*;u&&mF;B;+?F|3mV}lDTS_@pW*sNVX8Wh<(K(ahy0^TqLd( zeBpq`zPC!{Rg2zas9I{tfZ( z(pO3TQsfe1wr?Y`If?qW7CTAbQ*ypoB>gCHtn{Vg6zS(ko-eMD{ygzw>DP*t(r=N> z<;E<}-O@iIZkK+C_`LMHCBGqlEd5s^{pd2kbg?dp`Zt%{TFjHaugJAaOjjTdm42+` zQgN2_3&c~TKTSMK`imv66*o(NgSb`tZQ^~>ZuBmNHYTyR z5!*}OS?nQwf5`=6vGfzfpG!YgJX!ivB%dapFa0|4GU+#n*GRur@;327>7NjvlKvU- z73tp~F+RLY;+p=4_>tn%@LdS&n@Pg1q2y*H?7N8r#R(+rxN+RZZH*zC(=bQmGd<(^ zQYP6=>>>6O`-=m`W5rP--*0026Gh`Z2l5QbCyA$tXNc#B=ZULD^E`p{8zgTMuNQ9? zZx`RYCK{j9u+NuVBpMez&>t`P zMDZlCTr@tYVYgB;{mtBP4aq&sf`Idb_a;lG6dbDA> zDv@idDQAe;Vtuih*h)-&KI|j?k)nA%M1F%Mo99Bv6C|hlm|ZOWQZd!Xta(mE`pXsn zJMkv*PVrvx3Gq+jo1*b;jeI_kY@Q<_e<_&*kZA|8w#Z+RroOS*TI8=tQ{P4GCiW4J z6bFez#A0!*=$gFxH<9lvlK(316^-v$ z#GB_#@N?;-2(vuKcPv;}vhf{@aBIo!MB_si;ck-qiSD_R?vR)tUH*{c#S_FSVwpHc zG|!<3pDOtm;+f*P;>DuzA&cre7j17ta#ugo^Q(idTr{ zc@uiNp05o|BU#O_?k#xRgC{YG|!ok13tHb*POGTzAkt+O(VMf+_c9avHRgJ_;hA)Dt?ke;g; z|98PIDmAbHzN-Jbyw@ zS5}N4EYgt`;;Cgh!x>E?>@ ze-r8Cit>Juo~E(*gZ4<;PVwpHsG|!u`qXR73pDSJ@ zt`RR6uMn>he<#vm7So&OP4H34?zwZPdW%fuDpFU1SQOGNj4x>53P#p}hJ#oNWZMDx6g z<2@?*kK&)j7sQuEIvHd6{w{tZelB`^4n=%a%o1}%x+PDe=-yuFEJ|^xIpA-Ko z{!M&e{7|HeK;~CV%n=)kEyOlrNAWO`UIdx`C*mM+h)Cyxj6X@FYeCAVi}WQ(dA0Z( zu~MXqLB`)F(!n6*og&{uqWp?T4}+BdA=1$xW%}nQ>1L2@B+{=S<<27A3sOE>q;o;a zBSm@>q&!8OCC(A)WRUR}i*zwa`6}@`@kWt81{wc=__+9_NY{gme@~?2LCW8V{EbP< znIb(8Qf@7F5W9$UNXYp9;z03Ok?si@e}XtgEEDOUknu~z<>FZ)-4-(bQt=A$Dv?eM z8NW?@MEryJjQD~`XNI(YN2Du5%3q1}T}U}cY$3K0>C%w#Jw-Y+q+BG95J!vjXvp|7 zk&X>1FA?e1kn#m0{TNcdQlvXW%D0GgW=Q!_k=_d_zbL*gz9rJBA>%(6>C%vL9g#i^ zDaXab#Un(zHe`IENXLeh$BRD`r-<}y$oRz~9UM|#CDOeiDssYVii~_u^gReIk7$GW|~RMe!B!b@46n@8UkOO8inx#{>fN%M|O0 zjYNEn@xA`0$zXl2{Cj?{h<1Ai&l)^FF0X&`H%*T06%TER-!$nPk9RkE``M#=_x$|) zc)V}F-c}L+_TMzQ4*$!sC4SSS8GidSXWK2GtXO``@H6K>GT&b@X!69J4PJs~-qf81 zpf|7MPDqo=p7wL|hn=5|KavRprMRRj% z=)OtRz    72tM!{q;Y$NugATwaV~LNY}`Y%2H96m;P>Vro*4Y=5%1rGV5QXUS>b&qJ3klp^fB5GUrn4Co#yJjY33^jIk7v z+-T-Zradaw(TK6keiV;ZR#}-BQ|vD>+smLg=jcyjU143@uY&^nBTdy{=5Y>;n_mw` zS#Zueih(#Zbyz^ZnC0_FXR~4kn>jRbVH{fhi4jbmUgh>;xelAT0ms*pffPdX>Yt*k@n@(2gvoyUk zI#)|P-{OZplCD={b-miPha$RGgOF`zorFn0l(=@-o#;^GHMJo9H-%Zu7QY&2yt*P2 zIxVH&R{C|Nh?LnO5wUfv`(VxS{h0>Mi6HwA{e^VMi5sf zA{g3gBZxZ_5ez+QBZwV|2!?jq2x2#OTU>_T!;X3oA7i%>41H=N2-e?5KuBy|5rQKd zf~^qo=0{v>q_H(}BW#Y5)`}P}E0PT&D+VjDBQJu@z`R^@$cpX33k_DprLrQ~BC=xe zI_$6_*g(w7HI%H_QukUbf~`d>*J`rb0rgI6MX>2;<(g1dyPq>8atC%oaVd6YLSAOogl&@U8_8R(ny_uqeIxm}RTI0gGZXSE%C{LjF+$5XcXSU@+XLkcmw(Q-MlCKFq|dS@bOS% zo$KuK*%gzp^fGT6x`tQ7V*=VR;V}XKaJe!;9uv^6W}N~S!Obh5R54}hoU%o5yI`7I zjufy+Ij9>Cmgcon&IvsxlS6j zDV$wVQg+H%)&)yo-AYt06rDb&Y#>&fPU_wL$b2?e&DEoeDyCE{UgTjd;G_`)#txY@ zX6OlnCyf|72ExE0)tCR;g|b@jS{`1tU2QpT&6T|0Z6R{#lpbK|uNDp`$~kuMn6Zn#Xj#OUJt0&g${!kXIS6?!nSP!09rfk+TCz^H4 zxPb!)j~NqM2c1|P{;#ZYPaMt!bPmHkEOl*BauGZ_b-|15-rg(W%7iqmPm3aqkIkRB- z2fQTNYk?+VyQH&iu<=GByxIS#f?HZoZlwow;c(YAKSp?$9Gu6 z`Q42Q1tEnCE=aMv4;eh+3LlD_i*We3vzkJI1M;}kyW_4v*yW9&cP=913}|z4yjQE1 zUu!%CL&y9ueV@p09l|aRg5DM+qMh4Z+^?Vr=eH!3A0BrT`CWssOT#?wK%&n>3KzTz zapC+{AwQlcmJic`iTwCT&ot~0+}Omvk$z6_%YZa`Fy}^ocrwM z1dw@gdkMP>Q@#v#of**PPT}*A!}VAlY8Q?%?!47QI8=^$WXWRRwI+i zP_jETz|Q=5et67qejngFcJ@iPx%`~$7}iIskAg+~Mer^n%B7 zG;;{hkCi-4Tqv#-SBsm(o5VZGG>k{$gJh=Ol?Pvx-5cWjisvr@vs_9XA$1~>>%#j=y+lz;bM~Fv?a8Y2=4-$unxUVz%@#4?KDdNfEJn|8H2{E5xhB>%<$yJ4AkcLi>lr$HYI2&x-ugfOe)ofNx8FPy9&yO!V2# zuuBuo^#s{mPawa2X1w|88|)^zhj^su)^H4wJX{Eb!! zdEzDFWg@@$X8C?A-XQ*7yj#3qd`x^od|G^7+%1}ZiG2AJdd&YH;%DL)VmkXF;xk2l zn@_os*h*|Gb``seeZ`~2f#R{EnKwax{Bcm`%dh`QPEe5Z#R}1^xrcs*ew^F>-#53-dj_AAnjCymH_UA}$2EaJoY3&xww=Q6 zFoOC>S{!+3nwyUWk%*b*#@x19gci-%L1ip$0f(hnMk%b5bKA!;?L2{Eyo z!GFL$$REqZ(TrJ4?8i8xo}Ak@HvqBdHl#_;ZC?ZvFa0p+mZx*|p_|)27vV$9ZC4;w z^fc2Hc5WN9+Fxc|jzo4=`|FG?ED2_{3!#gCld;-}k<3#mdWl)>brepj#w>=xvy7A6S`sH_-IJ10lykg$GIg8@>jw)U@ zcWT-6>1ER=_Ri}U@7cXa?*+XkLf@@?UU^x!vMEz%Pn=yoZO-E9WfSL4nKp~QQ@`IS zb9!aAe?#qYG#?#u32P@p-OmGjzjNC=z3Ow@51Lu%+40~lOk`h+dFkGEZu>sWL{n8} z=C*H_beHC~f0nf0p}FmAWWqe!_cycIBdpcQb~5`W8H`EHZ8QIYRvKqazth~dndPlH zw+#n{H9RBNoccTH+_rUlZD+U>bHHZGv)bJDKQoh^^sAl7kaNxd^||e&@9D&J?0>^7 zH_C3BK5@)yv)$o&+yC1$-UpsCMfdxDCctZEk6v6pt!xr{DBPOQEH9fLH~o@^H9Po^ zbK3{?wC#q~u)FLZq`U1O=e8UFIJb@aJdbk|;hD!D=eF4@p7%WVaJ&3Cw~YqD_cM0m zH?7GnFf*%R8DGwZw*NzO+bK@2!@t6i_}_5A8%zAF4ZmV(+VX$n-1b16H_o*di{r$p z;ty?ZyF2+@5QE14+&Oq?VBLOfsGB>p(JjrPLa$&Yi}wjF+)+qUiSk9-S!cQb=yOCHa6?F zhwbcZ)@^q(>$ZnH-D#+wJL-cOC0x6`a&lx!c=h&SJDXwkb~;vX_r~h&)s$Ft{nBj!Z8o6JacjovXA68fyJznm-ggzX=&DLH-vmj$qLFlBCyZ3}vUz=)u``YVqnDWFQwy3`o_XYU#ygynE zgNY6E(|ngDFfRhFZC<;IrhS75OepWCSuAZOrC0_RJ|`!o z&3yDas5B}4F!M4Cu90vFQ~0sVOv31~JVG?eSAsDw%{Oh#O!SA4)9KsQOXnTX@^ro< zbw>JSP@JC5_2kRa4~Ok9(mNuIRn~C`(fR)Uh|jnJ$)e}^TM>>$zc!z%@mZ^3^rRSH z$;xblkLVoDID45hD9(+Y0~@ZguB2ElG05agNzr++OlY~v`uDJk&X467F=iKCFHlxl znVhGJE|i#^`98%(F_s~co8x5+qg)YdjKsD5#TF!I_r8#1G~<;{z2AR z^E{=lvp$M#;}sKy*zGc8hEB2(#KJ@bL+tNJK`_Ib3zrWw2BQgPi-}J|W*TteG6Q_I z!}mrLCt#-y$=5rfCYDJ}o@>>_g;JB8J%cr|L27ancBl!y*1){U>#;*kY?YeaX4S;q zQj@G2tnr!Hx+8=MUE(P0oX{m%9ZmZ(Sc)B1#0l7GMNYJ8;v}g_HmDLacp7#jCYE7m zV)A^eCRG0jx!$UY4cKW-UTxKc>K`F*wrWE4PpsRK~A2TQ$LYGf(mot0q+cfV|SG z3DrL!`RXqUMyUQ~IrXhpP27#0d6Vy1H9iyDQ3!EWFxekFE&{?ppXsg@4{G1tvSWbh z(zb2e2EWE+=%<+eyd1No_=)d!Z3ni_?Fv0-QK`QP6Rqun8U2HoFumF~xO#d2Ag@0( zt@^iX8A~q5!PQaL1M1(TUQk)rbuhf zxu$+4=V7LP>Qb!-HuH{&#NW^SYNFKt4YR6=V^y0?{XaE>Y9`gqQs_iw|0h-t{~w+! zkR7!sD zA;0a2^v@Kc=&R)OM{@t-_rP)0c|dB0c00u)Ldk64IieoxwzDIz}p(*t_Zd~ zF6-xxy8>aC20^br3KM5Qn~PfpIovMOTi7)N%?bMh$9Ue=h3)85n{Dql#&LfP zJCe_L`rBaF%LyQDxTUTGej9e3ZItwDj69dH2-cB0D+boqr;CK%TLyVe0enmDLyC9C)$&6RSjInX-b;fcEGIyuxiut`Kek6V)#&Hoa z{s{3HafCQgJXtiqvjuyzCKEIZNWd+MzlBWmyxYaQNQ_f|6#2a=kN2|Vze;{bvRMm^ z_$tX}EimK^3lO zm@V0?4Ts!Ja$B*3*i|(1>#*x5*?hwdnO~(c-%;Xt@dR9dvPiLjr7 zZf&sny==&CZE!QiyZO@&l2g|R_mjTANC%$Gca-SX1{=Sy&`*_qhG-VILBCjX>Kb9Q za1HSnDt?{#8*!uPeittF_u%eQ{C(nM;uGRd@j3BTakscfd{_KP{7n2>jNpdBw5OOY zHWHhOZN&~^SFyX;PwX%9%Y4(G;_>2%;#6^lSS~IU-S5VoF8LhsJaM&niD>@s#O(h| z9+w;G#;;=aAN;FJS+m-=Z#=Yp+q_@l|@a9ymi#PhS)O^JK4nVs*27ZToujo*L#)q zU_*-uMUy8FF`*-if}&!j^D6yB{HD>xia)c+TKceK+UWYA^19Kn-j@_!HYjahEbX?Z z)7FpiDsQc`E~_$fc)^Efu1H(gyr?8rr!sTxsJ#zorlI`Lc(vDMS4P*?T32^{Y^|4@ zu`aeg(LN)X% zS-)nAW!?Ijk_MNrEGjS|KM^+wKiz9}!R0H8ter2bw94rE!H91?D82Hw!iIwy4cfLV zV|}dB@0qc-_WA~cV(V&EX0DI*sDDOP$Llz*Dz@Rds@SHPv!1KUS}|H>8BjF1DwbtSFgkHQ1{7^l=_C2K z4c^1B&vC8_hg0;2QKU)>unsKGOCccke z6I||k%>-OY)q72Fd9v3`K(G6+^qLL3vQXzb>NR!NX06LGz2;>vx|Ti1>(Xau_J-yg z6Fuif^qj5eH>+_KteBu{&|dkr2f6FmUDxiqr92e9$=1cDNUz*I8U3oz^{S`TtGeHQ z))N2lv$jTy>J(+}j1~R%ytb>R&SDOKgFb6#u(kVrXPxJ-DxBrb_EvW`*A!zue7fzb z*U$UytjtT`W2Z&jDDzQo&|9T+KjhXw<+(_(1CNGy5#OPuNv+}!*aWuxeR?Nzqhlt!*>~x9? zlvP&j7#c5>m>s)=v5R7+9ddKLw8@k!Vtn$b<@4PMpEq%E-+>@EpZ5-#&og4>ZphuR zXR@^ZnK$8c8pSS1;h(h|L7tFI7QjDyGd}qoRC~7P|B|L3QaDLMA0(-LvIMq3)*K17 z%X@hKDkk^?ZOVH};yqsN*;6DPh62@wlSBVJ)`a(0wU;_+4Wv4K@nIu(P`nCOR{Se% z=Xdw~^O-Ue|M6?j#}SQ`ZzLSiNc1#PdwwrT{0-UKQ;_ZgrrTpAq%#tIdf;aKr#wh! z9|gtqG!8>o9DXZ&)HUtb#ovvHb10hzJk0zoz&(^r3m$IbKcZ}!u&cir_Vsb!k;Aj* zck|6zTjSM3lXf?Whas{a+SE!HQ9`3yi9b$SAFXPodTiDnCehb4W4l_hK{`Y>tQE&m zWXtw6hg(UJO>4z_AvQ2=Yvs=$Okv%TG9?EEb&9yxo>K_9oh6y>^H~#gb(xdokVF&!_&H;Z$ z*a3g6x&!`NVF{Q7=D`lZ(Wer9zC`?c|2M@;VbaiX%4A})#KJ0JAapPk4vty5OD zJnJgYH0#noCnVxgpRbPa5Q?S8eu|uTk zpvn1X`uI{|O(71})JFWeFsldtD>Sn&sWcB~+aF&ov`E9x2bfcWp$)_fD~6~g!|h29 zZ-ICE+cLAr1282|?82#zcx#GDehUIMVTN|7!^v!_(Jocst=YOfnQXL6X7u57s1LF& zA(ZXdaCA!(J%)G+J71C+vymYcZFuq+W1uw~D(|rzd~1OIIr!2Vj=OC+1GM+O@x)u$ zX+!c^7HXS;{YqlLvLLUAiOGV28?mFv1hX-EmypNib%uDt7Gup2mUstj(U?P?0$;!m z6M|V#P1-gtag9Ya5}NI0eDXmbN4s&kbmkkR(9vkaG~{mV#+HG%u;Xxq4p$I59JFQ& zx7%)L_G4%JI8%m=AwFhd=V5$r0>4h_i5;DTptbKE|31J*jd`Ec>heiumzLF%ZZSzu zD1cF+u`ec8m|*G0fRbi(`6L!f+7HQW{=AVfTe2X>yK{|~Q{0(G3tXLOEoW+rRJ%*- zjXXZ{g9b;UCY&t`iI~hTh_tpWWNq&guM2YhGzz6FHI%W0^1ykx<1qSmb8(5ikrZom5 zi%cHT#I)O(dM=Wgu$BiKSNLzg#<Hk)d+ONA4< zb$K$`XqU|BT^cept|;4T<4RMQpq~)Dov`ByLn_*k8F&{o6wC7`_| zN(d&T8Wv{TjZcm;CY@E;FP@u2&>+P^nRo`?w|YW(6_EBUl|XAY4i&B`!gX?{;h};( zZ8vrd6&xRWW5@X>XpNzQeT?m7ueI8t>zzrjH%U(@gwY^lUrd~7f~8*qN{Y*;Rw!wI zB-?G0o*02q)Yz90JSwW292b%WG((6jRbqf~vGzLTRm`H$sM>YtN|I#;jM`n=nM)Q0 zFq^B0ts*aGS089J6u4?ZqoE*_Cx(F7A@g(vV=mQ(D3@)uAu5zJhBq{MjneK$xowqQ zX<21xG*E_euq|ILhsLnYwe}i~QcrSnAYt3g$DT48v4Qwzcz85&2ek!5gCvGDq({H! zZhs0XX2V(Ja2w{ep4f5_LN6rRo8VZYtJM-itd?N7%q8=!|2cB^vUMIBT|7X9Gf_d71 z<@H89hL~0k&i4KOK~6lF9}jZ+jL-^5-AII{e2R~ZzBRFN4 zK_g>}-&LVxl5{ls)8fQW_|b+RZTT^pANctdqLT@qW{!A>B*n&Tx-D2sd$8$wLEF+1 zvtRDfp=BE$!5_qr8B zJRO=S9^IL-2&rZ)q<;)Qy7HqtKiW<>Yi3ZI7j(`GO5^r3H|R1fm}cwHrW8gI7A?X; zMn>|(G&HlYx^S~F_eckRwBScyegw5`UW-eE2fa8ZX7IIyPVr3KyS<8Pr~f(6Z`U>69cfQ04CdzrnP>iV#F3Z@_5Im+ z$JYGdP4aEw@Ajgx9d!6&$-*hqXD{hFY3kyNin4_><}AgJ6P?1}(J^la*L?Ftu5R4R zCH(245%Z?co-w;@;emdNXwmHQ@l)n_iPwM4yTkwL+rhSy;olHSzPM`R%sZ?sG+aV0 zEMq;U%rO<2&w?h4@z4LF(Eq9TeW%S^#IsV(Z&uP})d712PxybyeG(I!)AOxABs71_ z!f7>r+JMLZVf-AB`KIF=Y`zy+mYr3{+-JGFAl?BLX171P);Y0rGk%%AD($@J`N0K| zi~RxFvv?!sHr^o}%r1O$$UCe7*;!`?=OB-P*-iiT-x#Vf4zR_|yTys0A*x{#9xAGv zP7689OJwu|{;{GKXlLA-n)h>gj(YPWwCRS|YYQFiFxgx4aq{oCxi!zT5( zz1_hO7sbwvcjNfpJh466(eoaJ#B$SyJCDaN2*UZ%&$7E4M^qxe)OVE6MuB%Dp82KA zj`{JutZ;t!;y~fMepkNJU>7dm^v>3AIP+sZu6!GmA7D1jrh9j}OrUY?cNxOr{FWiV z$!JXG$FEade%FQ4Am}}WL~C3op}4z4VcM0{#upx;1Gprd)(NS-R}V)!L&4+L!S0Ux z1i~&2g5KA7_Tss8n~Qr4ig11#`gmR(I_4LCNBLFAE)9ZS9^TcAGoa1I?SdT6?_T7` z<1#yb4*U)^zox?JoR1`CdmVPYoB%QpZtawxl~A_Ub`_zMSw3#9VHd7PG(Xuc ztdFY)+sIv$Om_+L<7BeiT#yV^&l}zz&VQlgm;a5iGrt_{JZ3n*mbfmrK<74>pOYQK z`tRc%>LxB@L)R)+$#hZi{lUrb}xUig+6cG9@zpWHbz~4#=ZvlQm z2;IrFr`7X}CAYxz$gs>aklX^49^EIg@w^y$x{diC=>8?~y7r_=Q|QKa(u_rmr{ae(B}|zf+ z`OO&fNi*ux3BKb`5d=lxa6dy&qGkrD*eN&O=iE^npgM{4@@k|oOyI8!8 zg#Bj8H;UUxq>Jmg{K}Vh{6>=c5^*Al{P?P zl#!l(_!-asM!BD41iegrS=XJ!MKAx1#$PY{2 zq4<|XGcSvH^S&}@-b)5~ewj~4k@swr3q|vuJ<2^=vU%Sa@?^>7qIs_v>CTsYnYcyV zCf-9L{Uc-s-oz3AsCd54!uZ{i-<14;qr^@Y|U@+fabS& zU{@f!!6fWPNggYE^BX&`UnaRycIbxH-XAvC8Tt_}C8NisYRLch>|fo)9-_Ivpzkkv zkjU$o_PoC)$B5I!nPR!PQ2d3sTs&9gxXgSiMSeX`d5d_xc(-`J_?T#}L)bqn`9<-s z;@`v%MRR?^{%gq*UI&nCi*-d#s!-otY$tXU`8FBjj}*=I44HGf)Q=Q7?oys08oz>& zIqp)wP+TgWE}kQr^)#^KJwNTubq{Wkyh*%HG^+*tS#0Rn~3IZM#S@NIojok`QlNc8AlLbB-xA~kllKPDbkmTb42&sW_&%9 z`Ts)X8+ep|Ep8AuiPwsJdy;myig$=RM7J)1@9fd;Z{l8&&ji$)@do@{GT-W>-mO1q zDLF3kJwL`DB@PjXi$4>mhwE|l!n4Vdu=@tdXRyMna8SA0@@O61#vj5p&E z__^e-#MIviOZ`o-V>qrLU7^Sq4LMFv6wPmbK{n$NIA8h-k?$bV{ycHD$ameS-ym)h zuN7|)`OYHk9uOZFpA?@JUlji$zAo||N2dQw{90t4sOLM6WMi?F*j7ATJVNX%9xd{< zNTwetju%f5r-?Jga&e(}ns|oD7b}_H8u4=R3UP~gy?BdwyU15Dnf^)fS@A{juj1dt zz2f^K-`He&zNkm?l})mV*jj8S9xfgs=8H#(g<_G&cRrcl1aXR3Ce9TXh>SG zE3vKES?ntI68nnBh=n3w>ScbV;v{jJc#>EyE*6)HE5x(K3&dZEmx}8}bTco4@9?VK zuc1BT)We1w$1V(GhN!-2Z*!jqJChD}_}b3c^Ldc=O*q~o-i&iDz5(t>m5;gKgIu8e zrjw9ok+44^zkBz1X#2MHW_|k}X_uRQhxKL+aes>~vEHmXzW2b|p}J>p9UAl3_#3>o zCEk|S!P>~BGh1dBWf#4MH8m#;^7D(UdKMH{C&w`+CwgmX&I z8GUwfq(}2rSbw!OxbnPP|J3Z>rla;glsRheW3{l>D>iEHqgfLM_ZpPBFPd3vU$j;X z>yNVbMYFPt4%>Bp;h$bAuIhocYu;8IV`~AzuOW>5A!kY-gPckIrUI;(Dz56YqPVIz z!hNv!Mz|KrmW8s_!k$%d^`0nKMb({utXUUTcWCU)trxcTI+l3;CH_7?Gg{=m`%p%o zB5!S*-M1IE!14RUpR3B*+HMMR#8GQOYPfYOq*_~FtZKTtxT=5rZbSi!ozISVCPNP~Mdpy^HGY-d0%WrRPlxw2xnpyxVVj zu_|j*aaEW2en?$5#rnkhW(|5CE8~i*+Q(0##p+0Y%T+T5N8gRrI&sinUUKbX?x{>y zi28@4-}<~cY=%8`gFj94TpOG|vVG&%%u=A(MuTX+aYWmLLXEco$ zNANhq{gxO_#xf$7X6}w-8J|N+uE}{5QqThB3HtP9Fo#DlUN!?h-3J3sq;>?gg>wG+`F)$#i?{iDbaUx8ugIxauPheQ9dY-nAf9_Ml1L8L9z z|6}hxprbgJu+d%ZN=QNo0U{}`w8}YW2_b~YQDj6GISCLsV@$NkCS!6iU`#T$iLM$u=<-I#WVjS z5OVU7m9s4<+d``}?f@!Iw87!FHKAb-ZHO`^(`;12jFylsuS{E64n(|=QW_veB+)(u#)Lyc zT@OI^U%TE`D6|F03KhG4o=`|%zzQZ^Z%-mzKa`3t02Eizf)2)hMZShM^eeC@ZRFk! zONL?{h%zP(Q57}Ymut3{)dGk}rHwibfSxCxXh4P_Gx`xs5M(C+`ksykUu6)N^%ccG9DfPzU6dJ&r>L|qya7@E+T zD3LH6GHFvPIss6&LjNKkdquASQ)r|9MXwr)Rp{TpYPKuaG@f7RU%EU}LVp+%#sd-# zFcKLp7m2dM@Hg@iV1)`I?mn}vo1hN$cl%+x0C zo70ub2-O5CplQ^hL0Dk08@ABk#L(cR)~>;w!vftBBb>GHJhTf^jgfa!nbsqPZI!>K zg0(`WGRh-1G(9pbIFbIyLZWJLkgASGH9(`PqEXofsrqWDNy3G&2f6bZeiTqp6&{6{?{60r3}n&+jmU6UcD7^$H;zZ|KlEh!n3m6AMzjg_WgHU`2Mkv zX~m%_`ag5{=-xy6R`_8=I!Dq6PUtI+mEwQGtIvim#Q(^r57*@sTg^<%4=c^Gm~B2s zJy$i)Y(9DPg&1Ni+jJ^v89=WMph!kb^kqj^f6%6_@UW!<_3+*9%;Y|TnX-lIk-f{adkCPzeg!oEL;E(QOf3`YI`{1T(WUx^+%#CLOabp-yIB*VQ} zp>QJ^^u)6S;k$asL-MB0lD2=Qhx`1y`@KvuImvhbG!mHV;kk0JtVAg5^?XN9BE13c z(VN10au)mx@LM`^!oH9&cjMP#g0~@Gg$<;KxjMb(68l9v4YO0BBK~=r8`cVxC9=J> zB#>$3Jte(MawnPOtt8rXzq{e%K#jzH@u-3JV!yj+GqqPrg=knAlbpAmB&PN*)7tvU zLkJxtH4!omeiG@;1i=aQ6N!{e+mTA`KwZ%e_@2n^s7AEOVHb_8X0ijB1e!EY;Xy_g zkr4hXwb-5=A@*r%4{O&NA66(&wnt=zWGeq}_|eg;T$5z%6(Lj6V^76=I{8f!{Ol^` zTbSgceHd}&>94=*h>=mARN~Aw<#A?~CzUv}O!?}fPtl)-gdG#=a66)ep8Ie5KQ)Ct zI%zvH;t>)2K*nK=!ViPwGnk*txPlSaKa|7u2)Li|7-KQxw~QAUg}(*q-)8;+<10oL zbu#SvFv2Gl-y^~qqk&b*{i1~b1nGBTx$v7HzCZIrfW(hs9&Z@I3%?1n1OGel%Q$}{ z;~vJNj5$EkD+bc(dy4Tp&KGZjDIc#Op(p!E!LJXz84Z5a8?Pb3S7W{w^IFD0mJ9y} z(r?6kd&Ugb>jR{VMSsS@oIir|@zxmo5$iLOosXGc!Fs~)f%0YlD&g-yypHqpS^q5K z6_yMC2D0~xc{*$rzAxb(gyV&=2gLOf=)@Snh-)e2(TwqoEg0J{c48FgDd~&zlW-)< z$1_f5{D^T8<4Q(xzEZi}%`GajPn_n zGOl363wG%3V%*Poh!JnxkzdLvzFZLh1M}kiC;k!hFBru*Ah|gI358z}A^b#PPmBXX zZ|40O!x^I)lNeJN@$w$!#rPoX#=P(gA|7!c$QOP=gu)Mqa4O4ZF^ca)Bwx(D@DCzh zj1xl46=7#PqZlv53;!U(LoCOK0*uR(jOQ6IGU8hS@*gq2U@T)4{y~&4{DTOEKO$jW zniQZMz9s;J8HK+P@xot-Q1~elw&47BjGY+qSpnq-Gm3Rci66r}zBC|zKI2lx6^z24 zi1LL$5g|TCK>tg|V~je+LdH@?aX%KT}mHS$^MMa963e93qSNE0LWmn3kO$%7-wu*4C`hmh>QEG}ymDHW|-FZzatr+>s z-f5PJJD<`I-#xXnq4hJZXw}r@j55oFj52jVt6vn!3b)+1D&?u#RhQHHs6A~L8)W$; zQ+U;0Tx)qrZTrPn?$uK2->Q|Qk!-uZ=2E+-isYGZ&9wEODwO*j`ae*qsy|hvG*Ie*3O~N10`&P>>N;c*#}hqF8*(CdLpX_ls3t6XEV6nlWq&DvF#U93%3G}cRPRt_HE zy2xdDW!{I2)_Se;GQ)mg(`h+MT)F3@gk7qSX7B*zT8m{lZ_UW=wc3>yX;#ASwA2q$ ztyV&}cZyq@GN#r28`(|D)J{#PpVUi>>Fakf)!KZS%~MO8t+bM<)l*9=^r_XNsV_Qy z;kH)$X}~JCmCNqhC_+=uIs|;`zP77fT3JMhLffq8qPrG~Q9b9^>1r3=)1$&S@40Ck z_R?2*<)XATY2Q4hu%=&jOsnkbyUJ&^`BL&FuxXZN8Dd6z`8iEV>w?m8!*}?MH3O*a zcIu^coKh6p(zoVX+ohLl6PMO3Md6+E*1Ugw8XdW%RhQLTez|tdWpwNswx(lkze4}k zrlIY62kK)pNSaq)9+noLrhBWV9ye=f|5TCM@TtOFK9cCI8f4jSsd|m$C#~+^npEeL zYB*{QaV)Dl_IY5g!ttY{rB$yzS(Yi~zE!^0lI16tYn!ij{lsNCtW=^Jximak<{>#R z{jN+cIW4zXN=JxVqHIX}v_n0J)}k)3FV_cU%~v-qQ)k$GqFiUa^kQwxIP0}d%PgBK z6Hk^!NR<~CrYfFVDoRq#mssO`|77Zm%r7+D<1~Ki*Gw}TuNu&3pwe#!t?$|De!9h+ zw5n(Nj5n-edVPR);FbZ(Wr|Od(?Z3%p29<6I@wg(7A2=C7b`w7$oq_Ur!u}mM>{~_ zfB%eMnnGJ`KodnuncC59fHHhl%Bu^8(#dqKp-VL-wGwj~rvnEU0X7jg);3vLM-ttD5X{fLpAp2h6pYhyRx5LCChO z)R?$(_k%pBg_9}%kx$&|+5O-n?APFafcufb{Xo?dx-F){q`HzbYN)gnwfNwC&nKS9|CV5=EfWKJ9&L(>>&3 zW?|^2`(W>Z72WgzY)zOF-SiM;ClG7sna60|YOtbb1bY~)=$R)d`wXn;8NvF{nP%vj zUr;s;tmqlR_5~|?MzAx%inc$6sm)+T+XZ`ZX=oaN2dR~t}BMMHZ4t8CAF%!Dyj8* z9Z#@)bLEQeEGEm4no*~}yAWx`wLq(y_`c8!D?4K4l|qTFX1Y>nb(57sYseYYQ^tDH z%BEN!lvW%4yY)deR44J~f!6WE)v7#UnoCP(0mPFTIj;c4TM85B6%?Slk!l+Nt9CL` z#nCmUAfm_<0RT&IRjBBR&{Qa-17wBt^~4wx??LQ|D`U(9!TD;F8qoP^NKpia9kd1D zYD-JRy_f=GEp60Z0E!B^Y=b)I#T2$7;vBhTnMuiX(|p{s$QU5iVC>u!5L|BB)bc&z zwS-9cUSgQp5kPdT%0UL!M0RbrI<8sJ%|nlX3}~PxC<&382}s^p+sVlH&Mkn3PDIoC9g(^y7W1_DGBoaP6 zhEknOcUEx_;pvdf0t~ucO?4}dCp%Ii&ouFR4O&FglGfxIMpdXnv_+P}of_j54 zF0vRh%A!LL5h`t}olw3IEZH)|oGBKohmjikhdS1H?)^sjwj`s*mrcPg42?IAC**sP znEC?%4N{#p6@=lOoiGU~-cukDhOILL(AF$;%GCB5Kt+!QELD&L02vMZ%l4PQ6B-IOh*ckWRL<3 zWsH|bl8CRLG*m2&xyFG6wcfPB9}Q?IY&_KhL>B!MR|25nE(FABi-aPk=@iS~moHxZ zi5tfM1+HbrcU^txC@Fem_U+ee^pNZx+2gbNjtZhx_7sXy*_q@qL^MqX@pf!zuj~QD ziSc1h`E;T#q7@m1!d#G$a4WrDUvHsewTEd7%v0nb6 z{wnKi)fkP|TQy$eOpaozF$wfPD^@!w&BJe2OiMo@BiAs>X-fYag|^pHse1nPVrfZ0 zRV$53D;(0&gNTR>B)g;(tQsAp>b6J~mEacQ9PHXZB-k~nf-BiWrIIXL1*xijs

    ) z%F=|XY=TrHG^(mWs%*{JvG`$Z75y&u1P#@=sTWmJL-q4V+gkKdSvU0)UTs0NreG{( zeH0rS*1M&XH(Dj?J0U1kHNL5LC{;Anf1s*sKb5;i)xDp}Q$v=Ts@gSGg;jKv`%$4x zaVCGf2^x*o-%C|P(_*P=P{J~?x?vZ33^!}6vTG{*+R*cT@LqD@FkX=k9}7oBg_A?u zsDb^5_07}>hbV*RSPV&xZ!#;C5FSc@brTcLa#0anOza5u(|a^XOKYe2U-1+hDlg1e z-b#4LHHgb-&?3D_y5WD1^uF1nvwC!h2pTtz<*Dhddo&-|J0pGg=#hQ;W;ANhz~D}Y z!da=K-f63quLsmS2Q`H#TtlNDTb~o_v{qytzUks zquz2ogk=nbf9$+xa`B@!iPPV3q(l?`=l%3>lY5U}U47fV$_i`r;U@SVy%gIGN`=Pc zu8Esyifx^l79X0=QqNY+FUaiKl=nEn4gdd4F|hfgGL z`j6=o-Ka&1V3a}D!-NSmo)wXxcSg=6TAungB-&IDFLmSz6J;6o`n;o;O%*VmaLM+1 zkRE+vGo~1gLP3AR#|CwQ9_l}VHk0Zo9+JIOdaEQSId2RJOzm~j(32AxfiD&8$o6It zEteru5kiIBO$0Kz@*O?=@QEkAS(B5jw~Pd)`<>%K{X%-!FMZN9?sq%Uav35OW2+gS z>_8*Qd7FtgwO8h^P-sX7d*otaw0D?jxeSqt?PN~_f|Hzgh1*{ee`*rOswdl!gC8SD!w!=7f3bnN7WJZv`@Wxdn2 z-|x%!ko2f{7J*2~w9{~zA(ZO}!bp=moAhRy=;1s-!lRREJ9?V*OD)Qi&lj}Gq}qxy zvRB1q2QmpX=`KYwJuz({p##Zfdv-))pQiS%xf=YgNGy_UPv&JbmH#(<`B0bgB=?Fz z0$;w0`6dI7RN%{3F<-uV$mKEO%F|!h$iv7ePyfjpc{Qkbc^%Nh)LT?)5 z$BelCLB5F**E#U}8D-x;TsI&;%Xp3P4&!6Smy8&n&{xv&0AkDmh0h;h3iHDEiTIw( z%f5Vzm=|lDQT`t0k1^tXEbLukyw8ZISjek0)&|u==HD_e)<7fs!uN>u?dhV0b_ky%;1pAl(O3 z85?tcTh7m5z8CYt_lWFgF)!9IB7Q3Kb6I}@^DCKO$NYBYcQb#8`6JBdF<;F5Ip!}i ze}nnE%s*rP74u5EM56ulOwz#bB0lr7MP5!W!t>2@a2i7}8d zlre@efiaa4*Cmwi#3-&C#P?yoKjU!5QH&oj&SqS|xP);F;||6z7!NS!F%~g?%Xpsg z7UMm}r;OsdLiNMvan#$2(T>rcQTEAnW8Q}`fDub3pnNQ2Q^uBz_@ayau8e~ihcUu+ z0r~in3!K4-uN>ePG729|;x{qBjq!8FeT;`0;Yon<_=FGqmhl4PWk!6{NB$GWUm4#p z;v+xuZ5i>EAG|wb7-JM8zVjo$C1X#9pg5}os0(wC*vN*V~je+LdH_Y zvy4A5!X*Oxf5iBLv5fIgMis6fq$jRtgmsyBWAtPUWDI2#*D=y>%)Gdc5#NJ(I9p&Yu z`r0n|x{PrAKz;yYIHSCV8$3afFR$U&hWYl4a1BBJK*lV_Y)1HsAb$?yBF1Hma2`Sa zcE&x7`x%cgo?t9wEM=AR2jO&MhNgxurG6~5BI7ED3_RxKT~GE$ZWCF&z$@* z+o?OBX`D8AJbrC`=YYEdd)7xmxAyklMuV zUR#AWeHvuQ8$1pEy#CY7;a$4Wmi%-p7g{`+X=8tY)(*SY>i#sb*4O?t^06N3Iw0+B zrMFbG%GLukZ_SQ)y{-N0n3R;acDaSQ0^_PbF zt3m3WXUyveK?ym}KepR|cD~r)8UskX8 zS+2#pV6E=Yw4~!^=&?8Cq1@GefahEFPD78SzO9+5jBRz_p=qo89@L8B`|8w`)aGUC zW;eg3qfjZUQ3sm9(h#78A4j9-Lnq?=X>f!HVfjDuwFRTXgjXf|+T!U*^$lsOJX?^Q z+-@&H;y^b+l^0$~nweF?j7WuPfGT^>klc|w3nB=LW@F=gs{6<~BAIPU5Q}CjJd~L<^qS8`?cvz~%Y*4LU zK^o+1i?|i@p=85+f^r|Jn`6>rK2=#jw87W5lAZY`%S_U+L~NS*7R#fss#RDHr23d| z6z4nf;tJY%s} zLSQInq{E>Ja|RQy1+B0aQ{PbDGh*Zndk!_(vw=1g3+FwHC)huE&v5ZI6#LU;&qkW| zY@iJ$lx*S+?ab^6n}D;q!Ne0269(E)>?v2cK8n@n3S)6#L$UfM6*kheX9I08(ZI0h zDoXL*EKI3XcA<%sE!@wQ;Yv7j+Tx5;Mu=V6J_a3WkYi@8j55%0M^Q!_XdBQmLcc2c zuEq(|uLkTVSj4P~N1J_;6@o&)_PA-A)^%Pr*;!w&Fb zL8hmd)AaUQX$4y!DV3NDRu@eZzSz}8%NF1Ss4f~Ne6XvFb}d5FtBYnW7Nls^66n^T zMlAzjFWU48a_mKu45Vn0aGkan4Kk3TJ;G($UNlFLHL_Ae70OlE0g>d|D@a96x{*XI#9U zJlKfyPLkM@#Q6Xb$sjP#9|{5!{P`fx5%DRAt3(_Hai56SAYKyTLC4SqfdCHhWbR3p zGig&EO{dGhV-SfFNWl@0uU(07k`nM9 zA`ZZUtm!&aX%!dXkDbU=)8(ggf=GGBbycxMLBCCQ=EFcvM{6 z+!5h;cx~jkm57ZXRuOR!DrlnF;?_>G3Fq@9D4-nYt3=!Z@qh?>>RxBO2}=fnN5ymy zRf!k@!jXs_AiRmVMuZ!V#V=H^7id?8@*2(+9E?9HQyh%y)JIOThBz2_lAw|}7;lL9 z10@G2wP+HKMk+cLN24PM91T1&ILWHwXv{U3z(p0s&Cn@BmEB;%on&iK5-$EYLJ~R<_~#r!{m`Cx zXT0tk0HQe&^Mr;%>p?29G%xvy%zG%?s1~=j@F0);@$?oVfOd>5A#N^<={Ecu=~}6& z)m|8dNc(BqO%|0OTT`8IMqD6HjJB$%H^yHg2#m zG0r-Hz{nd90%LJC2n^06ATV4n5g~@&TM!s}j$}s+y~ad%W9TW{ih-An3=F&_ATaQb zK?4I%nIVRq3)RJ)HX3#vu>%adm!u<(fhD~m>8-&hn-{CEkQ{PyR9fGYlvZ&Ybc3f7e=L`P;!*A zHfoDucMByk>?~}Fz_6=Jgp;f)hFuIvsKIsUpBQ${h!?}II|vNBX+pzCiBAsZJ1GLi z_ce_&U))W7w^1?ik9PdujX*ICJ)vF~>!q4EsS!ixl9eGkg(6T4Qg53kH8hpw&=bUq zkRlC3jwKOH`8uf-7GhAgFF`k7kiM7k^;k{9vawA~tmhS+pgR?TU2CQ|e+*vf%(OeN)136BW zsqd>(m7OD4;sSzhkETWFb|nf>2fCTa&Cze}m6iBW0IeKG1DS_Oe2u4^LD$b9u12y2 zuV(8l_DW`bjP2&o8{fYVy}`RM!;iHnCdUwIOc-F~5DgIHNzoo~hBkxKG^lg5kq!V; zw|8O%v?8|+0LtXj-x`SfH2G2kF0&YTUx+&ZU<=wr8WRmCD%BRi+0ErVJ0e0vc4yc( z)TFbVi@Q;jFc`8PXvj{NvmJ;?p^Y5A0bOWQDYBL8VaZS>To*<1p#SItGm7c}Ceub$ z0-%^VqAhT%Hza5m(?$(3*3`s;9V|4Zjk*F*Zo!T?kxaC0pxu}@>TN)|wvAAwf6#tk zLrn9zKCNXLcHELSGezinn4Ccybp&7uZK5LxMarcAS+r5m0bmMk=88#*WY6^=KNUGf z5BF?h#dJ{79xy@VcA)-$)*fK6i;t*=1OtW= zMkD1SqY;Sy#t5>e&}K4rA^MxvB72%B@!rE^6~vt#-2L zMV(ryBsB0YZFFh?9@9qgW|P)~Ff=R!fKozEv`BLI;d+DJ8O(O)T=5`d5aC6FNWaj3 zGg0Rb0Cc4pjc7TU^rS3$LxiCY#x8_NJZVs*3mI?_M)1zjkdSTIt?|&q0FDJ6AyyJL z->Dq5{-$!sGC6W6Y&deVNm;=lg(`IDK$|KUM8=w-%-^)-JtqYYyTOR@Jb~8VpLMbw zb6V^v*=s${GuSaX*HA|cb2$po+CXc7`wg@Yficx0iY}&r-L#Q-{P7yiA+Y_!P=n1;$0lEm%cxIr5Gli%v z{TC^O{^M#)BYhab0s~3^MM5s>N9*NNjH-G)=p@?2Z3qPRM?)WgnpC(wp>Si7-x+|) zi`x^3y#_h`7YVAcO`&$>_oieL7~0YS(2q7V(LF>^N~WzRZFFw}7_ui2Wk@F7CX1RA zft{P&n;fDUWN21kC5-o`a*@#pM1NxhS>0(fxi>-dH?2i>Pf?;H z;N8}~=U|gog`oxuG=7{Qms1@gXm|mT{nxNsgF+iqg^FXxpwQM-q2kyvD5RSzR2(}v z73tD0?nhill9VUTR|7fUICgAE7DF429RLnpg|XvKf&h`<1&~0SInCMVo(Zz0A&35p z6hi;QXroIhAc{7_H5ODdZ6=|Umc*tAQFO~`n{)>cMFWRVU0WeHw_9PL$Y*5Ad zAre|(PaDnE0601{NG6HUQbWx<15i~VCltwr{u}CVyz4=PT~Yl3&1o}J&}%DBCVe4` ze26gYq>HHt?WMK?FmO!=9ZDE>YrN#Z0D6-y1N2`cxyCd!O+|lGIb@miJ$6y?t|u!P zq);_fql3HyD7;fMi2kN6$V#Tom8MoGb-m z8UC6K>oa6@W?x00xQwik!~2iyHB{4Y;E=wfG(O{EqI@&@4;!t?9zJ}?C=EGHYx)lD z-8VC{Z)QeBP>d!lBs5|~cm~M>hYcUrHxNH7o-xp1E@Nn~J_800`)`{yT@#M{C`6oW zpW!3>_UJP-ec;ecLy+uW0%xgjjDfRsVS)EI2hNH^W-k7#DE_mavzKF_7e#<-Ln;1K z<=-^e5Omru%sYglQT^PA4N=+kQ=8F8;{>%*wR&<8(Fe_%s^WrFErUpMVRDdbxT=Ll z6|4!Q;8rJBFID4Cs`#MMu5PZuAi>4;11~pY(QwBwu-_>)M9-QMM8Bw@suhG_S&E6JpMe;oQMCwCt(y`g0#n7m4svv=g4?r1sl-n@ z&@V>VX(+mu=tzp6^)ocZo1$~wR5lv=qIZML5M~PN;FJR)Hs20K?2Z7K~O`1 zuJ}hEE2(q~gSB7*fkI>@bexQeUP3B5q`zyhp+n*-hT(o~rVOIro}kV_H~;6I^H5>< z5sH5tkXs?PjaK$84^%Y9x{^#43I*YFD- z_!SI_hE0)w?Sdj`|ARQ)@?Q@z#DV@>5xeh+)x~i%jSaz13j_tX8`*2vsD8so4ow?9 ztWWm9;loA+L(ve~C@wKQdZf2#o}Su?4taWu_8|Ugh%c=Al=qid-yS{cw{3*q zPa&YwfnvA82m_rs3R}eXj_f;%mN`)TPlWi2RnPy?Z*kxTonq@T)9ORZS(Rp6%rT#< zo~N2mk-7D4V?0dmN};gAm@&%^%Z-{HV46=f{gKm=iH*$C0{!wx2q^o`b- zS_jhyZ{q6G1|4j8@Mu7rslA!R93+{XWP2GTFx88pi4M*wImvo>q&BIJ0!vbMv5~dP z^Tv?Kw0=FQevL_h`k`KO{bmtuYVWo!eLWPDEXpv+TWLZIc{O^sPP%fEZ7d^!>3(<6 zli*&`!+z-_r*XgAiI&R{sn|@ho#=Zx$$6VeU}~>ZBZWdkGT6fhQMnz5iI&R{sW?ma zT7%#u=N%&6)ZRF_ULgrg?cF7Nbw~z#)I~;n z7l=j~xs8chh2pb!>>>ZgJ9@Xh{1j-MMB!XOpW}Xr7~clW;~G^R?KMt9XkJMVdmh;ekIV|f z^2s@Vn&Uk)JQI;2`j^xc8nTa=ULV>y5ZC4ZMocg2kC?yKjCg?pzBglk#%#v%jJRGx z?_)+>@4#Yv1X1Lj*W-wZyY(^3L zMEjY+`Lh@oa=wUpqWyl#^3Pd*i17%^Ma&cF6|(#+%YR_J&hiJ0FBo5Q{_l(;)`{v< zgD!<=Z*4{|AjzW{lNp;Zb^wxo7sfs;AHq1AaSG#X#zl;)7&kHQ0+PKi7*DXgkntqT zzh(T9<+qr>$M~A%W;9tu{VOxt0m;5Sqch8Wm=9n~V0lBvrYvvC*pcPEneWFqhUM_R z#D3>6e$4rc8CSD>BakL;JDESgc$6_0NcDxoCeVT=IfxCjX0!#;ew-LR8G{(38Iu{C zFt%lclPAh&G7e=N!#I_34&!3R^+2k}X2$(2Kf)-nJeTn#%i$r4a+et&u>1w%?~G>j z4HtSAj8%bDPY32*7z0@z#Td`>dW?-(p3Zzn#@;L+%$UtMp7SR&&SLozAk}R-<7$@g zVBE)em@$X3l<_>{PmFgMe__PK1=?rDSe?-wNc;6-jAD5`##EL!W^BXq4CZ?>X0aTe zso2j9#@U=dpK%$>*E7GF@c_$@GU`~K$9Rh67n#4p_=x4dGXBY^re{91%aXAgkm^+j zNaMkcc|XQ*#&{szUyv{!==LO#!~!wbgB;H=KqtlkM$7{tk7kT#Okqr86!R+5!~78X z_!bN7!8nX@B%_#LQT}A+KV+QCxQJ2Aw@7a-^BWkqGwxzM!gzu)pRt(nN5-ERZ!z9u zEMvrT5$X-k4j`N=fC%ycIx@mL13X-JfWeGn4Hn{4m>2Uk;xW&LUR%b_jPmbMAwC58 z*^GE^0DcbRBF1HmYZ%2EE~K}g`9qBIng@F3ix}lK5Uw$QlkwfP5Aekd`-fXS5RoXr zI*b}d4@Q5+V8&#|RK{kEtr)v7c4tIf3+%(M8aR$|5~G-Zl6)cahNC#o7pj2){u-yy$`On+Gmt+`zbn5#cw;|B6w}qlwouk6;|+f6sV}@gAd? zS5y9P%!@S-h_8hCEFmIqfbgmZ`Z0>NT!cEh{-_y5Jp7h zfEV*{La~+$;S!c3HV64z8O3~@c>Hh!#+b-_3Y{QOxg&7V~?;T$YzGo@TtpDCYM>i!~1je_^?p-xICk`7UCT zu)kW2&Wvu1h)_blSnGgLp5HfSIU>^-324uVm?rSvj6sZHj46z1 zjEHc8erHAmI)NASe8REJPh>>=6Y>`@ig`Zq>zGG06Xth&8NX&c%9zV2=KVw?-bu_G z8E-J&VSK{)obfH=pNt5TLirku4va30-i-c?h^B&mea6O&%^4A7g?uspCmhK9P)0HT zC;11=&u3i7xSnw{<1WT87*89_Zc5EzGnQL5piCquN`A;Mn^`3 ze<5EyHxMEUOtha7@7}>TXB5v3#P?u+FynB>ag37~KVY2Ah?p|iTgxavM{H+)FXKT* zgq}gafbreuh#M@w!-xPh=)Yxr_jv;0XvmkJClG)JUOZ0_A`T6FG9$v#z{}4OU6}9A zh~PBjk7PtR8u$+x5tRmhCF6R=&5VddL;hEc`HaPk-!h8l2+~8G8uafmisuO8UoelT zHRM||B4Q2mZAV5eqcaqFC$|0pg)drD&q%?2;oEia>jLx8yR;p?qNivAM|yMg^Z<)=NT_D zUSqt;h$ujmf6a(sK=3wB{)~tP1fRr+kU;Ql7&|d$Fd|YA`B{vJ69oSO zBLV}#FK0x2Ao$N1_c9)2M6@9C3mH!{o@GS1AoA}qK4*Nzh$uqjTQee<5WF*^2cr)o zLJN_fz=+U7@U0jTVFB}7UhW-czB?&K0C&Yq;yTmhN>b zNT<2itiap3SFgaU-K$pM|KvI<@W}t~q-0W-%!WU&N557hng4XV-V?P#vTE^TJ%`E) zsp`>_^^Vn0NVWWR^)9$5B-hmk>kSG}NC8$m>SZS=q=a#6>b-19zeIXxLA}R)6w-hW zGwSu2sE|I)8(pu_Ckkmt#K3yn_bH?^n=|T7IiryNsNTBXsiz7lVn%~{%W5j6tfx`+ z&c-XHgFXG~&COIw$}`UO4lPtl9qLu9mvKxfeYroL!vRzkZ3oB$tnHlm z(#BSLU8O~0=2Bbf_SEFWrcPC*M^D2OcWkdJ*=2esPKvaXT7U15SdeEY?P_eBIImMR z$>WGJG3QY==}6$qgzOKiOT#zZO<3bvLrSS}IU)9F4Jl&Q>4cVD?WKmV^$9=zW-pB$ zawy@-hMH30)z1<-HmW7Xr>{$B^h+)2bpE1*J!@)9AI8m0_^3%8sr#O>2|vHCBXxEk zoUnU$U1{9%?g@{3IY@`C+a_$U>nOQRZJ6-=Sx0I2^O%H5i=3ox0|F9OwQ`msuDB-n zS96g<+tx^kJntg4E3ioTa*eCBKH*LLu1t+oegC8QIw5Y-ZttJt-~R3B^`YDNxYf4w=}xX+<3Q}-cp|* zC&eGi^N}XE$%@x~<}2kE_K8nf>_?V<74 zQ-Y++uAcGxB7>#)m387@`h`d(b~f>Q-9x31=KdLX%_&TpV)i_4R^4!E)5P0xo9aYJ zWiKwqg*!w_(}$gmi*t#R67NcJhdiRCz}^Srb_B*qZ7*++vx|+Dc6C@2_b4q+iv4y$ zT)mF*((lb?#8n!UAeH5hj!T`IDEX!gjQe$YlC=0(Mx67$dQwPi>$t-wlO@Y98^o19 ztS{9KjgCvVZ6Njj+%K+GSgLf(*CkHs)KJ>Ity1onxt$CdC^G4Fi4P~+4{@7TG zcX=3Ft8!E6_L{4)rxTk=rFGB7{xPz-^vjC;*o`||NNs8zj{W*(OX-(opT{#cO@=fx9aRRQg#qt%ATexKbzy12M^th3Znimu)v z_Cl4;(hp0T#8&FwMf$o%V(hNHU8O6_LSl2wyGadedBnEt)}8iOJGSLlJ)~=OE63_< z^pa|>{Uc`Q$llTdmuE5N=lV!3Hr|Rk7u{EC>v1ur&ZqsPPq&xGoU#}oh5Ab|uSX1& zY`!=Uv*PL?DJXn<%#Kz=q*Y(7jtSBam0Bb$i1CUZE;Z9lk6E%OOIngPI%b5=NXesg zKupe-QIfK4M$BC8Xvz0Ns~G*3G19v34Pu7*jFYGBu((Pz%imJY-ojvh2}u5>Bq^XM@(=1c8cZj63;=p)Jf;99y77tS(iu(D=$oTfN{>EIjDGI7TIv}e z8a?Xf8p*H7Bf9T~byBmAb)pNqua|OfRgPZgx=~u5{b$sT>zgD=^*n0LjxAE^(%VtF zS=%Hx?T=C2<9A4%51fn|WVus%*gzL``-ff9#d8Ov&VBZ|r0usODtyWpQqik5QD*J; zNhNa^Mx_KDko=uKhEQyI~-$#<%yaS@@w$@7%kGe*+sFy26x2+NNEF@oQch@4y!n061H|0&_ zJjY_`tD27^r`nfFzwiDz@7ER2A5nLDbzQX@O(MQ2wbyO`Iw2z8p|);s_mGHs zgX`*o%{?N#jyvkych`;>U&BQ=KfQ89>|l*<(Az)4`{lXoPHcV_{->L#?xW_n!`0Kh zb*Eom3?FmdS2utC$?){F0Nsfuy6|x5Z)Ow)NCK`r>%lyn20f&ocLi znP2Lwo8Yi5?7_GJx)0B+3X7{dSXXoQ$6?Qp4AuE1O%JQtD@&L2GCORe#iT08akxzPTlv@MupCLzFXHhwSQ=(GhgV2T6PWnWzT+HwUaGF>n-|H*Jw#f=*v-G z>#B5$3a!@Vh_0WDU+A)wU5`fR|`GmkgL0vZ5}$)xi6 zEFOipKP}aLeCAq+_1)9Dr>oC}bo%)_-Tl6WAvRae>n4OA4e`8mLAT-eFG4n7x}@t? zyg6j{Pe1AQuUHXs=El#u^?m1uOnGoq=MgbAWbw;8x)jx@5G%6>x;NkT3%Ow$A$LZd-!SG|=exzg-dBY@$~G;rH`{eZKV4zu7l6xc^gM zef0&Sf~`UV^`{2)53VvIL?76=Yw)Op;rbA-R>ARaqVyNk4TAfo#Ob|mMg>3pC{bTG z*Dv^|i^=-^TU>$zd{gz$KCB*mc|s%o#r_t-k4`n!_iy?psJmxN{kp)%L7`LH=qFXX z9@O_@JH7hX^FgnpI_V=X6$L$B-c@g>I~LU7b$9*p?fZhty7kuQFW4Gno7Y#ram=cq z4}u2jeS3Ty)M@n)eMaNyK?^Li^a)|3gWSiD(ib@m465~Tj9zWoEoe}$3HnFRTL(E^ zoUEUDEj1`8eY(EnWK7Wd(=+wDBLP9fTF%k;->C^&dwRb9*ed%V-}Ht0+_{!P_7|7v zCr$V*uv@R?`rCtl2{eDWO0VjEGthecI{kO8F9Z&?+^BDtS{fL%dW(Kuj1<@+Xoo&K z@L*t3?k;@|?T)}r-M-NGue&zzLfL+OmffPjA48U17V5X&YZN$se5rolt@yxY-e>edfXy1w3(=K)_2y{+%})183yfcyHU*DeJ# zdGtts|N7~GRePW68{f_eNFDQ1-{<~U0Zo%$>l2^s3i!aZ+)tFPVwS_ z{=fgwFDH0+H-F{LK{-7O+W2>UHY}&xjfVc#s!=)Kia7tOwZ`TgcMkF&WL{^Q2a&hc3LhoAS#`8heqp85HGvoI(0+HJoXmzU;bsV?~i zo2|^5>V4WT*l%r4&*nLPGuv&*sXp>6zkumma+a^$<>#|^N6w=Y>;1<4ygR4%-KBnx zHTUJ%SDWKkt=X43x8f%Gb@||%oOyk-{C+)lEXRCtrr)hMx}0{$I{A6U<>!pQ-`wx; z#NwRnI`#cFoH&(})+o~Ng8A8;Cu4m5dbj)`Cu_U2U(%{eIfWOh`3<>!HRrXph2QnhaH@-(^-_5x_;<4}LOAm84Z@cc>GVEzi{N?X`?dHGC`Mi3GugC4zId7Vr@SW4( zj~wlc1HK8H&2oK?Z1+tzuas-`a*gk@ft7O$f*1KlpQ)PLXYfp4|5*FnE8EBU4&72G zH}cjH-#@E4=MK^K^1U|QEq6xm_P%y6JaflwYT~Y8Qbp1gh3Cw@uK+{R)1d_ME&oBP?6tv-Fe8JPRD zWR=gr*28i&4hwva-W!=4HE@Pcmk-D0Mtn2ICsjKs*TH(Q&-k2ax%ayE@Oj<$!`zK~ z(tUER=jApqYwUAr--6uJ9TI#Jx-QLaxI4t>j>XE{?Pi`nR}QYtebKqDk5k``xqBz3tGk+!x;$ zc;6kP&;2~|sQ1X&g536>?DcN=M@jCZms`Ah=AFqM({Yt|&Vuu~Prmusdw7>0b2~fF z@b2w%HTTf;G2Uy-Zse-(4DxmmTKgKbY?QYRt3TjZTfdTeg0cd-THu z?}z@s<(57P@jhdv%=@;Br}x`?=6NOgb-f3dTIU@JxAk`0S2b_rMl)~cmG*g4>|S~G zm|i!p?X(A8w}-goIX}JXwZDrt@8{mmdC@51qep2yd0%j@6tGtZCmcjdkQex2v4=X>)O zWiIi&?S3dP;Q1`ik?oG;ot!bzGjWcTmt7;vv(fRqJh!cxo{N4h&O0C7*|SdQnY@K1 zEj+IbJ)hU6XNu>~yMN4c{58tc{qfbj#~=B7ZVbJZSLC7b>^}B>-si{cJv*IvlDDR# zmFGgMmwC&c{qCXa@Fs8hf@dBFw)~m5#s7}ShL`I6V?~!diW*zzUmtMBBk0qr`Sws4$Co>M=HI>V;Bj2rFW+HpRS)I*!TCK~sy!w;jmST&e60;y zJ0{=f&?9Xfmr41%2Vd95ZJM6n(ESJPGN0M`FD{m7J@$Q+|IHFf`!Ie<{wK}9)IKO& zkw2%>POYZXy8NX%pK9md+mwH3+EQ)cjecfxdPAS;@yt8|A zx5fpD-?nt$_o79?Z(lTUPb*F@_<3QByY;5d1rM?U-T#=_qrfTM-CfhEZ$WlcZTAsT zgA1NJ*tq{vYec~+h0=Z9>oElb?!0sx|I?&`9;ffS&B&WkF!k%JZr|*gQ&70+oSXCN z1qJa7irn_hURH2n!g04DV^9COFQmx8`f=G!M;Z8-1epKE_fTW#7)zD zf5Axq*=~o^zAmWgI>~K%gX0CaYK(9jnUY&@!>XU#!Un|!cFL}9->01^81%Z8TchUR z7d(HK>UJaja>4FLv2HuNT`&0LUXa`Bfp-f&zpZsUF!pi5uQ%(s{W|+aLDtPGZoOB( zDR8=F=JsljqVVQ`&DLz6(z`#Kb6PwlQrx}8xtd}+ES#ko)6mK}{XgE|Z>tac(% z^VQ3Xv8$HK#&6I^Hd z{akn;eYk7a1$PP`&B%0Z`{GgIzyqCK2V}e`^uE>7_0#+}g+6ssU7v+1iv~B3b?vvY zQqlA2L9VZ=*%lrDTI;%FrhU<=U+TDydF@c-?q}=TJIk%;Xr{__@ICLMH5*)v=|h#OOM;k&UeFHcP> z>gzhxWk%l*ijs!*cJcjVZc*=}9bN9NTvYU(O$!%&;Y39=Na9&Z;iC4~V`j-|B zbA05ytM=KVC*!U=k1D!Yr2F9q=QfkC72S+J>6{jRr>N5^y>sgakBVG=`^q_M>x-hO zo}W8!?e(^3Q{E=$C$472Jp)!cx4LFoJaXB`&N-W^7GL;%hI6z2wThPv80UN^(7AZi zxuMQ0f7KRSr1Wv_s`D$B_I7d(TM$}&M$^*Sxm!$e)RG3yb%W{^zfi|I`zq6lEyo8r zH~YSMarR@a^OVoii(~rMbyB=$tY&w2k9C3G%lWVhs#m`5~a;jhdNO85_=_(wnFaCJ$2&X;a zMa2VZ_jf7_K2yADTZU7spdX48qT4zh2>Piws;H5ZHuP5U;*3P64UrFvTRaVO@=17J zJZQF$)6vv7#rIrXoVvDBmK1$e!^u3uvZP8|E2qPQs+Jsh^oQg4iM2|O&3ob4V1aXq zzwdp=TAMveek;7{_~IM?lCVMN9e?~TtmKqUiDU7j*pgFwCC41=`Xvz^4msxfHZD>A zzRU4s(^e%BTQ@ph9onJfRLd2PWlOr1oPPb0W8K4Fo+$>N!Dj+GNWElEoV zaqKgCYe~PCo{lH>?k;)ug`=b9@qv;DgR41y7M!ctJ~v}YEw@*xQ%#Oa<|c! z4(s*5l>}Gc<=|3FU3%xr28T}vS1zr(Yq^7KPW95y#((6n!O5ZYV3QdR?&I7_LmkIC zY(DQ(>h^f3gGXdY=}dhehpo$_OFOUZ?BMw(sdV%3Rt}qcq?Pt;+|WT&(4usSd%VM% zkoKi9e}p*LugxfJcgf3PzEx)Ft#6zh{v0>B^x>-N4q5j{mJXa~>F`sx38me;|53Ne z+3BT4DKF}N(R6O=*t(u-y1>lPnfU+Q_Iq^`^V!_j#_M^)}y z{LD;d(tGa->Am;NoFpUx>Gjg2C?KMMB2@)MK`8@?h}&<-j3}e#sN(=vqd)h9%GZTxQvvq)M(^+HJ9aMPhQ>nr4eIhcU@NZK<|+ zlQcPb*Pn$JFzNT11pAN=|!o-{Qco<;e{tS1p=`uSwq8cE%!D zvN8FB_F;>~cYjU(pYvXeeXIUR-k{oMaV_Lva>(?bES|I?~3iRaco;^xLNdTNj$YE^$lQJR#luug88Vpa1&Oe8$PJl$_`H&E?z0lyu28 z^8+h}rA!yknp@5poAUL#!{!@DO-V6(xYs-{a(2oH$#!!yuLUW(2^-9nwqK>p+4`;d z7{gU5L({)9AFlpG$_>lU%smHxNx3ukWAnDI9VufkPB1^!wl`%(-*EHT4~J5GM~dc8 zT27{{J{V%|)p{Xi@;fi{?>cUzpddEC)cYXi^&SiJ|D-Qd<}~V=Cu^ss{2DJezh;)3 zGV)Nb*?Onalz+Ng%mM;yQ?~rC&g^AebBf0G60_LJohi1a*=GMN987t=@;|fkAJkK| z3m%)v_vxorscxC+UNKLdeBy#xSF(NTOx+V^&l}uQ2UZ?5TdwV&8dmYUncOElRdeiS zvsL3_QkUOfXZB{r@YHX8R+tU^H7?cSpD)dfUrbFMZ}h2|M$4R3mrYa6iftFB?(QFB z_WP)%ssF6NMq=%^sfo=|W`AD%F?I77fo64;TT&O)x|^9>?MkhhZ*S%@;XrDCwW*oG zwxg-n7U-Dey*!($)gU!nE5DlB|5dlCkZ?D3XGgQ?tY4m{K3-R2y8rcmsk=0aO)u(Y zrOI|^njV>4lxphu#&q$as?--3ADNogH>O&~+%)|&q&-zPWy$1$u5atxB~^oA7L%={h&JG_yG?Ok39brLFD%(ln|lEN#nQ zpPJ5$h)Ii7PBZ=AzTs)Vm5w!a?H-r5WkaHA@{DO|o*qim5syAe`#LSi^l#TM(q?|^ zY5HQvH)-#k98I5feV68yW^VfDybWo(>-0>;j9=6K^pTt1joqF0x}?`c`|4k5$AAA| z;^%rI%`LIs#P#6$v`KxXCM||H(!8$am~7wrAno79$tL}3FVk||pP8tBOilZ@`i{x? z!Q3?O zKdDH+)3wL=z;_MlQ{HVe?hk59|F?33v0HOr`i;WxjLpxQHN!?bwgDph2LTUL~Dh{n*2&ip{*5t$=1 zek}Jec04>O+Xb|Jw-vzYP3$M)+qk@Xs3I-^swgYlJ@|1Amqg{>%*g*+%#~GVpg9;qT1A-))4S zArn7~5q_pj{A@<}88h*-8sTTo#LsSo-ysvfixGaOO#E&}_#HFxyBgtl&cyF-gwG%o zpM?=VlT3UzM)-^}@mU$+Gt0zhXN1o%6Q89KKGRHmwubnOGx1p);xo_0XK#q_AQRt( zA-MF2T^r&%&%}3ch-V-Z&w?SI ziA+2jhImFY@vIo)naRYnV~A%c3(t}vo~bN6TZVYXvhb`K;+f0BvuB8BFbmJ3A)d)B zJe!7iMzip&8seGF!n13LXE+PbvLT-7EIiwWc*e8vtQ+E)&%(2Bh<6|h?}8!Ti7dPu zhImJ^@U9r*oyo$xV}N%k3-6Kv-l;6STLyT?vhc1M;GN6DyJvuRFbnUZ0p7_hyqgAi zN3-y*8sMGH!nv*y0nVgsoJ|Heqq1>U z8Q{#y#@S_nGb|ftnE}qUY@BTdIODQ$)*0Z;%f{JffHN=~XQ2Vk#B7|6`Zy!AaaQW% z%*@8wsgE->8)vCL&eUw2t@=1)vvJny*LJM z!P%{kGdu@pxjxSH9Gva?IOB70*6ZWU&%xQRk2@d-cY!|cgdE%r`nV%Eq7I!QG{g zJ1hrxnLh5c9NcaCxZ`qg*XiTV%fa2Jk2^32ccC8c#2nm>dblHVa98T#&dkBxsfRl> z2Y0C+?$jLIt$Mg)b8*+|;m*y)-K&Q?I2U)Z9*0!8oAq!<=i;u`!=0UryIT);crNa8 zJ>2QJxZCw`$LHd%*TbEki@RSBH9#(E0X@_Nxu^~FP$T4`R?tJukc-+u4>d$CY6(5m z6uGD^^iX5uqSnwu&5?`RLk~4bE@}}y)Fip6P4rNsjFOfG5}J=8S0 zsBQF6FXi`qvIHBcUEAwASYd8mzaQ6uG{R?~&(?!jfhuTjUHDDfUL0!~@d8iF_Q6uJ|R@6n!n1|X?7d2!aYDrzxlzFHvbx~vH zq1Mzz&6$VVQx`R89%@lt)TDW+O?6SD=A%~CMa`Oz+Eo`dY(8pPUDUMssBLvopHqt@0z z&7F_hTL(3GK5B6t)a3c7&2>=xub+;}oFR(Lv8sfZj(3 zJx~F9AszHY1?Y`*&?6O~SJFYxRDj+|2R&2)dMR!6R0Zg*w9#V~px4qy&sBilOB+2{ z0eUfQ^kfC-&9u>@6`)tsM$cA&-c1`lTmgDHZS-`7=KA$n15 z^rVI8O|{XZ7NS?xM$cM^-c=htY$1ACZS=H-=xw#p;})XV)ke=-h~8HlJ#Zm z3p0{p%u2K{GbzUGL<=*NV$4#sFjFbUY()z*mSW6Wv@mli#_UB4Gnit`Vze-mDaLF@ z3p1Kx%xbhSvnj^xMhi2XV$5>1Fw-f%!)KIGb+aHNE0)pV$6~>F;gnWY)KO{rV`AWG%<53!R$#BGpG{GqBJp+D#2_@ z6Emt3%&Igovns*tN)t1z63ntRG1Dr+Y)ca}t`f|;G%@ok!R$*DGq4iO!Za}xE5U3` z6Em_B%*r$|Gb_RDOcOJ-63o&xF;gqSY)un0wi3+RG%<54!R$>FGq@7W;xsXnE5U3| z6EnIJ%<42Tvn#>uP7^b{63p^6G1Du-Y)=z2zEaHkG%@ol#q3WLGr&^J0yQxcEX8b4 z6Enh6%nCIzGc3jIP!lu6Qp^%HFjFkWY*7O<#!}20H8685#q3c7GssfRA~i6REX8b6 z12f7}%qlf7vn<8zQUf#0Qp_?nFw-o>Y*Pa>&Qi=eH8Arm#q3i9Gtg4ZLNzcGEyZk9 z12fW6%t|#dGcCpJR0A{AQp{2{FjFnXY*hm@)-udmH8686!|YW9GuSfBVl^<6EyHY9 z12ft(%xX0-vn|8yRs%EKGR$%{Fw-r=Y*zy_-ZIR3H8Arn!|YcBGvG4Jf;BJ`F2ihC z12f_>%!)NIGcLpISOYWUGR%@SFjFqWY*_;{<}%EhH8687!|YiDGw3qRqBSs+F2ihE z12gI}%&Ijovo6EzS_3oeGR(3yFw-u_Y+D^O?sCk!)iLuf$Lw1jGw^cE!qqVoFUM?L z9W(NB%*xdysK9PQ z9XpB&>?+i;v#7xCLLEDd3hXk}vD2u)ZbKbAjtcBL)UorZ!0tmGJCF+OLe#MnslaYT z9XpZ=>`K(JGpWGtL>)Vn3hYwUu~VtQZbcnCmI~}z)Uk7^!0tsIJD3XWViefPRA4uw zz>cN@yBY;{HkH`jD6qq+#4bmHolYfoI|}T0DzWQPVCPeb-H!r0pi1n56xaz>VmG9~ zj;Ip5A_aCvmDn9AutTcEE=hr%QYCgv3hbCFv1?Lb=TwQ^lL9-aO6;N(*hy7lH>JRi zsuH^@1$I`I*j*{G!>YtCOM#tMC3ag1?6@ki>r!CnRf*k~0z0ru?7|e-iB)1MtH6$| z3cE4|c4k%Bohh(GtHLf#ft^|vc54dk*s8E=Q()&-h25J1JGd(B;uP4)Rbe-$z>cm8 zyE+ASc2(HjDX_z5 zLIrk)RoERWutTiEE>VGu8!>q^Q5j>y%^XS&iMN96Qiz>_X+(iB@AbD#wnr8oN?C zcBa+XoyxI8t;Q}@j-6^XcB^viSgWyXm1E~xjoqspJJ@RMV&&M$R%16S$BwodyIMKQ z;cDz|<=Ej?W0xz(PPZDnT{(8V)!6mQvGc9L?pKZ-a1D0Ba_od_up5?RM_hwlu^c<& z8tjhc*dfgI&2CJM$Xs z&gIyl*I<_}$4#qM2>9egcz@pA0sYq6VG!;ZcdyLvV3>}#>R zSHlj!7Q1{k?DT7~+gHPmzZScGHSGLrvHMqp2A~#N05xa=YM~8KgGQhhS^+g^25O-l zP=kh`7Fq%|XbNhfEl`8TpcYyKHE0fMp*>K82B8*O1T|<9YN1U~gGQkiS_L&|7V4l~ zP=kh{4q65^Xd3FEZBT>8p$=LHHE15{pnXt-2BHpH2sLOT>Y$BKgGQnbS_w61ChDM_ zP=kh|4q6H|Xe#QUtx$u;q7GUMHE1sCpuJFo2BQvI3^iyn>Y&X~gGQqcS`9U5HtL|= zP=kh}4q6U1Xgcbk?NEcpqYhdRHE2HSp#4yT2BZ#J5H)B*>Y)u$gGQttS`js9M(Uv* zQGN92BjWa6g6m4>Y+_hgGQwuS`{^DR_dW$ zQGQQ&SIZjSL!_dT4EA(A>O*_C^K`&Rb}4WYFZig*Hb9jm}$Wb!5=&yoGj0 z1`W?!XnADN^t^?(M+S}0TWEb`(EPlG_D2Q{&|7GMWY7e?g*HeAjnG?Yg=EkSy@hs2 z1`W|$Xo+Od6upJENCu73TWF1B&>X#m_DBW|(pzYeWY8qNg*HhBjnZ3am1NK?y@hs3 z1`X3&XqjZtG&MlmB!kAO0a_;+G*1oCKFOegYJe6>22E50v{AB|l?e^dO39#^YJhf1 z1`SmMv{W)^sv4lJl0jqD0Iih_nyUtAuVm0*H9(6cgC?s1+AJ9~S`E-@$)MS4fObm; z4OauSTrz078ldfxLF3f`t(Od%uLfwpWYB;$Kno^=CaeM4Fc~yrjnIn8pc!j~c1#8h zStGP$GHA*gp)Hd^W7Y_*nGBkKdV~lR{(H2(6tIn!845@1)S+y@M7{3QgWSX!E4d=)HqhPYTW6J81W$(D1#3 zmQM;z-#cjgq|o@igVs+9&EGp{|D@0WzJnG}3QgcUXal9t2)=_>Pzuf9J7@=`&=9_Z zmQV^!;X7yxrO+6@gVs1{Lz^mvMztAQRVg&9&Csq&p>r)^V$sUs}vg8W@urh(8M-F8!LrIwi#MkDKxXq(9TMsp>2kiRtimR zGqkl*Xl$FIwUt71`ySd`DKxn6p~aO#llvapTnRL~@1fO|K(qTE+Fc1Wyzimql|a+` z9@<_BG`{bl^_4*L`ySd~2{gd(p#_#e6Z{_9Up+%NJll&gqWC=9N@1a$eK(qWF+GPne%q`F|OQ30P zfwox!jdKgM&Jt*zTcCZGKm*+ZEwluh=oVKr1bQX1WF1X$dscEznX+ps8+w zwps#>bqloC5@@blpuLtrgWUoxwgj5&7HG32&}g?nt1W?My9L^92{ha-&~i(l>286x zTLO)D3$)%6XueyZ{gyxj-U2PS1e)*<(1uH(5&rwn1fcZ2NEy{tzZ!(U=muvCP=_2w1QQTfLUk*yC4C>&<2)40;Zu2Y=Z=hLmOBJ z37CgAun!V25N%)~Bw!-iz(z>GNVI{Kkbs$J13MuBL(vA7LIS3u4Qz!3j71w*3kjHu zHn0~GFc@uMF(hCz+Q4QAU^LpmY6xI9+Q4oIU^v>qatL5L+Q4=QU_9EudI(@X+QEJZ zU_jczf(T$j+QEhhU_{!%iU?pv+QE(pU`X1*k_cc*+QF6xU`*PU{u<{st90K+QF^}U|8D0vIt;W+QGI6U|ib4x(Hxi+QGgEU|`z8!U$ku z+QG&MU}W0C$_QX)+QH5UU}!qP(g6QlU~D?T+6Z87I>6otU~oFX;s{`JI>6=# zV01db>Ih(VI>7D-V0b#f@(5shI>7b_V0=2j`UqftI>7!2V1PQn0tsM(I=}`AV1zor z3JG9_I=~JIV2C=v5(!|6I=~hQV2nDz8VO*II=~(YV30b%A_-uUI>9ChV3az+DhXhg zI>9apV3<0=G6`UsI>9yxV4OO^ItgH&I>9~(V4ym|LJ44^I>AN>V5B<1N(o@5I>Al} zV5mC5QVC$HI>A;6V5~a9S_xpTI>BBEV6ZyDVhLcfI>BZMV6-~HY6)PrI>BxUXMXMK z1j{9W>FNU8C4lkj0_!D!`RW4uC4d3z0t+U93F`tICV&y^0xKqf8S4T&CV(O90!t=< zDeD4TCV(;P0&6CKIqL#@CV)Zf0*fYqN$UceCV)}v0;?u~S?dD3CV*k<0?Q_VY3l;p zCV+A40_!G#dFulECV+wK0t+XAiR%IzCxDUb1}i6knd=5SCtzdU4VF#-Q`Zf)P5@)q z4c1NobJq>_P5^_~4Hi!Tlh+M4PXMFW4OUM8v)2uFPXNQ$4VF&;)7K5QPXOcB4c1Qp z^VbdbPXGhh4Hgi8--~XrfdUx8Zm@y^n89wag8~@BZm@&`n8I$bg#sAE9!*c9u&`KCrR^ znAtwCvjP~}KCrX`nA$$DwE`I1KCrd|nA<+Ew*na4KCrj~nA|?FxdIs7KCrq1nB6|G zy8;;AKCrw3nBG3Hy#g5DKCr$5nBP9IzXBNGKCr+7nBYFJ!2%fJKCr?9nBjh~!vYxM zez3#>nBso0#R3@Pez3*@nB#u1#{wASez3>_nB;!2$pRSVez3{{nB{)3%K{kYez42} znC5=4%>o$bez490nCE`5&jJ|eez4F2nCO16(E=Fhez4L4nCX77(*hXkez4R6nCgD8 z)dCpnez4X8nCpJ9*8&*q0kGHtnCtk44}2f_LaVEzZe{{R2~@IMdi z)DigK_c~e%{O3EbxCs3BTZRS-{PW&ssRaJ{jo=8C?Q&+Fz` z8!4aPyJ_xHKF|5HL!^AZE1F`ZeBQIxj*;^Dzo;`q%J*T}!39#jANHQhrF>tm-dZo^ z`{O%oyOi(K&g}hCzF&EBPfGc|seia4<@;x~{-Kobqp@C+l<(*JgLzWEua`WkrF?%U z-)xcceJ+Y0kn;Ub$k3AUegA#7xs31sgGMJA&x53I{bf8K?kbcro)=sG_(;a{Bi!MC zGM*>T&wVQ6`4SNEm5k@j_s_qV@%%YDezT0{(W&CyGM-PH7ao!Eyh?08FXQ=Dy8e!g z=h-BkmolDj$NtQe@w`hKQYPd1mwLWY#`Ex8c(;t_<0nt$YCJESMjNT|{G60$r^fSi z=cit3JYSDDhN3DtyJUr{kO{oHJ;}i zF8rp(^F2E3FEyU`FCU&(%s1dPM&igU<{$4rn%dg^&$$5XKy|^gnecCnRo}Bk< zZOSV-@7qHYvgN#gt#iudypLy2Ym)PR{;a4+&iguOwz`7%_w#aN1@CjKc@7HR@4+?R z3f}hypGPQo|6i<6P_P~__;P}R^+8bMECuTYv&CO3SU=o-w@Sf!!hXp{1?!9Wrkx7b z8*WSfR(p7FExEl_o%LE#(4Xq8-v-YgQ)fMw>vl<<_1)Yf_taVM9kY6^ z&iZffAKB`x2cvW<)L9??v9U>=_2OTBJ?g9<_Xl*J!d|uo%BZll?>g{XLrOCpLH<)ntEhcJBpE_8Uv3cQx66~B7LYpBJ3M>f$;i~Y~EyPjI? zhekMsX|X@b-8xi@{n9|oSS|KXkEVXC#eT~A;pbZHuMAvPXtCe=d+U!{?7yBiZ`b<& zer(bKE%s;Gw@zxYUwdqGRg3-G(De_s*w4+V{7;Mhon~U57W=)Cr>nHs{|(V<(PBTi z{mXtW_J`Y&G_~0;+WMGjvww`+K17@SWLKlFHv7w%QBm6LH!c4irp^BIC(TLP>_^uu zn4``9RPlU~Hv3ikA>V4Ve|@>`XKnVgeFeX3v%h^5dPtl7uHmk;+U$Ru8*gZ{AD%Ys zsW$uLaYs_M*)ON}6l$}7E}2-T&3<~txi)R~*L&3@I_$S&Ki1V@|GoUGr4IY?04-M? z_U9|+1nRI~kG-MNVgJ5cd!!Eg`6Y9v=&-*}xi(ja{r**ruXWh}+kL!7hw}ivi<@;g zANWbKM~Cx*?u|oXEb)a7=M5|OX6SJK&|O`k!+FF&aDxu# z6B{;k>Tq7MC0(Y=`GuanfiCA6hKp=;Ip5fQ%UzfAjy-B2x}1L)kBimiJVfu{XkE@n zeyN_O%X!K7exK=be$ue|8(q#*avrbK<$Oh{^{X!DEw&T>)aCqT_5NeJoX3nTyQs_g z%s$t9x}4X{T=Ytp^P2;gvvfJn8QW2&%lXdtk?(Xl@3CFit;_jO$YZ%4=Rr?pMtYnN zy-2XrBhOc%dYmV1(HN@7`O?S3$Lew3bac}UJv8_odg`?v=V1rRv-LP1 zyJ%IR$9Y-6#3nt?&m4a3(c?VryC({L&evkQjr2KhTjpo4&-t7Fd@p^@2p5! zOUh7v&g#W^FW2qetpgd zuYG(%pYy_3zh2ho{4nOueSOXo?do3ZbG|s+G)JHFMtNL?KIf0ROPcgKkNkFjk3Q#< ziO&=UoL8=FGBV)&Qr*Jdfb-0*7%v0PH%BfEGvK_lf9FsG&Oh~TjWysr^oNoe2Aq$M zQTyD0^V07su;80fb-O*rP~ZRUk%)|&w%sR%$vszIDbvczhuC9tb6Z01I}j) ztX~^&URxWLZNT~Mm>J~;oagF&_s)RxUAKMR2Aucqzb-fA{C94Kp&{qN8=GtmIUnxR z^fctW_&?`RL(Y%itKtkfPyS-+7(>pNBbQD$WC6tHUby8ghQ!*Ll>C^K4_Ci-w$Uud%;t$a!~2;7dc!zs2}WL(aqZPcAj&e0=C< z4ThYTN3ZNO2; z8gX9#u4sx8=lA<-<{ELHzq9!(BhL5JJHI#Lynn{vCL_-O{S>>6xDObqbJ&Rcfs2Oc zjJPkDVRp-i`-8Do&y2WF*kYSz#QlP%Ly-~p4XKWGM%+IX4rw#uKEm5cFy?;Z@emzj z?kf&BS{QSGal_u(nEMPfTYqEjH*Q%*8*|_Bx9Md8`h%6m+~-7ZZ#L$B=k?lNWA1x?U#xDz{m<@?jZL@@N*`fw!u?QUxR(j{ zMeWXECfpwt8w@q!KB=#Fj0yKk6KkfMaNks(`k4v$PbY4DW5RvZ;lt}pxSvYjwAFey^7fiU{I%adng!``i!RIF2f5la#n{Xdi^0e55`>}J!>rJ>X zJGZgjg!{9ixe`Q*_8XYAM^Z8xsN-1HQJQ>xu)&IO}Vf8 zV!5ELrd6ig_gO#RV9Nd9$^*Zdav#{c%s;ciW)+()XncbjrQ+5cE>#(kyL z4ns5UFK14(HRC?>xs!((_nQ;n1)Fi-skjki#{FmU+EHfQhvvmkHRFD?Q)`|X_oWeO zUzu@#`uFbd&A3l>n!3r1`_=!f{xIXdb$8JrGwxs4{e9Mq``FDhZRl+!ud$ z-pic(zel6=G0rTqeD*Ki7TnM4c!XPUUqA89 zPz&zw|NUaD1^4;JS~D!T-`{%rGYjtf4HLhy;Qs$q#aavM0YILpz zIc!1wz^0MsET|`#U3t@j`hxiHo?1|E5NwcYLH&W>i2@7i5kewrET~UNNNTa5USamE zehcaserndRq@Llz4H&p65SW@p`|F@SV^$+tr!z`(XxOgMZlKKcq+!#yhC8j4$ zv!s6F*5vt?)KgfOd~Hd6#m4z-EUCA6->}J&`ioDN{$WWyMo#-7OX@R5e|y%FdW~1T z*Da~vh+q5Il6sCO{YjS8cf_sDv!veRX>X+^^&j!yHd|5;^1QvrlKPN@r3x$RMV>bp zT2Vg|Ki}4hdXh)Q?pD;7L`@F1qTb}{f1(xjC+@K$t*A%YfBk<})TgL>d}>9#%GU=M zTT#D~rSq*7^(;YaH(F8OvaRtqE9zZJrysPU{>AInNh|7MmIhz3qCV#0KliPum#Nl# zZAJZz(XuQn>S@9XORcD{nHbk#MZL}Z(;ZgS-z?IVT2qhn#Zp~s>T^EMvaqIJXK1Li zHT64ofBIQd&(qiuX-$34g~^H5)cef6I^LT4A1#BK*3<(X`|@*Z>Vtep*=j>Qnb-OO8|urpT-CIt-t2X?i7oYK^=1yX)T6yk^g>&#r~coHP+RKNwjGPL zrGCvjZImtbY-f9?*izr7;X2ordbgotm)KJO_VKE3ZK;PFe`upE^>NP6ezT=sE~D;% zE%kFVbxzt+PxsXKvMu#>YUA$NQg3Jf^-Ejo?@WKou%#Za>Rhoc^?BP~*V$69r(4}> zOa0!0!2w(9`Sw|8*-_tj#NX78dcPlsIoMJE7e3R=j(Wi7OGE9b4|M-I){c6?Ie(6_ zqkeGl=_z*96OO(0sU7u&@|TP4s5jh^wc3vQ!-ldAcGM$UH}0^bKGC*gza908?+1?C zQNOrXamkK)MqS;zcGNdcGJ0W0z2lc=>2}mVPP8ntqaISry4H^R$eq?7?5LNlvg)^^ zep201!=8G|PE%uh>MO4s+SyZYDe8FGQ-8Tv9&ArN=Iwr!J@uKV+di_VUh~tplkBPA ztSOmoPd#Ty#uxU~caC|s!k&81fa~k+ssAiG{;NIppyU47YfpXXw)IEssTciy(K&nS zM?ao&)1G?L=9nk;)RzwTNVccmbb&#hJ@u!M8`@Kk+EMV%p8C}J54y*iZscA$PY zulBA3^}KtozHp$vS9e{y1NFXf!-^cJ{|(fyb)X)&B)i3d`r!D3eGb$M&!4UCNd0ik z5Fl~Dh)FaO>9_C1W^7efb9I01cHeseC^~?I& zpF2{|{OOZ#9I0>qV)a@_>Yd$vHak-Pe6VbnBlXZvcKz*0ee|KBryZ%6_HDi5Nd5HE zBljJtr(Q7Tl_T}l`aKzr)LVaXyx5WY>y@MH9I3|+ZvWs&efF_~{f^XYKZ(&8LjCrx zDx)FPa~p259YTG#=JZ-!7`?k-(BgnIKOe{LE={rN1fT|=lx@45fi5bD!o#-18Ny}Eztf~}pXuP?ps;zYgusStlB>hDdiMLJQB?-G#UM16k2xv@^v>j$|_ccOmZ z_wYO?>iLt*zjC6!Uw6m1PSpE1OE)@E|G#YI4kz*e`|9>Nkq?+P?U)mJfoHGIJCPrF z6MD;uJi%ATo;Z;&xT=@zMBZTU>Rc!C2j=DFPUI27hBrEqPiQ^g;Y40xw2{P_{KC)` z+Ro$|vU5zG$v3ElIXIJdNZI4*O#UITHQ1RvMBrG_nS4ajnU9>wOAJaUIg_7Anm)^! zJVoH;&z;Fv1Spm{lec&^ZLKr;i_U*HIg`hD(D%DD`3&n(e>s!a&_8g}nf%87noG{) zIqn49btd2O)%VYx$$Q*+n(9pctkHVt61C`;X-~T{oN!N@+_7^ zX1kDYX_>Upg}lp@UzWL$e;IXStqXaW)T&J`q|FW$v=I1`H?GmsGLi0T**iMcOlD_yj1MJC9dSB!cNw?lBYWV&j(lX zRmcA9b0u$Ou|wfT{z_+qfg5?Obt|ph$Y(A2+}Vx1R?$>nH}YGrhK0M4=kgDUb0gnn z>Nv`cyw^(Y|GAO>n$R}ejXc=d!i8?+!`41t=0;xZzY}ZS$dCQ8d6OG?vh0PwyOA&3 z`O!f)@@CK6PPmaj`$p}e8+o)pOK-W6PYb^N#Erb#N53bzkzdPRkmE+4EibyvjeOe# zgST$v-C`?R-N?V4y3+4P9`45<)!oU*rHwIkCoi|#%G#a$TvC;@J9)a*=Y8GD*X>&# z?oQs$GcwMd{GH#xNO$shCm&6AC!e?T$Jy@W_1?xTbSJ-eW8fQi@_em#*0_`JJG|l- zck+JseRsN({~J-W-<>>Q;$O$y$p>B@cix@6;IFcq?&JqEu03)mPq=yB8+Y=B{~Bev zlQ)cdSnN*zFzkz3ck+mbja%HwC$6~L<4#`j`X_20ppIlDc`YhHZ!w+H#n!quld$a5}|UiKj0`N`Hh9^^gm z7(DYJ|G9ckvIlw4{T8_%l4q@bINXzbYpc%$Px7ua56ti+ z|LP*2?@1nZFN8I*?x7N>JnKdXd-uklX4-etS)KpBH)ViIxg)^4;Ht>3fs+ZkTA{P5%4r5=U?H z;5RmTdXo>=`zOeoy!hp7(ca|855G$ACQn{aFvgpF`K*R1-sH`FdggeOKTlNu!kaw$ z8KY(14LXV>-n)0=#ILBL^e^6t%nXS~V3j|#lvO&-44 z@2)rb_cYBk^&n=Pq zkk7A6()J;*ue@#ILw-N|n5_?a{!80jeaQDGFZ1&u@9#Y=+=u*sa&)W@{Qxf7jqssA zK*qoXANmD^7SHgZe?YNX;NnZahMJSUzVvVKo)+dyKZmoLF~0P7m~(5mFZ~`y%^&Ye|A(&)ru%~ZH-2;b zQ(yW+O#kFdU;0Hjs4w@We}v7yYkcV^F?#gRzVw&4`fj@~{U%0l+v`jJ32TpkeCbDF z_w1A}{V68SyyQ#2ihFIheCb~?b?aka`dPTyz44{Lh1;bJU;154k16z}|HXrpN?-b6 zOq|i^OMeW@nl@khWf*+b?@RxTunxH&*ng89-|P9&U&Cb3%#VH>Z`RxU(SPHj;O<91 zjwkE<{pimj>kap#U&pc)v3~UL&~N(4kA5Bn^CtMw-y=PLx*z>M+DFaxqyI<3gD?H) z2lCiwxgY&O79L#VN57D0^`HId9}>BAyC3~T=H~D5qrb=v@sJ<=MuLu?^rQbsf#RYc z{YcI(xamiKl4CC(`q8iCxzj5@`j_bckmg4}lb`bP{OE6D<6rJazmt-m>;33|@-n~0 zkA5gQUOj&FN6}d$^`~FT!Z%v}^iOFpGxn#S${(Lt`_o@#_E{%?`mKy_@$#qt%7V~f zfBLZ;{WjYF|NU9+#{1K+Wkb&>fBLt$hfnsWpUeAYGyUoBQh0v8KmA_ns~7vz|HZ;) zr9b^(7LHrzPk)%ApMLSDU(8omclgsk#;IbjKmBC7^#1Xuzs$RcQ~vauk4*`P0uvBe2Y${x+?n>-_0=)4SlkKmBj) z*LV5T59gD;LIC}79-h?*pkGeJeS-k{=cFcE1c3cFTVLc5K!2T4_3i=m+X-s(51{`} zNPl<${dmTy#Rkxy=NHY70_fM1tusD={yi$aX#w=}d8qqI0R4TYX)g?*-;a*^(g6DZ zYq-6p0H?k96$rAFhG)Tk`+J zH<12IW!|BI^kX{Qp$w!y)7K9Y0_oQ@ZsX`c`ZvW4pBzX(CzaOBK>9n4dNVJOeovoo zUKB|Gr$6GC2htBJY2f=n`a>Dr+z?2=sLvMv8c6@BmyUk~(oZTR>p&p=r7mqe8c4sX z(4ez{^q+cNdO47OR13D=4x~SoA#B#^SM?(QRUrMVeqNUrNI$D_j(LIfw{m_`8c4q@ z=_j>;^uK!B-xNqctipXAf%M194j2feUsmobc@X`xDrf2j(NC-6y-5)LwG4l<38LRt zu%UAh{kLWv@(Q9K*KZy{LG6sfu|Fe=!B|-E1k<1G=_9vb`n82>_yyCy?d0gtVEVZk{jLnAzuWg2 z@xkEDwO#ipou@i&o2lw~Z>B01eYk&GlF#Y0&^?n{q|F}K=UkB4qu6XXMVEW71 z?^zd2zquLDeh#Mp+|HJ5!SthhXtO(*{&cko2ZQNXr?L2GF#YQscby5QpIy-POTqNF zi_Wx1d9 zm$>JBF#Yy=k97vqfA7SlfnfUa#ov{O(4Q~wsZI#}`sTbb4gvdbQ=DQILO;LJ>5d`v z_q&|#9zwrAjWoXy`u|Nx3Jswj;BPOKA@m1)_#i%neu3rJMuyNoul1I%v%ydKf*O*R)o->Ff?>c2>lAntT%+vzwo=kEg|$XR4d;Z zLVv@xkNymy-(mINheGIo82#;u5c(nhG~rwb*nivW9#=!?mzXE@WDE%^XrtA!*f2K*@-cb5! zhOPWNl>VBc^mr)!Hodo<4W<8PzwzZz`f*;}e-kBJp4}+h2ch)qe0}IyDE&J7n%Z++&s(O25xTzmcr&VF}J1riJ52OES%A}ED^g}&#YJ3>|QAc%638Pn^<)5>CI}9rvTc>A(BKz1VR2@h09L7EXWOva6%R>DN2< z+{AGD_wG76Eu4P7XZFqxr@!y+&GWEf(Yb7_s>1X`*;{9;?8#k|e8cx6CXCq&S)Bkv(S!y`g{~^UCS>g0Yb~sTG zPQT>9g=OLNPd4_d38$a(leZ1w^jD5K-4af}S=_7< zLBHllk$MsIZ`Nxtj-a2j$9~HQ`a2sW*hkRs`Dv4L1pS}m_IgIp4|+$Ge+2!ZkC%i* z&@cLzAEF}YA01>D8$mzmb9WLW=r7$gX;cLLru!PlN6>#d^QS2h^rK#3HZy|$)MckW zji6t(Y1rox^shE~wm5=*)7IQX&{@cb^FGkRhJHqLD1pT>P ze!mkzzwX?=hY|Ge9{btz2>N+%Pks|YfA8M|(<12iJ$+Ah1pUA3+6yA+2Od4CEQ0>v zlP*<9&@Vhdt098^;TfO2kD#A;*v<9``isxe>W!e^_~;ozB>l(x&&VU`N4~T}E0X@? zr(+Bv!T!4(-E103|MJ->R+02GFEMn8q`$fSM3+eVojdLFjHLg0U5Z~M{m{SG42h&a z`t8`rNcyEeT_r}+KYho)@sadXw<`W9lK$!objC)~Z+&^hq)7U&$IY7-Nk8_qZL=cj z&u)8lZY2HMy>dT~qmnC#;uJ6`|o;e;ZKqDgZEs& zDU$y1U+>-)Nx%5zCx4Fw`|lchV{at=T8kotBn71l{}54zx`LauOjJpKRP8jlK%H~PckCu zhp)Vz8%clsF(-;5>6dTyM|mXu^N*~ni3I!aR=J=dlK%RoW8O#7Z+}lvdnEn$J}lze$!Xihli9E^0*4zh85UZWR6eE$0|T(cix!*gT4U|MS#sqQL&U9m;ix zVjjTnCtRYK51?G?8O6MS!;yYb%n!IL365f(z>XK;QOp;x*rJSL-oW&a;-Z*8Fj0M2 z6!QpVPe(>EpJ3sdaZ$`G_$6p^6xe_F>2=ehm}gLRU{)0K4V*^Kjbh$`W%q(8<{vye zz9@=$2rgrmMll~Dx_w0y^Agk#d>6(1giX;uL@`g{UeSgq<|~~1ZgUj#7UIpeM}hr! z|MTMSQOslbJ8^Fm^BJZT9*AOI!}G=eM1lQxukAk;#XN_5zn+d_zC*nE`KbTTdpLYK ziun&q+-^iM4?^$Uohar*eCqo!ig^(WEGfyOM?38Hci)5{v5zV}j zHUG|zX8uTe_S|UZk)-!8h-N;?I;Ta^%qz)B{5qQXCHV`MM>Ef4^DnETnQu~YbWJq# zPHOM1k7oYK-mHz$%tL9Z-y9A0->ai>pjuTQ<1svk7mBgrGUSq znYW@5aU`1gE1Iek(adAH8gnL^`7G+O=cAd|q9$IBW`4`r$m`L}bLkGc9nE}~_n!Bo znfJ2O{&6((U-Au~M>7xRwd8d)*njU&o0FoM7jv{AEt>f;zdp^1W}b}o*}Q1x%S_l& z6wSPufUnDqx@hLp+){6hW?oHTS#vblfA5JmTBE`Kds}bqjAp*g zmKnX#%)9y9b1<6uH&Z&LO6K9*c&tz|ALrf{EhY1E7L3(XGC$|0k&%*lI_EP@mCV-} zzROa{yq(QsY?WaDeHLjrDw)UA@z7bxd>*G2?n>tMbhvpdncuT0&riubpH066DVgt+ z5E!Op-p{GRNG0=sF8riYG7o5qTbz>lK*wJvD8c^w>|XehlKDaI>Z6s+6Pk5&oRaxM zVNsKm%p1CzK1Ip=p^W)6l*}XgqjQ#$`9vMRe5wTd@6&7inG)>3&#^-bmCQ40bX}}u zzESSEua(R@n&-b<$^4^Tmscsl{`-F7|Gkp=NEzqWDVdj4<@%G7`AK^Z{j6l3(p%## zO6Dt-{IX5SyrpkCe^WAl>Gb?Rl+0sVo4!}ce5MbP2b9cf(m49JlKD;d6-SiJb23_Z zT*-VV_1CAA%zHZM`md7tPpLm%P%;ndXu)MA^P!9bt}B@r<^1z4CG(@Qa_%abCpEkt6 zd?oX(u5T<-GVjX&Ua6A#SHoK>l+45GcdAh`A8YKSdL{F+R6jK;!T$TbIp3@V`|sD9 z^Fhgcty}%=O6F}@4e3@gf6F4iPsu#4D{}{x%;&0KFI6$G>+V6h3hckX=QRx#^SpxJ zXsej-m0zr>47qoay>Vl$nc zRm>MFbaqoQZ>(*Ir;7Pwr|o=H%p>bC_g68WtVAzJ#k{gPvQQQC%ht4qtC(jNSRJKe zzS&P1Di!n27Tu3kG5@UjM7)Z5XxiI`shE%U_^S~r=A{{oAFX13TDRXg74y`-)0wDZ zzS{1Z$tvcp4SO(E1@=E+*B>)f%wt>m*(??F*;+$CQ8BMgT|Q66{I+XppQ)JV*0X=1 z3haMC?wmy`=Dm$_`AWt7w`sLYRm_9yKe=4Re7MMYt5nR3)3yIj#r(L{xocEl{{z3@ z{)3A7awf4qshBsH@L{8h`Exo)HmR6L_r>U~D(2J8?%bwgUR}eX-&D-6(~aMyVxHZL zn%yeq+nH|qQ^mZyUgrZU=HIP+^p}cxc$=sFqhdau-}@sf=H)HgcwEK&Jkjiwig|jc zPn=OPU+-k#ITiEvBJW>NF@JAv!etfn_#FScs$xFhiZM4-%}Vxw}-w{K8F*&n3q_l_d&({#PEr2D&{FV z?dec4U-3v*mkR8E@MXhZ74sJ-jp|o1k8#V!K^5~E$K8>L%xgUJP9`$HagUusWS*nZ zXbqA1j*j1IiOhR^a#TkI`ybN&T2Evi zYhHa6B{FZb_M%c`{^q}bi6Zkj2Y-nbna^3dWT?oz&i_qH5SiaOEo_*`JkJL6k3{Bs z>UN9}nfLi1eU!-j&w;aJMCO4e|2R%$KB)KqCWy=nwQ`>%GCy>0=VXz2qDP-i5t%O< z{o6E=d86~E%n+GBil7UTd8Bj8W{J!v4L>qRWM1jP*`JEcFWqiEPh_5{ZuWeU`KC78 z7KqF{y%n=iWd3R8hc86tq5gGrk;r`1%CSpC=B3{1`ATGds`as@BJ)(WKUyX-Uv+Ea za*=tfd$+F?nZN4qy;@`*>y%gDieUf4bUyuFWM1o-?lmIV|1i59>qO?ce($heWWMYC zOFxRtdo5OO5Sjm4@oJ;UJlN&qe-W7vyDN8-$h=t9j4dMbV^+dg%`l?0@(|hdm&$G7tBE+y54skE?1tBr-4e%J9P?^K-8pJt8tsSJ`t^1p6N` zdF*kKdAr?5PKeCkb^mZu1p6ORDV`RY&+GZ?8IgIt{h4P)=J(F9IwvyEH(}O!k@>!N z|G6MC@Aq!WMG@?O#Bl4&`1@W&%$|HjWInKT`&E&7!2wUMiOdgv+jd=Kp0JmpU9g%s&my_>`%qKqIa!+Jlaj@|Nk@>}mfe%II8CQ;ZBr@Mv zYvE%N?0@9F^-o0RA9wG0Dl!lG@#$wG^O22jKNrFNN4|gYLS%mO)Qp!R*#F28g|9^B zE59gzErR`zOs;+-GJkni?SCTkn7^w@5}D8JP?;<;uX$W?ipczC?d(*MdCp_sq>0RT zw!5D$GVgiS`3#Zy&(jZPieUevUjC9Lg8h$r@Kv_RylC-%IU@6;M?~g|%#$v)&J&q0 zJ(qifyg}Sy;}-J=2I8VDiWDjeJ-F_1p6N)mzIdkv#v`m5yAdP zO+HvEGVgliyfTsb*Z+Bzi_F8$ZYmd5%|L8Nf>P6;xJI#J8g8h$n zl{JXW`@V9#L1g~-%b|@T^T6kqHHyp!-}c=*k$K@tqb8C0;VVxyiOds^h-?;_FTU|j zv&g*hsZ-yJ%pbo|`Ceom`Cp4#MCOxgx3-APE0?YMATqyvW7h|fdFDG-wTjF)cW7%B znRgz&q)lZ0d0BOv$UJo28SNt2f92EUc9D7M5>*>REr*w`RJ^y}f9p)I`2TtFA9_XR$ESz)iOiEfyQWWMzP!$ZK9PCz z9esTw^XC^v^oz`+pSP@EWIlcE*?y6E^{u7-BJ=Av8x4revp*g;ATr;6#Mc8N^X^w2 z91y|&i$2c=M6mzjqPGJg*ncrlZ%_pLFaG2=D1!YLr;QmD!TyW4zZew3{)*(_T@nl?7z6}>7WSqU)-BHD1!YL-OC3>u>a!F#z7J6zgW{YD1!YL4SNSg zu>az-fk6@Qe+>T@?0*dZGuZza{`X-2WBAX5{g2_l5B5KXe;(NX82|6}=igZ+=?=MVNjmfr{1|5$!MVE<$JeS!Ut z<@X2nKXyI7Pq6>7{C>gy$MX9I`yb2iAMAfDp9ir2v3x$j{>Sop0s9}z=LhV6ET1Q^ z|FL|&!2ZYbc?0_&%jXa5e;l7ju>WyWAMAe|-v_Y&aeP0({>Sls0s9}v_Xq5M9N#Cf|8ac3!2ZYaeFOU+$M+BHe;nUO zu>Wy?0+2JXR!Z6`F?}_AIkR~?Eg@{|6u=z@;m_hKa}SK*#DtC zFTnl}<@o{je<;rru>V7OzJUE7%JT;7|4^PkVE>2mJOcYal;;!J|Dimu!2S>A`33fW zD9~4yu>bKqf5HC8^E?LoAJ6j{?0-DZYq0Sq^0Q(=$`vL5KJnsvz|M9#(!2ZYcJ^}lm!21R4e**6tu>T3Xf584H@IC_jpTPSG z?0*99E3p3wyuZNyC-6Q4`=7x34eWmc?>n&n3B3Qn{wMH01pA-B`w{Ga0`E(({|UT5 z!Tu-kJ_Y-q!21>Ke**7Yu>T3Xf5HAI@ID6npTPSW?0+KfYq0-`yuZQzC-OcA`=7}B z9qfN1?|ZQSiM;>8{wJ~?0Q;ZF`T*>IBI^aP|B0+0!2Tz)o&fuw$oc~8eXmy zKfwMcvK|5ZpUCgzQnZV~>{)PST>hUn_ ze^-x>VgI{&ybSx_)#GQ_|E?ZS!~S>m_!{=VtH;~0|J^+PhW+p6@i^>%H;>O@|GRm- z4*TED<9FEqZXVCW{&(~E9`?VR$NRAV-8}w>{qN>_0QSF|>jT*TZmt(#|GT+S786UxqgBD@9ugA_P@L98`%Hu zu6JPnySx5@{qOF22=>3b>m%6z?yi?$|GT?>g8lFAdJ6WxyX!01|L(50VE?)laj%&%yq8cYO!@-`({d?0E!}Tice-GEM zu>U<=&%*xqaD5B=-^2AT?0*l}zp(#3To1$k_i%j-``^R$GVFg3*Uzy3JzP)2{`Yi! z4g25I^)~E(PuJhD|2U<>&%^%rbbSx|-_!Lz?0-+! z|FHi(od>}F_jEo0``^=f0qlQI=LfL=J)I}O{`Yjg0Q=w5c?0Z!Pv;M?|2>^Y!2b7i zJ^}mR%XtOte=p}3u>ZZBXTbjVa=rok-^+Oi?0+xkAF%(uoQJ^v_i{c0``^oX3G9C_ z=O?iLy_~1O{`Yde0{h>~c?;}+FXu0?|Gk{Y!2b7gJ_GyT%Xtm#e=p}Zu>ZZB=fM8= za=rum-^+Oq?0;|PKd}G3od?1G_jW!6``_Dn5$u0&=SQ&ry`3k){`Ypi1pD9Hc@yk^ zZ|6_2|Gk|@!T$GlJ_Y;V+j$l2e{bhku>ZZCXTkpWcD@Ds-`jZ??0;|PU$FnZorl5x z_jW!8``_Dn8SH;==V!40eVnJk{`Yad2K(Q~c^mA1ALnnd|9zat!T$GgJ_q~X$9Wy> ze;?;}u>XCW=fVE>alQxp-^Y0$?0+BUf3W|3oCm`G_i;W5``^cTA?$x2=ZCQWeVix4 z{`Yad2>aj1c_Zw9ALoy-|9zZC!v6PlJ_-BZ*LfxEe_!X9u>XCXXTtvXb-oGv-`9C3 z?0;Y9pRoUZZ(|+```_33DC~b<=cTa!eVw1e{`YmB3j5#J`6}#xU+1l`|9zdm!v6Pl z9t->5*ZC~$e_!Xdu>XCX-@^X)b)F0R-`Dvr?0-M!y|DlNod3f9_j4W$``^#`FzkOn z=f$x9{hS}e{`Yg94Ex{D`7-Q(Kj+P`|NWdl!~XYk9u527&-pa$e?RBdu>bv>U&H?Q zbDjkFT5eH+wnW`9JJ` zy!!#L|MBh*!2ZX(UjX|b@BRVof4ut%u>bMyFTnoCyWar&AMgGH?0T3}ufYB%xZeW%pWyxr?0}-H(F(@9+K;?0bwt4}<;h z@BSFS+y&xHLS=>8_` z|3LRUVgCoZ{|Wm)(EU)@|AFq0!u}6*zZCX=p!=t={{!7mh5aAs{wnPMK=)f={|CDN z3j06M{aD!lf$q=3{ttA&7WRLj`?s+F1KrPs{U7N5F6{q6_j_Ug2f6l_J5H3%dr20+;4{cALRZs?EfJ5qhbFCxjzm2Kgj)R z*#AN9U&HXVH?}q&!0$<|AXCchy5Sy{yXgdVE5x;{|CE25BopZ{d(B{!S3I~{ttFPANGH+`}?r} zgWd0k{U7Z9KkWZt^8m2_gUtuP{tq@U0Q*1K`~d9#VDkj9|AWmJ!2S<5Zvgv0*!%(P z|6ub7u>XV2C&2y>Hm?BtKg9e3?Eet+46y%0%s0UP4>9im`#;3|1ML40^ANEAL(E6O z{tq!P0sBA1`~>X(5c3qU|3l1I!2S<0Zvp#1#QX*9{}A&Su>V8MXTbgsF|PspKg9e7 z?Eet+9I*dG%y+>44>9in`#;3|2kie4^B}PQL(PZ4{tq=T0{cJI{0Qv-Q1c|P|3l4} z!2S<4Zvy*2)cgtT|4{QNu>V8Nr@;OXHLn8uKh*pR?Eg^nEU^DW&9}h*4>j)s`#;qD z3+(?;^DwagL(Rv){tq=T1N%SJ{0!{>Q1djf|3l5!!2S<4Zv*>3%=``P|1k47u>Zr% z=fM6CGp_^tKg|3N?Ef(HJh1=6%=f_l4>Rur`#;S55A6Ri^FXlw!^{W4{tq)R1p7bC z{1EK_F!MyP|HI4|!Tt|3Zv^{4%={7T|1k4Nu>Zr%C&B&?Gp_{uKg|3R?Ef(HOtAmM z%s0XQ4>#`w`#;?L6YT$R^H8w=!_7y*{tq`V1^YkT{1oi}aPw3JhXxEcUj_R=+`JX+ z|8VnHu>Zr&W5NCpH=hOjKis?)?Ei4{Td@Db&2z#24>#Wh`#;>g7wrFV^Ix$4!_9-i z{tq`F2KztUycq2NaPwoZ|HI9b!TyghUk3X>!n_&m{|NJEu>T{>qrv`KBh16W{*N#p2m3$5yd3QR2=jBW|0B%P z!TyghUkCd?!n_^q{|NJUu>T{>t2>UT{? zBf|cVG@l6jKhnG+?Egsfi?IJA%`?LOk2K#1`#;jWBkcc3^N+CqBh5p?{*N>t3Hv|N zyd>;@qWMYK|3veYu>XnXD`Ec=&0E6$Cz`*6{ZBNH3HzUDJ`?so(Yz+?f1>$K*#AWH zoUs3i<~w2k6U}?V{wJFMg#Ax64+{IAXg(D7KheA>?0=&9QP}@P^Q5r;1VpJ+Z6_J5RlRoMSg=2v0=N111Z{U2q%750CWc~{u~QRZJ^|3{gJ zh5a98J{Ihj|C7u+ z!~Q3ke}?@}G7k;=pJYB7_CLwIH0*zp`DxhyB=gj;|4HVnVgHlNTf_b*nZJhpPcn}U z`=4Y!8}@&+d2QJL(dM^d|3{nWhW#IHz8m&`w0UpX|Iy~ZVgE;)2Z#M1Z9W|Kf3$gV z*#FVy$6^0RnU9rk~;d3D(T(dO4-|3{l= zhy5RIz8&^|w0U>f|Iy~(VgE;)hll+iZ9X3Me~fu~*#9x+=VAZHn5T#RA7j2A_J53d zd)WUm=I>$u$C$^5{U2jKANGHYd41UbG3NJS|Hqi;hy5R8z905~jCp_9|1swOVgJX- z1Hk@|kq?0VA0saS`#(m00QP^3JOS+g82JL&|1t6gu>WJ^4`Bbt$Roi1kC9J+{ZE!x zfc;OFUx58jmS=$dPnK_h{ZE#6fc;Od;~)Awk}MAa`=2Zy0sEgUF9G|XEI$GJpDa%S z`=2ad0sEgUZvp$CEPny}pDd37`=2bI0sEgUuL1j?EWZK!pDfP-`=2b|0sEgU?*aRt zEdK%fpDYgo`=2Zy0{fpVF9Q3YB0mEApCV5J`=26T0{fpLZvy+DB7Xw=pCXR}`=278 z0{fpLuLAp@BEJIrpCZo!`=27;0{fpL?*jXuBL4#WpCS(f`=25o1N)yMF9Z9ZB0mHB zpCV5K`=26T1N)yMZv*?EB7Xz>pCXR~`=2781N)yMuLJv^BEJLsKUSUx_J6E=5A6R~ zc^}ySvGPB#|6}EWVE@O;2f_Z2l^25jA1glu`#)Bm2=;%hd=c#bSa~DZ|FQB%u>WJ_ zkzoJF$|u48kCj(~{U0m81p7Z$o(cAUtb7yf|5$k^*#EKePq6=E<)L8z$I3^+{*RTH zg8d&WKLz_gR-Ov>f2@2J?Eg4W@>j6`iA16Ns`#(;e4EBGVd>QQjIC(SJ z|8eqXu>a%a(P00_$)~~okCRt}{U0a42Kzrwo(=YYoP1m7HG9X&yTSgClYfK#A1@CF z`#)Yj4)%Y%yd3QRc=a%b>tO%K%iF>JkC(rL{U0xn2m3!>J`eVPyu2Rl z|9JU5*#GhJe6auH<@;d&$IJV{{*RacgZ&>b4+#4|UOo`^f4saP?EiTALD>KC@`SMe zw_CHl#681k;eiHUSRh|;|KUKaG_CHnL681k;{u1^-RUQ-eKUF>x z_CHl#6ZSt}KUKaH_CHnL6ZSt<{uA~;RUQ=fKUF>y_CHl#wCAgPQ{_it z|5N2jVgDyY;7eiuC&-(^{!frUh5er(j|%%gK|U4se}cR!?EeJ$RoMRt@~p7`6XaWA z|0l@1!v0T?e}(;@AP)=sKS4eg_J4xBEbRXT`B~Wi3G%eC{}beEVgDz{+rs`&kiUif zpCFG5`#(WG7xsUGye{nj1o>Uq{|WNEu>TX}dtv`4$os=f1|0l{j!~Rc{e}?^^C=U($KT$p!_J5+hH0=LG`DxhyiSpF2{}bh_VgDz} zTf_cOl)r}kpD2$F`#(`W8}@&qyf*CrMEPyl|1^1S*#9*7ZrJ}cd2iVNH2H7X|1^1U z*#9*7aM=Ged2!hPH2HDZ|1^1W*#9*7a@hYgd2`tRH2HJb|1^1Y*#9*7blCqid3D(T zH2HPd|1^1a*#9*7cG&+kd3V_VH2HVf|1^1c*#9*7c-a3md3o6XH2Hbh|1^1e*#9*7 z`lpWXN|U#T{ZEs>hy9-ljQqh|0l`&!~Rc_ z|L6Q9eE{4xNk0Jhoun^-e>+Kk03U0TJ^?=VB>e(>u1Wd^_}r895Ad~2;%oW=U)v=8 z1bnTN^cC>6Ptsq&_cBSJ0pHss{RVumlk^?%y-(7Az+*8<9|DifB>f0HR+IE4@Yqe# zpTJ`|NuL6bZMuF19_w^{3q1De`WN_Fr0ZkgXOpgG~V^S*GiA;Afkz z-+`ZXy1oZ~_UZZ`crK*tgW$Q5t{;NuO1i!Xo;&IKBX};Q>yzNQm9Afc=UTeH37&iD z`X_iUrt72NxtXq?g6C?wz6zeZ>G~^pE~o3W;JKZy--73Qy1omZ`|0{G_+3cXhr#bg zx_%6PSJL%m@Vk?tKZD<;41F5>Ze{4#;CC%U-v+;X8TvQ)UChwO!S7~WksMBU672?ty{pyw^_Fx5InyWc@q57f;s5!+Y~&-lK2ey?U~~9^Shr>+j*ce6l_t z-rFbZ_u;*Mvc4bQ`zP!F;aFg@J|K<_ChG^{SYfihAdVd->kr~sVzNFVjx8qZ7vflB zvc4gXJtpfP;#g#|J|d1yChI5SSY@)lB92`q>o4M1X0kpbj%_CEH{w`lvc4mZeJ1Na z;#g=h$3)k2Y?P%RiDRWKeMuZUW$91iSSm}O6313q`jt4=%F?&Qu~(M2Km#E=!*i$97rzojBIZ()Yx%UzYwSjs>&yL2+!D#WCXb94lt& zi{jWZOMeu{l3DtsIJV5vFU7HDmcA*DJ+t&raV(mpkBVc{Ed5j*t7hq|;@CBdW7z9B zmd(;<#j$Ocek+c3v-DkY?3<*wNFJzHNF$L`tsyEvB5*5}2seYSotj`g$keR1rc zt^bR)K(;kDJ;kgY$AwM4c)G1eB@`o&mlWV7bDmbFK={xQ}f+4{&> zn`G-JW37^{uZ*=zw*E5KGTHjfSleXlH)E}nt?!JrPqzLu)qld)l&vp~ zwNtkKG}cl%`qWrk<>*&qt(Bv1jkQ;f{x#NOIr`XGo8{uZ^`^j{Y{*ayk0k zSli|3cVn%WqwkHiUylAa)`B_u;8+{x=!avin4>T5e{ajoVGVf=Ysnmaa;z3o>iS)i=oOAy@w(vxr=Mgv=&#^%F9y$kkWK>>^ixA+wBJ zeTK|7a`hWB>&Vr2$m}Cm{~@!GTz!blMsoEdGAqf|m&oiSSAQb2lw5s^%vN&sD>7@z z)wjs(C0G9?T)#BeR@beU8j_@|f{l&8#O+-y^f1JpGT% zg7Wl1G8@X%56P@3PhTXnqdaCvS2Ih>(5Y${Jb zC9|qLeU;3v^7L0S%gWPd$!sf6za_J-JbjnUzVh^6G7HPohskU#Pe0~@K`-X%%Vc(z zr$3WfTAn^lW@~x+HJP>L>Dy%XmZyJ{SzMkzPG)m?`Z<}^<>~8Wc9*BWlUZJ#K2K(Q zdHOw>_2udNWcHV*|C3o@o<2}!gL(QvnHA>g3uShgr$3ZgV!l36W{dgyMVU3`>l{0kW%ik`|CCv1zCKiD zqxt$#nU&@dh_+YGW*Tf|H>>lUmq;9;e7qD%!>2%#WFk2*B{F) zIbWYFv*mpKvdo(E_02MS&euQ7EIMBwEwkx-{j|)g^Yzs-yUy2N%Pc!zpDnZP0{ynk zx(oE(GW#yjf6FYqKp!r%@dEw0%*qS&sg$0R{Si*&8U( z56oUcfxck&4hr-KvzJhyPnf-h0{z15H5BL@X78au|1f(I1^S5Dn<&sv%w9!-zGC(+ z3iKDVmrN57K3iVa9cU7prn!T(-eb(%473#NUud7hsHG5x$?15dzURa?%Z1%eFU#tx&%Fk{r=}%`bwMd^jd#gqI)!Az;(znjuYmxqS z_F{|lv9mW@q@SI=+9G}J?A;dWZ)Y#Jh&|m)*xN1A@6KLtk-m5Kev9X51zf@ zBK`2}6&LA?XYaU3e>{81Mf&8~TQ1Ts&t7wpzIpbZi}cU47hR-}p1tWJ{q*cr7wM~K z@485TJ$uCF8AgfSpUjf;LVloUDk!2{h&wy-0F&T%8$T}3;cR==`*!}~u5XE(U z2>Wx3?MEOhQEXoV*@UlK{ln>ehRWG#r9Q@T`9J|f-Fn1eHLU} zitV=`>r!mr1=*Kk`!C4Cl-P$sHm1aW46-sM_GOTrDIr61Az7Ld`!vYbl-RF9)~3Y1 z4YD^S_HU5IDY1`(Y)*;&9AtG$$n0D|cBjPt4zfHY_IZ%)DY4&!tWSx3A7p<@?EfGO zRAL_p*`N~pLC6Y~*cU=}sKovdvP32JiI6QSv0sF&QHgycWRFV7AYDKfsl+}KvPmWO zlaN&^v9E;eQi=T~WSL6rGa=hlV!sJlrxN>4$Uc?We?k_j#6A?VQ6*%g&L=BXVqXf` zsS^8B$WoQqr$V->#C{dBRweeWki9Cge}yboiG3_&vr6n|A*)qlUkll-68l@oa+TQU zLbj{KeiyP{CHB3L{VK8lg)CT!eK2IhO6-RrD^_A(4B4>~GGynGB`dK{hHP1h{W4_D zO6;5Yd!KbB_Ro+-DEaf$l8_Kw?p=>lnmavWbsPv z;~|?@YCjKIy;A#n$nKTe-$RzK)IJ}weWmvMko7CI?}zMPsr^4>0ZZ)zA{$t0KM+~L zQu~6)4wl*|?3@M`R&O?L#6PS!zELS;z&_eOqL2OYPqxi(6_R7unpX{aj>qqxN-?-HqDc zMV2>epBLHQC>h_g$@)g^`y%@rwf~DOaMV69vcXaN!N>|n?F%D29JN1;EOFF6F|x%` z`^Cr_N68$YP4+ly{}@^1sC{H)lcV;NkyVb`S4MU@YJVA7=BRyUWSgV*n~`;n+IL3w zIconIS?H*JXk??K_M?%Nj@p+-b~V7eQIQ@qxP$jwT{}iM)o>t{~B5BsC{f? zv!nL2k=2gc*G6_bYJVG9?x=lkWV@sGyOH&d+V@8GJ8J(MS@5WRaAd=y_QR1CkJ=YU zc06i-99i<{2>Rs6mPhTEBWoVDZ;tGFlnnZrWYMGc(UDD$+D}JTJ!)Sa+4ZRXb!6G2 z_SunbkJ@iX);((99ohG&{dZ*HqxRvEjgQ)oM^-*+Umn@{sQr0l>7(}Pk*$x~uSeEC zYTq8&`>6eUWbvc+@sZ7s+RsN;KWbke+5M>fePsEg_W6JcB5L0v>_yc6MOcieeT=Xff&GlI8i9R{up5E>jj$YneU7jlf&GrK z9)W$2upfc_kFX$teUPvrf&GxMB7uF8up@!}k+38IOi3%)k^sh}6|6}BbJ7a-B(Q%H z7A3Hc5;i5UpAuFjfLUn;yAs%63Cj}LX9?R9*l!8z64-YM`x4lH2@4b0hY1@K*pCS- z6WEstI}_NS2}={$rwLmV*slp|6TsZGguMyu--N{pU~*c*<^=Y0!s-O}b;9lh_IJYa z1onBt_5}8O!ukaEeZu|(_J6_x1@?i$1_kzm!U_fUg~AR6_J_g}1@?);76tZ;!WsoI zM=fEG0{cf{kplZjVUq&;Nnw=&`$}P#0{cs0nF9MvVVeT`O<|n^`%Yn>0vM_@NR$xCXtX5!O zE9_PP!_@+oE3nTMwkxpT71k@T?-lkdu>TbnEU*t2HY~6o7FH~dJxHX4$3+%gv zeG6dVn!~~c_Tj?D1@_~@$_4i2!p;R>)1M1V7ucr@TNl9CHG{Pa?AwLC3+&&8#S84? zh0P1>=Y`b^?CXWy3+(TO<@+|4D1tzEez}zhBXZA8-_g$>>q|j4D2I@O$_WOhE)t;7MsE@2KE=jG6wb; z!!`!?8^byV_8r4M2KFDrLI(CB!$t=7Bg0At_9eqk2KFbzQU>-Z!&V0NE5lj__ASF+ z2KFz*Vg~jx!)6BdGs9{I_BF$92KG0@at8J}!*&KRo=spq1N)v~KLh)pVL=0!&?c~< zf&I|1qJe$Uu%m(f(Xga}ebTU{f&J33rh$Fau&06j)3B(4eblh2f&J95s)2pgO&hHU zU|5^LvIh29!?p%6u1#QF1N*LFUjzHEVPOONuwi2Z`>|nV1DM&yu(N^v*|4;MecI=~ zwLY+48`d_kZyWYDuzwpCH?WTzHaD=J8&)^4uN!tZu)iCYH?Yqewl{$BZ4B!h*!K=%bM4(uC;Jr3+2heZzTBZo~6 z>?em+4(uz3T@LIohh+}zGly*s>^FyX4(j^O*Y6ALKZk`5>_dl*4(vyVl@9Dnhn)`W zPlu%r>{ExW4(wNlwGQlChrJH!`qw`^6xhcOn;qEC4yzs5*ABZK*xwGz9l&(Q!FC5Q z-f^(rfqn0=-+}$_u;77x@UY>5{qV5jfqn6?jN132&{bob02}d4`A>ku=oK?egrl@fYFb@>IX3U z5!n3zhCc$!AHeiSVEY3Y{|Kyq0P`O?dGcfc|6g|*C%{Q>#}RPS`{N8a>A%MzaMF*5 zQ{bc@AIHE+KOfG4lYV|21SkD^a1xyK>%&oS(yte1!AZY<90n)-esCI`^!vkcaMJG= z=fO$8e;f!WeLQd?ob>U*k#N$-3unSfA3q!lCw)9|DxC1~#j$Y0#~bIu2_JtP3@7|~ z;AA-A&j&}t34dNV8&3H1!{KnkpC?X-6aIX0Je=_7jq~AzKYtt$CwxBOggD{z14qOO zpD#EgPWb%6A#uXz6HbW}KEH5GoPhlga88`?`Gf&I z8fVK83 z9QFMKr_52`U!MQz$s@ks;G8+)`wtG9BfcNuq&edI6ONiAzF*<2IpX^l4x1yspW(DQ z;`8pToZ2| zBs%Qz367$}9^k7_I}Wb{9?#?SI^gj=j;{kA@8kSB;PF2Wumi3KaDp9h zeSjnEfa?XEVFz44;1E0DdIG1|0oNBe#tyjNz&Uon^#=~J1FlD|y8Z_TT%Q#G^U4FR zS8$dcaQ%YA?11YToM!u7-{3gg?|KL4*?!kQIMDXH9>R&X-}MoWwEeD^aHj2d{e(kp zzw0TSYWrPZ;aJ=6dJE^;e%D_(*!I`0$39Hi@A?c!+kV$;INSESe#7Cm-}M|$xBaf~ zaJ=nzy@&H{zw197aQj^k;)L7p`VdFlKG%ylrWhX`&^IWq}%8E6i3}Y*Q+?|_PKt=VYkoqEKa+9u5WSN?Q^}0^KPH(UmSS*To2>K z+voZiN8Ucy%Q*A)xqil>x6k!7PQ87uuW{_{b-j&qZ?Efb9DI9SkK^Rq>-ro=-(J`2 zIQ#axe#har*Y!M3zrC*Sas2Idy^r&6uj_vtfP0+>-~`<3d;mw_Ugrfk1NS;Vz#+KT zc>+$sz0MbK4DNN_fOBxK^9LM+d!0w%B;4zKqO_#NUgs4!3->s`*t2Tq9_JZ24fiQi za<}s#9Fe=77vYTD?feLbAB1K z9*)ml&iinF?sEQz19X@3K%AhvoDbp%-Q~OxXXq~Hhd4xcIZwnXy36?@j?rDt8*z^A za{h>ebeHo;oTR&)PvR)u>AVtW=}zaDI81js&%|lE)A=Tj)1A&cah~pU{)q#1r}I#p zs5_mH;z-@;ycB2ZPUojMRChX0#i_c}`6`apoz7cvuI_aHii35h^H`j$JDtzsXx-_& z7H8{D=eIaqcRJ6->AKVTE{@lo&U?ateA?rwMf zj)Ql*^LU)R+nvwj=-uwT9%t`%=l3{#w>!_r>AT(eK91k*&iirxZg>8V19-dp0XTuT zyFY*{S_R`+uU!#xxCH&7aYvn+>gP@yv_X?9L?L@uff^8&HWo3&fDD2!Rfrs z{T&?7+uZNL`MlNr9~{tI-4DVEz19689MN0dFTxqU)%_zJ(p%k6!YRGg{UsdJTitKM zIla~WCmhsU-H*aaz196G9MxOhufkcq)%~kmKN_*s{Vbf;TixHnalO_3E}Yj}-T%UY zz196NoY-64AH$Ko)%`M@*<0N|!=b&!{WP4~Tijp6vAxCpHk{jA+<(Kty~X`FoZMU7 zpTp6;#r-;*-CNwh!{NQf{XCrBTioBn@x8_UKAhiM-2cM?zQz4OoZwsBAH)&9#r;B@ z;al84#38=L{Y0GNTijp7F}}t9Mx5hY+<(MDzQz4Woa9^FpTtqV+5JkK<(u8V#9_YK z{Y;$Zo88~UalYC8PMqhP-T%aazS;dyoamd~AH|Wr+5J+S>6_g@#i730{ZyRlo84c< zvA)^;R-Egb-G9ZwzS;d)oa~$3pT*I>+5K9a?VH`d#o@l${al>xo88~V@xIypUYzfn z-T%b_zsdbzoba36AI1^C$^BxS@tfQ~#v#AS{bZc-o7`W&Vh~Q59lD+XdZ!1f{o@A=qT7|UV+Ynjpi5VFxX(8flh-B<{RiZ zKy4vO{WQRt*tZ$5>N ziuLAI=&V?8euWN;_2yaVv{-Mxg^r8$=3VH#Sa1G?4vh8YVd%tIZ$5^OjP>SaE>3$U5^ubcC!kFGOd^I`czxh^#YDM5o9)^F?%w ztTS)a{6`7v%pcJ~vd%mboh0kbC(%)|&b$(xCF{&DZQ63lI`d3)nyfS5M90ZG^G111BKAVoV73Q_+Y+G)An+~_- z=DF!~TW-Faj<@CJz1Q6{eYyE>I^dR@2d5Kmx%qH9;+C5ir!#K3`EfermYXN1Q*OEW zaysUgn>VL(Zn^n$I_Q?0N2il+x%qTD>Xw^Vr?YOk`E@$%mYZj%({8!>b~^5sn|G)4 zZn^pQdsEsjHxExI-g5KtbmT2JFHdLQGV}9v=q)o(Pp958^YwJ>Ei-RV=iV~&_jK?r zGmlRv-!k+0bo4DVuTN*+GV}X%_$@QfPp989^Zj)EEi>;==if5(|8xK@lLw#^aG87n z9f8Z_1?UW1CO<%j;4*mvIt7=>7tk@dOx}Rb!DaFXbPz6+N1&5%nS25rh0Ej>=qy|+ zzd(oKQh5eC4VTI{&~dm_-hs};rScDSATE`Mpc8Sad;}edOXVf#Ok65IL5Jc}c?voe zm&#YrvA9&;g3iUI@)vY4E|tfilX0nh1|5w{9g$1rMd*xNDnCMpB)iF^tjl}qGR=&W2Kze0!Q5_uLnEtkl*&~dp$-i6M~CGszHU@nn|p%Zh7d<-3# zOXOwf%v>TrLx<)Pc^W!3m&n)9vAIOvhR)3;@;7vFE|JHflXHoD4jr9K$aQ4$;N(M0AQS zmM@}Xbg{hAH_yMeSpJ9((#7&fbdoNXPokrAvAhzUrHkd4=rCO@&$M&Eh{f_vbet}h zccSxjvHTMqsEg&H=tNyCA4Ny%VtFY#Qy0rm(V@Cno{CP@#qw2jtS*+fqH}eT{1qLn zi{!EBWL+em_0lU#7s+eU*}6!6iw@UC@?3PfE|Tw}<8_g|7oD$*jx(ns$ z=+s>(Uq{F8LU}tncNfav(ZRb=9*<7mh4OiH^e&XwqqBFR{2m>?3+4If^j#?5N5}6% zc|SUT7s~(90lZKikWS!*@_}>&FO(OgGkBr=ARWRB71S~e;SK!m@kh?C-r>!R645X%d65^Jzsv64(s{ytaMt>mv5!x zdcM3Xo!9f_U+KV}FAqy6_I&wRI%hH)WUw)Pj?fLSwbZXC+ucc#qzPv4++wENC(k4q=_eED2Dy64O5X3n}}zWgp7-t*;o>GYm2-%H2$e0g6wzvs*U(g8kS9+*z> zdGf(@gwK-~rZaq={4gEj^W=%?6rU$wOvm^PhOkO_IdK#bhyux=cdzru6#Eg z?{nq7>3p9n|4j${TzPOh;pfVS(-A*cUYySOx$@(5$j_B0r&E5ed^sKSbLGwHoS!Ry zP6z#5d2~AI=gOzkQ9oB+ozD8X^6PZi&y{DV(|)deJ016P<=yGLpDX|V`Sf0M<>Akn z_4r)*`0M9AFjrpw;Nsio%FjQ&`o_8P^i^Bh&6TgO+JDj9I^Mp~*>mOZ54LGGS04Yy ztB%i+&%gMNeRJgX%b(mjM}Gh2;cMo|^Y_hOJV(C&j^}61k@uhXe)Syr|2xXRnWGP& z-|D~3(GSoe?$2}d1=L>s-W>e_*FE{h9DM?vC%!aCzrYnQ{dA7Lfv>-MYL5Pai`VDR z(MNFaIT>^G6SRF~>>Pas|4bh-M}NUpzwJLqpF#JzJ?7{)xU0oubMzgod-(o2`VR)? zcbuaS;eS58VUB);=eA!tM_)qMn=hK9KVjO0v*zeixagy%bMz}*zw_8^eGA9$*f(4M z!s|s_XX|4)Ubbeoeuf*)Tryi;KGbeG;GjwP?0}iC*Vs&DJ;Z zS$67d{S)gKjGC>FV$B1CXX~f<^Sga!>#KOYb(h)tD?Z45c(y)^#jEd{t>0pCpIc_@ zyLkWK*UZ*`@o2}(X6wWF^Lyvb){n8VZR^?kGIqV#Xtw^0nwCdq>C?!1cK0m(8rve9 zXX)FxJ6JVK|3<%)3uo!$c=+j=v-EQuZ&E!=U&sIa?3-EoJ9eM*#Vmau*S+!QS^7P0 zz3%t3VE-q!{_M?J`aizz{PHY)Adk%X`7He)uOvS+OJ7LEp`uy(L#kfLnx#+VH`h&= zrC+3bm^4e@$n;@DX6YZf?r`5(`bY-8+I5zGk`ecHnx(Jgfo1p1(qFRssat31Gl^b* z{Ve?^>tQ{MZz_OY8R{nC|S?ncCd0GxgEr_w6)OKTXqH?wzTxCa3jnGxgV0 zZoPh{KAS_+ubiph=FGodG*jPA(^t=)ssCnm(0nHBf9l(*Cuiu#={(@z41GD(kM5kI zKd0mE8)v}&r#{twzMp-EUYMc(=cbcCo}mw@Yx7`+exTmxF- z^w8xQGxP^tc=Na!`h*tUpEyIm(6c=U&Coa0c2u7k`iEZ6?J`3jQPcl8FREE_{S19ZYmQ$zL%-3cD=wa)?`U!7HZ$}eeL1$p4A}p1&;CzjhJK`n zzBn{pU(&i&yQb?;Dm-)ZbbU(4A6PwIzfwlp;_3R9X1z6gy8fkhb8DvSV;a@6Y`T7? z7dwA7U0>5D#ebcyzbX9tpQh_`D%=0=bp1}B-}T0HeNV6E|7yDar%7M`e7ZiUJL8_6 z4*NfDN7s_+`l4QcDQCL=sQXr=P1h$i_2!i6`lb37kC?7+s&?9d>H4ScY1ezYKC0Jp zpPa6rYUi|vr|YY_|GImo>#r()`qt_CtUg(B{dE0S%N}YsUEkG-w=SNp|LVd<=SDSs>x^|krt!X=!PSd~jZqmGI z`nV=9m^Mv6*ZsXJr|IiDR{5`K`n$gD^u;uNUg`h(c$$8%D<1sAG<{#S|9pFz{;$kO zUY({7?A(eMr|Ad#OZT5n(-+ol?$gushpiYS$pYrpT$Z<$ySm`2Y5LH9d)Xz^^rKx_e(p4VX>UzzJxzbw6&E&{rcdqdvSU;At6epD|5SZz zzrSk7RQ+o=&)YCnAKPcot(>Z#?V(2&P1V;{dvMlN{cS`4S~FFj+m7_Isruc1bj#OM z^}V&*@!3@UZ~y+}qpAAf#^nBfs(!fE556^3U)(>MyfPK`KY8NJUrf~}*Z$4tro#Rw zub%MqRDE;5f1qfp{<+MvvZv~!>%4a2RQ+^qze=8}ukO%GBc|%FTRCaqRDE{SyZ4!@ z->%}uu2W(ElgnFmo~r+@cKdx(_2DggT)R!M(Nm`hI)Ywp#st?K`fo z)#vwFhZVK@{rYrRSgY^v(5Bx~tB>&6Pk&acpRl&(nOc2??beml>M#6p zB(GMV;jt?+YV{jF^T_yGeTSEhPO8;^Sn=bbwfYdFe@>{?kJw{D&su$nH^x0#t3R=A zhevAlDPBI}-dg>Nx4+P_R^Q^V*iE(i7hgTlzE&UO##=70)z8>t+=aFJ8q423yHF65$nz7@W+%N|gpf3xwn-ZlC-dyVZ{qo4EhHJxkpb>5To zK#l&+1*`9@(dYS6a)%oIo)b4;U!(7Hbmmnx`akmyUs9tF^n+*5uh9>B@SL-1^o5Rn zr+JP3&^@=u)#wv_tLn%U{i5TC@0+4;G=AUqDf&l;y|8hLKGJ7zT0KQS>GUZ}rsylZ zJ9XX^{iR{+8B_F`PW+^Lihk3(2gRo7J8d8NdW!zj+duq#iaylQgFl|4ANBL*A577g zdc!~7nW8`S-)V15f&CvM$HV7N(O3J%iZiC@ul-wPvnl#)4}Kh(qThD(>qn~f-5&VKzH0rqpXKkU)`$Cg z>ZWS_xPKb4rdnU_+Jt4*`g6PVTu`k~cfpghs`cys;<4IleY;tYR#fZXefqI)s`c@H z_2ie;`gz;+{A;zo-cJ)gs@C6|KH~jqeZGTIe_O5JH!c75YJI;S|K#Or{lAyL{zA1r z;D3DlT(y4SA6EXbT3>MCijr#m!M{12SFKNY*M*a-^$SnFdt$Y|;dX;ls`U?_C{C=_ zN8IY&A=UbcpR7%&)>r)LzFyV(i+f(xwOXI?g?%5b)^B{y(+^hbJAUxOoL{Y9IUICWwZ7%tH(ONeUmm`; zQMEqi+#ejT($5^rKUk%&xl`rtD*erS&fiw0&w1h44ORM`cYU?0O5gKC=Pa$#|NKqr z{3?CWSrs#@^g|E7sYs0Zw+i-uc)P*BsnS=yb;>JM`m47+@KTjN>uWxJzDmFK%QyU_O5gSU?>=1x z`#=2RD@v;LVRv{luS!35@nw^%^kv7rJ+VrE_BZXvR_W9J+n+{N>DOL&$FM4W+dcn1 zpi2Mt_MUyK^l?`&>t3awdujR;Rr#O=NEUJRjCjC#RIjK`q8_5Q(37m{h{Z=O8x0s{lBi%r@rCpFDmt`zqa?2 zN`33kSAAHifBl;`-mirHA9`E%JC*v`*Y$yLrXS3U#Z`{ zW9?5W^}S#BmmgN@e;@Jd(n@{s3xa}5{qQeN%&ycI|NM~jO8xP*-BK&{$#;J+xl+IU znH>`=_06Aq!_Z3o^Fyy1Pzn1#Wc_7*EA`WVeo2o?ef3qBJXxu~{?f}kSL(C>{Hg~l z_1pjQhI=aY-GA2c_DcQt7e91MCG7u@^6ocO>c__fU#TyDL)sOU`tuW?Zd<8O|MFMQ zuhg%9)u(4y>f4_^><1`+VSa^u0i!BsRoEZ!#EGdD_6cO& zS6u=7KX_AKS%rNA?|<>H3i}8CeCW#x`v{Id_<4o>1g|{vmkRp|il+Uk0``B<`xm`m zVV}WeDeqLk{tsII`I{B?9c*m&YK8p=4-WfPg?$K1KYgLXeuRovKdZ1W;c&{2D(p`v zEPtxPK845ImsHrVF!V?H74|Lsb8}XO{R^pm(<|&_81s+R3i}!Ucuh)$eGL!1G^)b> zhPI7{SJ>z9c+Q{-`yKwdDZZkv?;){wh5ZjNE$UWbAH<%7Co1fRcx!g23i~2n>-S)V z{Sm9@-cwAAD(sgSzOqAweG|VJe^Z716K(cgTVWr?s;952u%F`OIhR-1S25|m zi!1D}xcR>GE9|qlXV%#j_FKH1+PcENi%w0OSJ;2?;O`n$*oX1lV<*b($GB$0;d1*j z+WdTfIqd(y-nZ{Aw@+i)(rxATYkd8aP387&Y`JS)x&0ey8&;Ov$MNuMOUv!&7~Oke z`B(IHENVKp-2RT={(DBbeI8#G*OuGwaozn@<@SB7KN2gq|Kq^F{#9-t$k1p0QEorT zIX(VX4*Ngg(hEKy&Be}KF ztL65S{BYT?%Izz;=^wu+x4-22SASk^pGiUCPs;5#xnjgK<@TMleJm)q|760=#pU*) zoPA+_IqZM`R*kdE?MoT9C%xSMl(=;h%I#A*zHn^0{VIKDj4p@$?|-OjWV!t-2V+Ca zVgLL0`uD(c`&kZu6JKs$%dxO`x&18zE4!E5=hA%IljZiiw3+{CxqUC0s~#@5|K<7} z_m|rTbI*yp%k77GtIZwd_Qj06_SSOP|AgEJZ!Wh_X8nNc%k7u>cyjx4`(|eT;>vRS zXS#iIX*ukF!ew(WDz~4e>!I_??W>t_Wt(#QYyRBrjB@*I*5|e;x8ElJy(Z=M-He$Z zDYyUTk1dXu*@x5p;lpM2<2;_Xzs$az*FM=@W`9n%?c2-j(@FTjmNNTwzMQn7%)Xt1 zPuG;e{>Q(3a7CGYJgqt{Ewi6z`Og-X+1Jx*(cCiodtSbNR+)W1g@x0~?DzS4`jj&J zeui9ASqA$bA72_Pvk&Nxi~dz+KhW^IzbdmYDDBr@l)?VTFFN$sGW&$y9r2ek`-N&M zJ}k3us8@#%%IqKN@cMgY_7P2L@lKijM6C*cQ)XXL(`~Pn*DOiU8J)lQr84`C zZcO+^nSDoZ&ir|q{YUA&pDVKu>Ft@%mf4TgA>rvV`;snOTv}#-(uAaKN@;W*^kZYkQa354C+p_cHsUmKAj=vp?zwH$Gkl``>rP z;!b7uOYMICp)&iXQXaj(4EDe814r&IvyUqK^E=95|NEXf`L;6qs#@N5OPT#u<96Rz zW}np!f4i>CeybkE?aS=Dn)O(_GW)N-JnQl@`>+}>Yg=YN)~6p{SY}^VS?PIY_GjH4 z-=@qytut>tv&??2u8mri*|)V}d9yP6w>EvxtweG5fm~ z^f(x^&uiLU`(m*FeXhTHcg()8^=)>$v{Fwb?gICXq*+irM$}`H~l7_P_n%;um7}!8IQ8^O*f`Rc|~O zvoCJ%svpJdk9+QhXJWAby?&JSRLp+4ZQqo}?3?@g%;FgAf3JNb3u5-s{ra!DG5hJ> zX^|bXukM1R%$WUkd%vC(v(N7Swi9Fa+ifivAG7bS>C%*#{dYfmWK7IHyn^>f#q7tM zefG$heR(ez4~yBK7u!5IW}n{Rp#x*~>kXZr5VLQu>d}5N`}cnHRqvR6d@Jwl8H4@r z`SVW+{?pg@yW6_N?C-nwuaC#<^E>bEM`N)6J=6aANX)*!+n#tRX8+%)S@*~613Wt7 z-kAM>jdt7>voA3BsXJo!2PRz5F=n6OZ$9b}vtKab$sfe*8_ZjCW6b`+CQn}`QF7`^=dAiBmpm9kWky`Gl4+*#91hH#d*jx7cS#lbHRBAAQy+ zW*=jIaU^Cx<0ns?2<>Yebndax{>F)`4~OjwZVF-lyZ`vt8$#Is?psUOh4xK;Gj2_2|72YM zRiS;9e|>aCXg}qgJC=p^RgS)XNoap%(&dXn*#GV`FIW)TZ~5mo^FsSBkDNItwEyyp zGiQbNVXi%UMrc1~aQ?K=zRaIpS{vG*+3eaWp?#WrZmSCI*X;F3MQGn<+rDL?{hI^E zgdyyIx46P@Li;%{|K&eJ`#S&h;a8#koqw3}WoV!01)IJI?f2Z<@^7JipO1F- z5ca?8Fqh9{WFGJY>u3ekH7}}q@e)tQaeX9Gvcs{gWHSfHihxV;b z$ogq$|LUx{KMCz){o_494((^%_nT)!`&$3n?3obuzw4UGPlxuo{%BCpJ-^` zYx}a2(Eise?kNuKgMI$v!q9%$^cxC7`(n%9%M0y~{b~E$&_3Dn_p(F#WhdW|71}rZ z(#M&h{j=BIlM&iS+o5byXg}=-ebPevYF}A7A+*2t@Z{9cKHC}1#)q)~T`qoWY-r!@ zyn9kY*#9m~=Zy*N!~Ij%=+J)Lvh$Kc`*M5#Ju!s+f3o+8k)eIMD=KVL_7TV|h>0P&m zu>X&*d9*`l-}6u7ZwX=lAAdjj2O;eL_r5l?k9tDhHKF~~*Sym{w6D7VjH^S~|HqFWzbdrP z`r_NJ3hlT4Fu7f5-}T?#xH7c=`mXs`g!Wd%h3Mx zd;7Nx?Ni^hsYPhN`q@vl2<=<{xNVEj{`HE#H4p7$kMG|+w4Z(8{$`sk7TVul z^>DKg_P=w-jZH(?|IX*X)HJm3J^hiUq5bcV>}(R+2mjnVO+x$OyAEs;*7e1o*(9_- z{?_Wop?&fLpJ^Q0FTbyI|qbh4$089ndJWul~$-jY9kD z3%19F_Sp~rS6pbn{TIK83+=oAX>wc$``>Bq192hjf2Wr(hznu=JI&Y~31R;`MQ24q z*#Ay{_%ss2{&(u~zmX93zf)pyB!vC%v|~&pg#GWdzjq{r{qL0XU?hb7?=;~Dkr4L3 z)1oUPA?$yrf1MWzVgEZ_(mE2t{&(8hBoe~@cX}``62>=egoh%|}&kTY=?G>Jt1 z&XwQ)(AvZL->;eBD*W$)FP8v0Rjr%wLogeAC{@&22`5 zG~MTYc6k4L3+k?E{)87=G#&20Ytg(vpS($vrm5*U+`D-fE;XL$|8BaCdpG{re|>j1 z&;HJ9I}h{hRt$zb0R`=)y^>i<|6eaS`8k>sR?-lYK4zdFq2t_dfeu z)IH98@VotJ2TomV+WPliJb3EPEm|jd@lcDq`8SQ)pV9gr|Lx&Z7u&Qx?8PH>pQTaz z^Z80H=To(Om1~>N_a7c@@gC<}G`X6q&xre+^Kn^i>K;yRjrcJ8C+=NtJ~JT_m))iV z=h|`AS$@rNIc@x!ujX!N`9;U&)?I$g%h}$ZS9kdy&Yt~uKTcsAe^NL5gKFc$@fo+A zQ_ZE5S4Pf#(tA8v!BtJYL!_mj^}GxHxIcUp<*7?+hTm1l!p1R=Ar|Dz$7b0=z#9e#Vd953t zb?I3Hnw=9DAJ?WCkNP!{)~z4rN}jYAMjD@Wf9nTYcRP>A_SE$)_yA4fTDRu;~?1*_r$VPTjky_ik}EAH_2*uZwun>b%qbN$WG~KQ8yYw-rCA4snm1QTK_OUVlcn z^UjGoH?C8&R~|jXkA7y;NaGfMs&3~s;)^?ri+)9?E}nhoe_U)67uW4P|J6BH@kwuO z8i|~H>JEG>ww{svD*etU!G#@FBAi9g!Yd%fIlX;US8D+jE)q zH+bR$Q~xhK_v88-JbC%s8$9=B{SBTpJVfztd+ww98$4-vh~nS&+&}AY@TB1(ihtX4 z)9P>Vq~Rfof7^3@+kCm4`}WW6oQsPjc=9lR{X!G!zGv^n4W9U&*5BZ{(e*cY((pYe z)P2uc^*4CpcUu21JojAv4W2Z7&k1jP?ydS8JZboz6Y9R_kLz#nq~Uu`sQaG3slUOK zhVMC{?t7k5e}g9t-*dug-*W=jfBWZN&NYhM_O_?@^Os)>PX?d5+S8%+S9{{~-+OyH zq5f)53Qk?^X;J;vp1g4CYENIRzuFU@`F;>j-><*glh03G?dccwS9{{K-g|pmRe!Z7 z^G;pu>4N&JJy~|@YEM_xU+sxM?8cFnC%=7)UsiWN{>P7|;g5GZ{m z+|jenOW5;!lzHn8ap;8F*Q9kCvox} z9XpKiyG%?@8Jm=wmXnxMn30H}wT4()d8TxQi}re15yeIUU-!Z{Ikl9sg_D?q643c~#>H?HY%Xc8%j7 zY<$rVy*#k~@}vj75MO^`NZp08-`=x*hg-R^`?r_RuDg9?{pHDZ7kbxUNU6IpwEn_~ zx(lQ0FBCm^U876*vDSU*e*f9=e)oxKDd`>WjwB}L@~z&Rm=oz7-z%|K=l)$2dp^;- z3nx#+$M=bkj84soPsvNk%1(JQEooeQBr7E;?XirMv7P(f(J_+QKR-1&IW47gJlCGO zYtNMQaXI7bAE^KQY&U=`@MV-d<}Qp&KHrx2lT_o_sU349h;hx#m^!sCpY`M zuP&k6&?gdmbxYt&eXMKU2R!vd<&NoNQvBBb>!-Qx_B$h)kJf!R{gXzgr9{T2WhCW% z`~A?<*fHY6k`u{I&rTheo|4>d%=o0NZ@%PadjP!BszP*D-+S%hXvU2|Os{isx z-_`N<2#*F2&Uas2Do>+tzvOQp{r*oR^iO=UbGM!Y;-5JE+pB-hMv^mf{o+&kVD&$c z|MJOhzpLTrTKAY{KE|EDdjLDfcNx&@iQfHB{eb_=zrXXg`|kek%lz)?a{Fy}-uvC7 z<2PUTaQxrLq~R&`pHH6u_95@S^VGvq_vkh}3%c|k(C)EzymWN9v+l*?wtH^BtKAJ* zDQPK5*(o=+8^(imYr`wdEq5l~d&_8ErpAnKmz9#2n$3$;yW2b7(eciEMzp(S(wNNL zhsN*|N-4Ny(w$t+8J|08bh}%|CFdt)jlJdecDMAoquniI(=%@2_c?V;&Mir4sY%(X z{E%-MJNDE|-YwZF^)G!~mzr4EtJ}18aQt5U7 z_jj>(mjOLHbM(Mxy}#WJ{@nW4y$A4?(T;Dt-4mzY2io<`${3T9ot=@DedGTRKiEj; z+j+H3@{J@CcLQgeK34xT?saFR*_q9IwQO{5lk?*)h`Xrq#c^%pE{VIM5$mQixF4=Q z7Ojm+&N}1F$oX7u_~Sd`qi3~vw$YC`(;>TXQclunPII#APscZ$<9U=5>EN><(qVLV zcBBJO$_`%H;r~2l+?L@TxyxxUncu&%?scc`qa>${&K<`K;n)m5LEZVJ(W7}r*ME-s zYtk~toPIHhr~SB;Q(r~>J^t@CX}-Ij`iOiRkq%=rCQVA=InjY1P=}-(p7*13bN=(A zjOE=urQxyp|8jaMcjA$YG&^fRl>?kfIzzq&;yr{BMyxB2IK{)z>Q0^Xu~CdHO^C zHvAjTMqY0c7diK|D;mze{Jr~q)HE(~UBef3+HD@Sp8k0UUltd+jkT$tw>5toKJV{N z`!}48%xM`HY3G?!e;PiohoPr`yyvcpi?rc7KOW2QZ$F;LzYYI}vynY~Jnz@=r{T80 za>eN%@72>j-r3yN@byjMe8a!-V>D_N7ukH;6%A)Axb5_h_W>Wz$JMXz9R4TEW>W{bicjc+mhWmBl$v64beLQKn-zLuUW6x~3=}Yc+N5h3v_w(Yh z)6RQ&8~3}xGpGJEdJ!e@&G)vCX$aisb8 z?%({opF!RIo7dm*)c+gTJ%hfxs&S;%cNaL=4{U)4#*=O>1e;U_46HmW< zUftK@<6r;BpYV5o8b`i=`TXy0O6H}QLy^S*ca`R`qR z?|YZO`rhT)-@Cl=dzVjq@ACh{*n2=Xar6(nyXw7nt6P#)t==2W^k7KnC4^8N2%X?i z1BL*h69_#(sG&n>p|0fKZCtSpE`V(?HsAu-v~SI;``!EA?|;v^I_L4@-|VQ*%+6?M zcK^?wE<8F@ECdu&{&x@k%ZTIu+LwOWZT_FT-0qag|2^vX|LV+kk30T{>~M$le@Ok( z^Zg&v;Q`eDklNkZ{~wb7=kZT>XZ?T3Z0;Vf{HIJK;0CI@{XoDC@{4Z6mGV`$;X>Tr zZFtDv-5wxB|7kxEVmN@mXM_Z z{qKI>I}v9^++Du9)5|07Zil<$`iR>j?uz)!=K*iWbiaStUp@!e-TTh&7;eVCSQ4== z;$abg7xA2kS46xw;`0&Ti8v?X%7~vw+NdRp?HlpHZo?IH zLd4&98@}ITb$VyN42xyp*fW!;9$S8XJ2iTHiQIJgP! zeqMIO@`#NQ`yw6?G5oQAc^};^argWAQqEv^w>90dG-5@>x`>StyCe2T+$ZAx5q}-= z$cVf9W8IHCDdL$C&xyFZJ?q}SB;qv@ua9_Z#J@*;FybQ-pNjZw#MdJ3Zuhz$HxzMd z#Q6~yMO+ba_fK}+`5PmC5pi3@ZzBf5|Kx+aZC~<#DX;MTy4&yW`*$A(>b5FkL&WBY zyAKO>Z|^?#)$Jh>e;x7oh`*F;c>DB7JTu}&5&s@xZoo`&k6C+ND_)EQnw=ayui4lLPmvH*8k@!pfgyZdzcz?u) zB0drE>4?A7TR8uXNPI8ixerd{v0u~yZ*w@Lx`9XF)w0a z#NCG#yYqdi|FE5r*c)-Li2Fu7B;qf}%HjNDBJqTXr$(F*@!W_PM!YQIUm{)?@y3XM zk9c>)e@6UQ#HSeZ2q*5E4!SyBocZ8L3gZuvH$A0+1;9K`d1AdzSeUt9^@-N!< zMQXUu%mX%DHeI>Y0jzX<MwHkf5kL8%SXc!I*K7fNh`f<=JKOTAlQwEdmCqQ>$ zF8hhlahN@R60`|srJoEffSKl}Kx1LP@>8K6Fg8C8ih+sp(;*5B!q0#@d`##WOqGuX z6~H9>*w8f}2RaRN(8q{UnAU%xKCx)0l354}Y zp)Ri!YVpdTTCW@`@kT=#UIla;=7LuV{pD3be|Te{4PG_0+^d1+dbQ9LuMQdoGsvrl z0$u}T@y0?*uMy&VO%Tazh5)YxYV%m3dXEjN@YtbTj{^#MoX{1I3p(X-L;F1*XsgEy zt@ik!pFDmj!4rfgczQrXJw2g5o?ejC(;L!x`aoh&9K`VSgV3J-P^WtU^uj$5s&Nm3 zirj;tboUVGraK-w?;Z*raSwxbxxazdyN5%|+#{el?vc=B_h@LOdki$tJr?r2$HVi= zCO``Jw-C<_FXwbmf*FtE#YY{ZmwHWH{N`#!QC6Ly&6cW3ZLv+^)2<`d>>U6GxUO1DW8s}Q5 z$oVUj?pzPubZ&soJ2yf{oSUIt&MnY-=Qe1Wa|blX`8zb(xeFTQ+zkzM?tuc%eURCC z08%>tgm}(F5XpH2`s_FgwKI=Qs_89A}}cj`Pqd#|7ws;}W#Z@eh>b zxC$+HT!(&e{0n{SxCIS!+=1d8cOka}g7l6sBz2@fOh+1ob!0$Y_AIEyo&(j{^Pm!Y z0hDRK58bvGLl^C(&@p>CwA)?*ZM0WGE9{S;`Su!Un!OGhV}AmDWp99b*q=c*dlRI# zH$zeOmk`zd8baFJpf|QR&~w{6=%K9(DztroQf;508#W+x)`konwxL76+pwW^HhgHQ zjTD+~qlCV<(Ly6^%+LTEJLI=?;3PL5OqELpZG<4haAav1G6*^|B4(&13 zg*KX=hE|#yLkmnzq3NcU&^XiU&=6C5sF&$&$YJUVX-)9@2@@D*m{4J~2^;P-62i?! za=6w=3zry~;Y=epeA_4pUo?us$BfeO9%FQPlQAazi%}b1Xf%YU8%^PHMq4=E=nVHZ zdcsa)AgnX?3`>lC!c1eoFvd72+!Z?{+!8x1To*ecTpBw%oE1Ahd^dJt_;T#`;S;gb z!h7MhESqD046llv8(tKP#p#gkHhWy`fww>_NYqV5-!lUhEwz% z;T!tS@LB!G@L@feyi<=(Ua!X`FVmBf=jv(6Q}nFl(RyC;V7)N8hhCa&(?=((^)bmp zy)K!iHzuR?*5po|Gr3vkO|I1ilS_2HlQVVwlJDpSC129TCm+{+le||qDtWVRT=FX2 z#NykffHzl`ew2?cL<5+Hmq1ZCdhI z+N|WB+Wcg@wkTPnElU<_tCAVonq-XjNphFwS#pb}Ir*{Xb#j^JO>(xTEBT)0Q}PuJ zGUb#8n{q%yOxdQPrL57gQhwI(Q-0KlQYLBSDI+whlz|#;Nwv1qI*Dvc{8O5;nR zYI>$1HE}6#)dN#rsE4G~sJ}@mR*y=_RF6-&qn?y0l-n`sDVJh$QjW(IrtFO=P1zDtk+M3bI%RRpla!e;&r&AFw4@A= zX-(-L^ESmF^C86?1EwltFsXtVVk#wumWqsFr@mDQQeUXVsWqzT)MAx7HB)6sy`!?E zURF6%PpEvU`&B(tx2pQ4u2Bt2O;im{{ZTa{b&_gq>PXeZ)PbrgsXF6H{v7UkyD$I2b4Wy;;DIZAl_uJTCgRprUlzm;cG|5RQ|-J!ge zx=wj3b(u1hI#-#NI#rpSI!0NLIz(BL+DloP>QvUG>XlDZrOM~2Y~`y|ys{(plcFoN zO#!4eD9~wD3PM_ef|i!5V5i+w2-40gq-jSL%CtQSZQ3SIyqtB-;kG_&NKlCyMn#zm*54UNu9i;FHu z^F)`V#YR`AMMu}B@uKU~$k8v-!06VrH}bb>P4bUvHF9Kni5#DvC8wm{m9x_SkqgpK z$))KB<;wIOa$Wj5xjB8Q+?hUC?oXd8@0C7Q-akEFJ|w-5e0aKBJ~rJTpO`L}Pfh2_ zXQq?n^U^{2;`BGN<>^hbr1TouhV&BI*7PjduJpUIed+(m4yT`zok%|@JDa{kb~$~W z>_+-B+1>PcvXt~`vaIxRvV!!XveNW8Syj46R+ny+HKr?ME$Mt&M><9JJ{>6oGu}zD z8O>61MxB(IQ6}YQvfky$RP$;=fsWG0JRGH-}FGS7+LXC4(H zvi6AZSzAQ3tRxX9D^VoMnk`afO&000#)vFgLqx8uKB8cjThuozR`gYtLNq*!FB+Fc z6-~-QiDqPV3Fly8%9@=W<;f03^~}B&)j#`eRDAYdQ6sZ=M}3>UIcjQlQq-*M z#HavrSRQvsF>&vV~DsvguK`vawO&?2m%1 z>^4DRcB7y?`;nj~yI9bWoh4|=z9;C&zAE^beMW%FIU*qD>=rO{HVFhds|B*0M1dw} zw!oA#Mc~RAD+uPq3;O2735Mi&1tW6If(bb>f+;y7!OR?{U_lN}uq5Xbe|1hfe?!i5 z{`Q<2{+^st{^6V){>hv$|3c0U{;yWE|MS2?d0{%eaRb=ThAMr zTg97@d!IKoH-qWZLXI0ELX~Voy*~M=8|||9)gFYm^&(OH+N#*X72R7B<`HNCEUe%bGa+?rg7Kh zjpuI7`-ZzaZvgjDUXXh-&%wQrr{`YJlXLIo@ww@FRBnDAnp>9lfm5B=%4x`JzxboL?dgQO<^v_?!8J0hbGbaCg z&ZPV?oP_*%&b<6M&d>Qi&gy&%=eK+fXGgw-voD{+Ihs%6oXJOW{>krT-^zc*PRXxl z=j1Qm~R8Q?Q6_DwxG~ z6-;LLC>X;YP%xA|te_uzOo5;MeSwYrLxGmPpg_i6TEJr`6;Rll3efDG1s_-k3))!6 z3!bsg7u2w>6_l~=738wg3sP7G1-Dq`1(#Vh1*cfg3J$Sa3;tkr6>Mf93zJyH!X+$L z;XIbGa0W|RIFV&29KmuF4rT=kd$al#dRRjX&8*RdYSyGeF)N{v&6;0GVl6F1vXTnB zn41b;Gj|m>G7lD3GfxzjFfSD5Fs~OTGoiwp%*?_|%)-J`%!E`00bWd?V zdhg-@eQ>dZKBCw_pIEG<&nOns=M}T)ONxo~q+%p}b8#2#kK$I^q2gz>Q^hs3%f;oi zTg3&ml;U(+Zt*=@S@AVmP4Ri!v*P2lw&H`d55+ra=#ot|N=XupSF)5QD_KC(mi$1o zm3&Y0myDtHD;Y)`S~7q(rlbdLa*2yJtHeZGR1!m5St6mWFX7O3lu&5nfzn!9P5Dq-MnRY5Q>bO>6n@z~ioEPP zMPGJ-;wU>w36>qA3@F=8`KD|uWqjE>%CxeTl(}V#DND-cP?E}~Q#O}Pr0gymMLAp+ zPdQ!Ik8-7~2jy;=i;_`hq7;^?DV1eX%F{9)~q z`3KiXHy&Idg&&+GG^{Vr1l4^NuM4pA>k?(keC%SNur7=q?n2c zBy+_GlDA?ADXyX~DZU~|8e8EaO{p-EW>;uPi4`)^>IwmAQw5W>yMjnMQh_3!srX2| zTG2tgSJ6Vus%Rh}BW%8|ssD&vV~EBh0#RrVx? zDm}#PN-MFXQctX@R1%+8iisVS9OCCnDiL3WBeJSMqPVJyps8vjSgT$T{8dj0{i_}k zzOE`GOsFa#Os~o$%&!U)mQ~#%{91K|u)XRWVSm*L!ilOwgo{;s3Ad_t5K^l)5(=u; z5Gtyc6P{N6M0i;>htO3ugMfNCi9mfgj=+C7oS=C46(ROvUxNE#kkIF$i!kJ&g)ru! zjxhP5f-w7`h>-Y@Lr8i^BW!tyC+vBMARK-89)Ip(2mZ#x7JTx<27KaD?Z$ugXghxNqu=n~KT5*? z_-Hvk@zGECq(^h{n;#|M_dJ@6Kl*4q{@kMx_#2Pn@yU<+Co!=U21wifRhpSdGKGt3iC9>i4+#>UP}N>K5G8>PFn0>RQ~A>Pp<& z>SEls>O9>3>I~fR>JaW?^)1{j_$uaU)#q`A)u(V()qmj{s`ukwSMS1osNRah)@;Br zYF6V!HOp}7nxAminz^_@O#*H}&1Bs0nhCgXYewM`YKGz#)(ph0tm%XMttNomRpY`P zuCd_G)aY>6YLvK8jRXgGQE+87Ok7DSW0aNmS5X~Rn#_OjkR@H zPi+-8uC^3Aw6*{{t~Luhtu_Taul6o>S?vw%y4uUw9kpk%2WwAYPt_jA{!_aTd$)EM zHmi0kwxo6gwx%`-+f=(8`=)j=7Ob0xCDqNua_gpI<#iLWhPts>cinJopSmH~_`3es zv30$$Q|tWLxphwL(mFGCU7ZfQqfUuESSQ7vsuN)UsbgX9)={uob$Dz^9THnp_Yu=n z_ZIV}t`!45et{uBuE+2m*J7d{S7KrxmtZ`P3ovnyv*7Eoq+-TBzK5Cq_+QNY$5$}R zAD_ppe|!qF^YKy4p~nX?ryuXZTz$L)6MDQElk<2TrtI-*Ox@#Un3l(jF`bX+VNg$I zVQ5dLVWOT)!l<5%!&sh-#Q2{K#q@tN2s8W%e0B3DJup8!@nYbsP-0d+F<~}6(PH*I zQDTlhkz&q25nygUVPjIC&@cs02$-rTXiUQs0MquQ3;pRy2O9tM6`K9@Ia>PkDO&%u z2JL)WiSG5Z1U=+w0eZ~SZ1mKpY3R96L+E8sZ=u&cy@uZL^b-2dr)SZBKRt=Q`t%4I zdU^nz^K>`5?CB2l!+Xx)=xx_ ztRIV>R6hd!WBpKcV*McWn)<%zt@S<8`|Ew^6ZKB?<$4SHPQ3x0S+7PH*GHpk>c!|6 z^#b(UdNvx_Ktod+h-g6r2CZxW(dLE^D1XCSRR4xn)bNHD)Wn8osF@8

    !9(DfE~?%6*m}<%K7ha%H;*<>0&v z<-&VM%Kai+N=mFX1;pAEL?`tr$8hT@fi`O>gKJh( zfP>2^!H1pOpmGMXTtn;Id5>xam7H@=Y9DSOC?v8TI6DWexeXe>fd2<+?xaBiK~0a zo0(SRWrxkl5B{2vchwt^>6bT=8Ke#5y?b=YrPHg)tDmnRZ#(yo^as8`N;CdV(ir+l zI#4)4GF6X~I)GnE2(5n7m6je-`qfV)F6BLGVOJ{&@#76iT3Sy+M%0l0f+|ToopRER zmdB)&L#3ax)K4}M@O{z1Yla72Qk!Uw@BrF9*+H4+7O8F8<>do{c zeW!v+mF6BK+!q(p(+o$_XR+~qB#ZkQhF z_u6%&53jXJ$Iq@Jje;~t+mZBR8!IP9WxAz=<~!6PN#|CKO%|Wvcri+xKN_rdIhodrI?5ckCI;(oBo0;U65VB5M5_5pqHoJT!tdh?1pa~F zgq*IQguCY_2r`FJg2vDg0h9QJpak|1FykKyE3UN@6yO#@-c%#u-t{_y*zYCb@62;T zP{uO?2U1G#n|(l-%qSp`Aa@B@eq|HlZ)OmJ{n82DKT`<%(=QXe!106~6ETFk1g}ue^Gib!Gd0dMx4yneQ&s5;iiBIuJ>qmIQ<|6zZem?$>RxWCc>=b_SOeEf9M>u|Yg&JRkmg9H+6yfO?czDiE7T&Is zif_OY@s`sVyzd1h-o^@s|5^dTQ&2wmtO-wi{uwv?@$Js|t)+JO(7?m^%)$Nmgk!t$ zetMSphFnwpMxZg?{QVaE98V8_b=f-nza(w^!F{XnR+Y=}1IWKP-pFsOsyAP7zsWtgUq3(M%1*cA{0v%fH}5s#DqQMtx0i)2my!>5!Ya{-IRdRb?`6>#9T?@k$&{U~wJ?Dn5l9aF4|KzdeRK zN>t;dV=~;~FcI#VCJ(1`g^9B;r{Y!?5^x317~J+c1P+4;!r^-Tah7~<+~ZjfoL-bG z&Tg#}&itw^?)?sH9K2v3F4`K zIR^X9;0$(e+DWY4wg{~D%~0$eGX-`{mKf`7!N(rXW?`o+Y1pH;iP$$*SnSu^NbGAX z7*=%~f*rT?!S2oW#2&VA!!FNq!ls$oVHa;$V|Q=ck2Oi#h5ck;fu$sG$KKaB!q#2d zjLluU5sQe?#nx(SVV6g*z-s+l!hAS7j}guO!n~DEVg8JdW4^P$Vea-1U=9*{F%cg+ zF-hxwEGXUvk$)t18iJ|*#`KFes%9R+TLgyEj>ShR?Ur| zz1TzOp7(udpjS7VU;F`0HG79PyV#7rx6puI+j%*D^qn)7WKN)^#h87r|Dt1Swb^y=}R|oXmts`iZ z&O!7E$sV+SQ)AnIgkFUruc3l)B>19i8j6_p8WLeVnoQ9qW~pu8C`Q0!OFP>7wS zDDATkP%*>#s1Bc8)OgM<)SJ~eQEGN7>U(Vx>cGwfl;i0OsC9#9QH7q-D1*%7DCoa1 z6qKk$8J0;IsL6N2hm^hPCMJyCj(Tv5ag zPACQ678O!^2&G}Z4;6ZBC+gXIb5!l2ZKxaP4N&d_`lv#e^{B5&I;fF}Rj9{48Yo!C z-;k2I-ys9A>5!h>iIA*iqajByLm_eZ`$8USc86pWKZH<9+CqkPnnRqZ4I${qH6g&Y zl_Ar#vJmN$(vY&X#UU-Uf{>!exgmJn?2uN<%@F-ZsUc?C$su!ugpjnN3nAJo&xL@{ z(ILL~j)xd5hJ`!~Qid31NkRf<_#uAY>=3=Hw2(U^#E?}0Y>4#*WXR5*ppfAMkPyXj z?~pgm9wC$4T|;_Bjv?2c+k}{|I}{=z?hT2{w+c}%n1$@|HwnqTx;13_t6qq<-MWym zDD9AIEh|Ixwl51o@fVP+C$mV;RX>p<@b5^%jc>@*(E;Rb`(EVHs7|Cw^LylZ!&YQ9 z;|;R*ejPG-z8ZN1{2ZAY{}kEusRa4Pq6nEH%tIc0d7r82zfxI|DMh@8Gkt>d&kdu{g zWUgi)@<4zuG9m$lyw>4{j52mcI#BG8kF%|jD@XPrw;kApTrS;#d|0v#X+39v3bx9BCaycjPg&LHa%x5bv}M z5H2422wB)VgyMlV0yMG`(QCF0;fq-aJ{~_C99cUR9JDwdJZ|$XID|J49Fy@mIIiPU zFj4n?@E?zsV7j_7_*#B#@bxcM!NM&S!8(v9!HN?PgYzF21{V$A4L)gnJJ>WRBRD21 zE%@c5m3BhT`aly{ebHO>0(ZPMi$AgCl!-C7UD1!;UlHk{2{9w&IR`9xRYVe>g zG5D-2Ciu4y5o~({8Vqdq3*Nfq620{t zKn7e(HyvJMn*xUt6XADG$H5y5&cUC*kA|OEJPu!Lb@cx=Q3<~+m%w9F`EXbj3qCkZ zg@e}-;c{CHT!KTu0g+JnyW4(nr$#Tha1sa?ZwA1D&i3#g(qXu7^nQ3$&MtUN;|@6a z$2RzKeM7jyeiQs5c0If*TnC5ggJwIV{{@-D_f^RUZivuv} z{m-!2mQOJGR6A_1UJI=7NFz)GQ48B4uYzs7Tn=k4ehkC56~i7*6~MYS+=aCs%7!ID zZ^Cv9Q(@;~lVDHoUV=TUi-nyWIs-Fa5e17ji-0|I4TZhH$zhk(BADG3F6?#@12*`E z44e9fgEg&0!PI7O*bhJe%pUCn3y^ujtm9l^{W*>>dbJI#xceZib#@P|VuKYdbgvm~ zxtB2vN8AECsoDrr$LqoXxvODKmCIp=J}m~3r{;o4+A~4>%zp&cIgSP$fei%-*nL5Y z<6S|Jq>iA;yw)IQ^_!sFk99%MCaQzdRz44c7(ESYI8+j}6?{L)26r!LyZCm{$LNe8 z>eaNMC;7=iy_E?;?d=zWu6;WjwEu5ZQ2hGiL6tkgf-3D4LGixgpo4f`P@0e#^x*_0 zXdnR}RB;Ox#Cik|>a7h3+V#;V$aTas$YS0#=%bEP5W(0s=>EP#L2ZD&K`$XzL8tI$ zL7Vu-LGq(pf-=u<47zz$H;A9JI!LQ@d62wj5n9kT2YuW(4ZSom0d@L20)3!81fAQ` z2VG~`1)Z_(fZla&g&y>O1C2t}L2uKlp;tu}P~6cc(DBm`p@9j7(1`TA(1@IDXkhV8 z=y-W56knGFz1DgOdZ#NE8a;FdYW?FRG=DA}I;Rl|-Lysy{iiR2J~QD$y{s6}8wbeH zIy)S+$~6QU1BO9&1VW&(NN?y%ya%+A<^s*)Izas;N1#=z15mAq-O%mP7SL7aw?oS= z8bUp;Y=Wj-TMwOKa}zJ3?j+0+~u-_j7c>0M1A_x+2&iyxi^Mt^z~=-X8k*wdXC2>N^{Ftj%_FrqI# z5b-4?@XwdTKyiOu;G_O?fsOsqfe-#y2XOks0)Ko_1bTlF2MYUmfs9^e;Qr5)z?yD+ z;DIhwAoCMEQ1l@n(C58R;8dGuAiu>m@KKXvV9RTpz_Pl7fvTE4fy=8b14$L8fw51G z0?$3#92oLoL*R7&nn2qBgFoYzMqts6zX6x7{SI)y@-v|7;`adk^WOsOq6Y$YM|=(# zQ+*0JA!!d7;JytopuY~-PIwhCgRBfl3oHxJ_bv^|Jp&VD8VkfRxGTfYrmt1AKeJ0^7R9z^fPZHVkb1|;if8YG*O z3{j&JASPZHAc=?1LOyMeg8W<)0qLGoL#__VAXaTc$f@TXNXb1qq%@fXIUj|E91tNP z+1Mb+n3q3fl{Fah!^jzB&Kj_0#@~MHBw*S4aFKA_x8F*uDPXpiX~={d<4pwif@b zD;xduMql}FY_0V7dtBy^xL)diDEfhaHz(hp0L}3)w8`>sHMs6yx0vF8u|Ls&cU_$S z<-BwLt?|+Ree&b})#xyP6+q$tce~ghv7F~0F~sl>t0(*W=HdLm#fA9eBryM*!4Usa zTW|lHTRi-6a{&M0Pxk&kWrzL4()asEMC|fMkaqb0b=&5zHZ}0C`KRYU*t^#M{R=Js z)SD~(txqiZT_gSRYj>UT>o@t~SG_Rer|2B?`}3sN50=vDcU1Y_Plagl10Qbm`?{{y z4?AAzm(ft>_vB8g->v8eepE`n-;_&^AJQ<(@BFWHzl7ElKS4pFpW*p9ziW(he&fJs zzm3Mn{j_I8{ob|6{UmuJzrNF4KMM-O&(WFeXSNCF*YzFg$EgeQYsm2T`x^%KTaIw| z>)HqKJG0W>Z&i=AAL`LQzoT(G{iIBDKY*)=-^Wc`{d~qZ`o+A|^~*?I?RQSP+|SE* z(YI~;oUiS#pT3;N@4k}EZ@&KO0pGcR&%U8MKKZ`+{mys#O|$R!%m&}5sv2J`Mg`4;IwhUVMt}fZ`yD{3(_Xm8FZ-&`=U#lP5zQ-$8`reEE=W`c3?-Q}> zmygA-A3is#M}5ZQhkVu%`+QdH?ecju``(B9vc>09e521cLamS8?kXSinKGZg7o|Rm z*atqHsC=KzJ92z1zi0YrK1uf}k4o|J4ovjP-WuoA@#U;fS6-CQBV~jS4H)V(pe6Tl zY7_d<(l|b32HnT{0Lkb5FN_cLIl?FH4AiF_>gV%diPCK7uxzX+aB^6 zUfARFzS`0!`MjymewdL@@|Mj$?cM8rzGmt8G;vn>oISYAXUojIci7Wk-bKeJy~{yk z-f3E2y@Q(iygw#%dE25oyqQL=-n`F^-d9e}Lonj)F~x2f@*|dco!7 zPH>~~dvM{0w_w)g*WhXBD{zQTCHTUtXW*-mkHBGoBCz%BJ#bmkZLl#v0}QiD1LJy= zz)sgLfhU4v!D`(z;Eq?3V4V}k!1|6V@YJLPoPC!M-cMtJV~nWa@-{rUCI$u0@`Qtt z^AK?N18=Ys*8|Kqa{*a`mnz#MGAF#(%x-wIxQw-J2*ye`-Q zxEg$AMgv@X_pjGm(r>SP{hwas`f;z}@L@0T;eM~Mp>D6JYahHQfo)!!G@86_l+<}G zva7w07*}|?G(Yw-Ia%!0W>err{F>wS{A!lhFaPUa8jC4j1BHoRX_Ppx-FoM|VqZpi z)hHso+N?so9(TyRq-TX*8jc(<);F40)>Wd{Ltl(n+FY;~CO6P)6z%JUSPk+@EOqtD zVLEyxY_jo!zdYdeO}g6)X=d?%Z*`m3{cr=X>wERRs2|sQ{XMPaC9qlHRou4-dK)(f zs&bwN#SDK3?YZ&|blrUb^liKcq;u^fNCW&1)I8Y)lBL&!#(Z9a0Miv9+Kne5lHWtn z;h6%^ryIE-tluqA;q-M-=k=?gZlBAblBqZlJ?$Lmn^!alG!X$(ri6kb+~pwrh!C_P zkpoJ1rh^vyi6Hw}49Lp{0ov0Q2pWp=1*!LfKz*&QAk#2Mke!(g$h__VXi&Ht6tT$y z^!?d3kPX!U1YfNW@+w#hT942I70oRN?Y^<-sRGS;rhWVAnG*NilY8Wwr~Ze2&&$Vp zJV#7FdTy<0^EBo(dCsn>_sqRt?Rgkc;dyEHv1i@2V$XJ$0?#MCIiB*UEYDR|*F8mb zDV~MgM9-Qvah}BmXFXLxQJ#8J;hv`x)t=2ZGS46F0?)5Xw&$ZQG*8@Pg69V`+H>C= z+!J**z!T%><9Ya_hvyfyizj!hgJ)goVb8^o{hm6%c6v@+Hut=H#KhC3b&Kb1@kY48IJI3xla1K_`+t#tbic5KCe_a-pX^ zUVl5`@iOYD#}yN$hij?Wqaujsv1Nqe0gfVj1RCQ!_Lm?%`U8SIq(golA0oUwHg5rX z>??HgFz~kZ=;=A=aZI_#ajaI zq}UxllJD*ik>ftLAWq7D^hx*dE#dA{xhi)cK3#C>Z$*!>^I-MwgJ$5+?Rubx%}b!FvH}<#_yox7EC%jj7XT}#bAX2^}sw;_n6O%~%3IhMNM_tBim@;x+-@x2y;9Z)gKW zJ68hz3zyuM+5d5iub6iG?KR=%_~x5iFk-;XyR*klpZd}5>2RByqo~O(VW!Tl`e?OV z)3OS;;xmuk#Ja_9nu+;t>a96$Rq2^-gXZaOeRq=GO7|tWF^gi|CT!2R!JbCCU2r|- zmRY5Aiw8^G&<#Adxd5h{yoKymkHERjb|BrBut9FU-F|M@$X;#-``z5q8BT5kUv1o0 zau2%w8{O^JF0gQmn%L&1BQbE}PwBbck*#$rn_lg9PqExh_Uo_fX4P-kgxM+Auc~p^ zEx*6InySCJuK3;MTB+)AMa{Oj)+rlZ^?to_wO3TS+D$)mT`PO!S~+>&H9&mNwfK9s z>reho*R`Y9Ts1gXT;C2|bXC*OyZ-5mc14knyI$xDb-j*}yPkb7bPWjRxQ;c`Tp19e z>*G4K>mVrDb?ileYZJi7_55QGS5q4o*Z4wv*UmkMU6-==xh|USbp4QO<{Gov*wx_D zX4goa4X!Uw>A3bSt^EH&_@B$&pMP9J1T!vOLlZ78 zmo>QvZ0lWW^Q&DJEGt}eu0M8}*;MTEZuwCc+!3WqbgtOt>~@|D>k7lgOo!}JasumO@eAQ1!ncuZp9Gbg|Zj0H2eu*h-(L|d(#Z)b!`B|-hTh^^_#Na2KtBfo685_Ra#I}v*R*T^EY$(P`oUd*%kUk5>E|YZ zgZsAvz}Gec95i(StK^!1`@PEmwgC&ySDyTGZnd0r9=SB?-2HdZIiJ((jBfwr+yiWP zcF${eKE9>F`Rd7+&T-=v&SdlxXWi;z=cN4w&hyDR&dwTH&S-wRbI|)_XA5A0^Sj(w zXR_WI=elE&&N@R!o%ceO&O0BAofl1c&JWHpoZY8L&Usj@^K=!$dCOj?^Oi(k=bwK( zo$pdzon0FooC~avIR8o6?`-~Wr?VBy+<8@#v2&Hp7H3@Q2IsfS);OE7S2+hZ{c}Ru z%saVUn{irNns7>Ij5uw5J>Vof^w}xn%15W7KW$EFq$Vf&%Q`2m-PKO#FO)ldoh)@S z4SC>X_cYIG_qIDuvymB2S%axgdwi3eF6PBMHLr_t8ke4O8fri8RPGSwBubS#E&UZb z@yHyf;wqZc2MeOpr_*SsC&O?jxnF>jPM){Z30)7T79qfCvDwZ^%i7xM$ECea52q}h zkin)-t;L2;`}8+C(d6r#RPVH$*fuMiY%ec5e*XE}krn*Y@%4joN1ctsj=Lpa94+2< zIW8RNaJ+w^#nEHzwc~xiSB?ugFB~m2pE>SflsK-bE_7@(z3a%1xaIhz^SYy><5fpN zQlewT&kK(HptFwl`6nGeYlS;9m@3EGDv6`!cD|#9{8JjpBQ*Lp*^mc<|)Sfkt@aR>J zOWpq*&e_j9OvcYR*pEy&U_D11uxSGh4l_LtKLb8G#NKXmSibbe0fnk_I9pidkfK@c zaEesw04*(Ym|dIa5YD{q&{uxb!F*GygFF9aZq`l~b@Vm50yY~U`~E6ab`KVCm+|A97Y-|=YBzF4c* zUWor>uUYucK4Mw3eOqw7z2@y|dxPKQ_F8_A?K@H**hh`$*{^lGW3P(Ou&?M#wI4W~ zWIr4gZ{P6le>&arl>Hv%ar>NCq4vwS$n9NOLi>lANCK6T#C>ut21meFy$JVvP9f%`JM zi+==m%^-F#S!x9MJA*sMFfWrHs5>>6E@Zl>-!5>1y7K+$b1Qqpz$C9B(JETOA% z3a@M1iPQCyN9sCwL3A~8=XH9gr*!<+ebMPY_(6x#Jg8$W`bNjiu1jZEa+{9SXtPco ztwCp3M2${qMTHIwR-!{S&C_9?%F>a3nX2Xyz?=c_tGY3Fq!KAzMm*E*^*z}m0# zzARp+aUoLYq*162{iwfAQM0Fx1l~nwueF^{{8cL*PTwva7sahQik?O~wVCU5HjnG+ zq-kmE42NmxAWKwqP;*3`5d#^W433!2mKq_Q1~^tn#RQ?_b##GwxM`Moh<}plx$6^? zd}f4M_u?(nNVJ!kV%5ofcd?ZTebvN-No1md<4o?K7D!*Hf7L zdTucH$y{c-*`H-9T|dFB>psLZmQG-%?~P@SUSTn@T|rEK318+HYj`%Kti}9MtH#_9B{M&)muE8KC7FB6M3}BK{LF1k z6q67FWme_<&^G-rtzD%2ReRC(qqaukd+jydZ?sj!Uu#dBw`-@KY|&;mHfY~QJkp-p z@IYH7u0(rvNuIX)M3(lVdYX2T*DdX>$yc=>_MF!i7eA%F%j~GO_woJOE_LzR`U{cT zGkT%g=R*Cpg|a=h1KvApXUo}XKee&aZa%$B`|cA{?GUJuHbH-#_LVR_?S(9cw(+34 zc7TkEc7!ES+xdjFHno@gW7M6|11B39iM6$i>vNTiSglfqzGnfW=UNWKu{E7h!5vc0|5*%F>i+2R#%2R+nzC1TbL=&WmX^wm$R=x=_M(!Dea>8%cT z>9Qv?=-Voj>2{y4(|5>Sq7!$Xp?Ag~rw8R6q<`q)(2a31^aJ|g^i zzuGQLUx>!iQRxW!x3&eX>cv^D5RFMK*xpZCQHMsfp69>S!o2CxQpR>_kyo{9A>Ep^ z8c)_~g_Kok&Al(x@(?c6Dm1vOHRzS0_5EzJ)~5&8wH}XL)JhOJqb0xYxYjN2gIch2 z94*ra(ORLyVOsIRfm(k0-dYA8u3BGC+G`!UZ>_aBuv^O>yG`pFbF)^3!+NdiL#wqi zbG5a?UTJ74KvcEvQ53b5%w@DAb;nQ@v} z=`hW!e}Hxk*+a|M?4adXJ*ORuYou*Usil2>Qb~*Wa-Y^ORzTBSn?rMSOQ(e%O``ea zUZWYkyg-A@pQ0rz9HS{4AE2G|W7E1$N70bQp)`qZe;WUyCvAx2LQ68WqiqPZqCGmh zi$*CirG<8Hq9rb@rR6H=(Natpv=~2in$9U@T6?|%&8kC+Rz53AgUbri=o`?qjczcS z&Y_>0xXc;N`lhd%o}WHyjtUKF?$YkpykhlQ^KoRm=Bq0$n$6`6nyI}tnyw2Knowei z=3&D;&ChOGn)(M*HGR_(HQDu7G+86(G^$ zzMAXC+%;F@oHQlWZ8f{MS!nL_172kxH_?o{vr+Te6Map-Q5{W1l$It@MNJc7Oww$2 zm(z^iFQJJ}#%r=4;xs$@_%ua+E^08P=QY->p3+dV`K<9Zd{iUl>^qG$_j)yonmaW_ zKelSvpq^@Q$d5Hn7(Ud9b1Ks?k1N!`Ub(B0S(KqceUYqj_S1EZKFlQz0hKcvikpsW zNIMZ#%F>gNBnsJ}~XP`9nDQ7`PMP@no#tS*JjQzyx1sf(^k zRUg@zsGjV3MSTPNoOzUslN+|^}wI;!Wo z?@?EYHCI1yX1jWQy0QAF2OHGq+t#Rm8fB_KUeHwEPoSuisY>cO8)Vg`ti{y>{Djq0 zxmfi_7ZB=??<`R7R?Sl5+P_h?M#rg7ehyPj@NcPE%01MnH62vauIJR%ZjDrCWGz+n zcqO&#=6&kH{Cuj|<811Qt~BcC*exn`@ha6qeNsPRcZmJOVvsf3)DW|%~69@rmI1llhlU0uc_sKxS-}fdrIvG z@|aqz*a0=*vz}^H?I<<-jiG9+UH)oe4xVaz{G8QD(Rk%j~!ZSAK$5|wSFO~-TW!1W{#0m8xs>z3sB-$dr3p8kqjVewp->YEXyfM zr1NKrv;QcC9`%kgyuX)n@Kh%SbFG!aN^7Fj=haabE2=084W$&7wgQT1Uk+t-B%N~m zTN1_O*EPy>)J4h$k<*mRvd1VLDhDX@bT$QL5Jj2a97^ffq*(*=1h6!zn5Yh zVM)2o*-05avV}r8Ye=D7GoUEl)}+pYf-={MruWF`pr|P0ctLi$PCRKNXI@OR(RjQs_ zOH~cc3RL;_1Ncf&Hq5$KqA5pN>@ZyBMOX zc->F6I>|$IOS+S4Nw%#jf4+t4wvrvH!4)Q|?COoGVUP7ycQ@&%5}wmktJ^86)?G@f zFM4HFSG^Ti-9IF(TJiy_+V%;d+A*=9QZqfPa&hjPiutc`m1)R`N&@1o$`q zazXI9N;SSwgY- zu2FfuiK%kVNK<9qW>uBe&59~JjAc~vjKx%b84IZ}O)x6vCUBKKCcl(TOuj42n@lLb zF&U|nWw~{Cl~;Al`SIEPWPyL;$?FeClJ_Qrkey=v z$U9gbWKxh5`MtL-`LwGAnQXs~5t4IY;=_GOu zm6T9ICN*TslV+17NurlTNKz;GNtgsAX^;gWW%|x5?Qxn?ny~n+6tQJg>Ak@_rFHaP zr37-PQm$mHQUiaJQWK<3sdTDR>CEVTCClD?C1`85($(5DC7JuTl#XRxReF2#yb|f` zNhR}xN0fY{_9+GU#VPG|j8M`x3s#!m#k%#aa5|3-lL=`V6Jp{ahp=(#Ac=0 z!SzZaovW3^pJ*!~%Qch+vQ?DQZW5JjPD?9IBoLIM!UUB@-O);$tzk+hOnxd>>CGti zP`)Y-N_|v(g?+DB{G(5iJN`;hr|*Sgd&^Trr>e(_9k~w`SKTU8JaD>Dv7CEXu`f77 zaojmsacK8-#ik7x6|ZTXR7W}&z`dWWL0w~69Q>y3&BH|r}ZFm)8u6={l+!W6~G1x3Y&<1&g<-C~M_Mj=Jw zeT<@H8eH+mxnIPlgzvxtag)x-n! z<;3v9BI53(T%yFuOkz_^3enH&265Wr5;0)I8RB#G<3xGMgT%cE4l&_t6!Cm-DDm7A zeUq@EWhj(3zt)JVSq^~Gz2H5Kg&x@j#6 za;F;6guk8D9qnIu7JCIPyv&` zQJC_HR%kL0Q#hp`ps=3grO<H{_vjF3A(> z&d3w8j>|*O9F*^k;K<*$kCwMJ43nQ%36MX|?d|#X{My{dZ+|R%ggwO-hz+Pq;4o!{wr^h~a5j3B_ZwSm*)S@qu{R2i1|XaY-Sv zlmtK7T4xX0og18F>*Z}_H5bff5A+6tlAn)S#e2K*>5vM z*#{lcvJpiDS-JCqvPGe2*)?V`*}Jr#GC~3~GA?6ZWRe>{$UM&&l=*b1PiEfzmCUr^ z3z>d}r!u9#>SPjns$}%aN@aR47086La%85>(`CH1l4PFnUz3sgcwWY~;iSxw)FU#f z`}WD?ImOB37(~cimJF5&nf8%c)8-~Kk?SCH<%Eq4&BsipaPu}9RmIIRCw{GydGlIN zhFHRoF+Zm+6B?u}vu~S%OoED(Ob|>|X2%2%6xX$8cn z^wIve(r?Rqq}48UNV|kSmp-ziQTnE8t@LeJrSz4)5@~j6p0vgJENSteROv?3MCkz1 z73sxaXQlUbosga^I3#U#k}I9=9V0z#7%nX#8z`+e<0ZYN)kS(smYwvfgI3aFPP?Sv z>zPX5#&43g7&DOmTBj?`Nz{`58KoxeXHJrSLY0#iM@UFp_6bYxE5S-9o<>OL_$)}> zF`SjUB>hc_H900_*gPb)klHVm!+tHb)uvtQ6|F_e3e_O>sJ~i@SXwR>bf!ou$0t{+ zdt;{5oMeg=YT~*SvhkwSbkb?5m(jQ3vsms1=q^@sdN}ZO_lwy5Wk=pi{C?$MDTB<&bAQiY( zP>PR;mO42Dl|r`skPN;(E!i0JMUr6lL2|dspk&<7UdhXCosy}Ut&%C6Cdso_b&?^} zD#?wIQb}lMzGOjmwxrd*G|5q$Tax}7S0x9a=Os;E{UdoJ=dk4aeF>7XdtxPxHCU3) z&>%^_PH#!CY*$Ik1ba!kwYB7;+HT2*3#O7G?VBV;GS^C`#jlc7Gp9=?DpMs9^CU_8 zXL6FMDH4)>k$6e;cAO+xflrb#xgep{Fe@Q{{hP#M(742lO~Vow#0Mm{eta$Qxw2j2 z@Yxm#LC*$>qpNEqCUF%KyZehIZWiQ9^d8ET5ZId{p`~#{V$V+q%T8zgSntdV#^ zVM+|oYe>vAt4Pcy5+%k$q$OH65hOAQf)XLaC<$sQRHF0P4{?_Lv^YZZi}>M%QSrIw z@5G&xd&Nt_I>i@_TE+Fnn#8?_YsHV;uN1#>^uGA@z4_v2sM+FCKT^fbniIukZe9`Z z3Opx%Wc@$lYC?y_AM|s@H|52MmnVdalgtCfxr*N6&n8^N1s~ao8=kWg_j21M&ek>+ zKMdO>zQ4^tJS0U|+$>B>TxpY<_z0dPp7>T)+%#WY{C$G3c$gVhd{O}+?)BxDSaa2P zG4iPiu^`7Wv22YYv7R4q#C|n(iQ%uciAnl4i;1kR7h6D9i}iJsiRGpiiiL&W6{Bp* z5Ni`o77OaXCie601u=H~DY1!dN5yQV_KW3@#EC5wM~JOG7%UcK;VX8Y=q{G^*+H!6 zfsI)HaWk=G+ihY8R5pw4omwZR_()Hz?=(Z~grmBchPtv?^{l*@X}zS_qw^wSTCV(J zr)fyBcRv;hl*T!N+oeguDfdr=T>1#1`qu!VzNwq=@bXJSw#PHVamEvZ!$J)~>1hR_ z`*Jbiu*W@uGUE=R^j8XDebWuX{Y#e!B=<9f{aVKf9X}2bWS_7J))%4(`&~i_w>A6; z_h&r_Rdr5;vNN`X31P#!O*xU!en^^N zY)&9#$qEwSqbS1eLMY)h=Z9$R)@jj?gfF6e1EZpZ?02H#k-eeD62(BRQWPZw8@1c z>OoZ!{Wd8h8eS=YQc*kG|tWj!ocO%*OCU z$sxQ?{~LU2dKbPkunqrHrx`E#^D$nn_932jybP~qUWk{Hyo+CWlaB97OTuRaT*Lb_ zFW{BuPvYCFkKm(@?86K1io+)oBJfH*LHO&*K6s3e8$N*MfUldf#*0+!#@p=Mia)i* z2>(D}9lpPP6@K{^ItXW8v=QEE zXC^!%zfCx5&`9`K#ya7c06pPxIz!lMnkrmSMixeLC};e@A7@d-;< zE(*~l=7iSwd=uJyYg}l9`>+sQbwEgR?6uHLZo5!ZSc}lbRSiPc^VLH9RpmnE`-+4d zjdO**qceq$G$#uQp1Ce`!t$cfg7|46pYEeVPj2oPQgDqI3Lr-c-5UuO`jF)-Bpu`~ zWXNz7a+$g@^YXzO8ykn&b_q3<|lq3UPyLJ4Ojg;rUK z2n~w!3mtjQC!}~|QLw;iPEcQQQm|}rTu>{0Sn#^ffZzhPThR7XyWpLBErJuF4T4%a zHG-Zq<$`BRiv){ea|NHT%@iD1NERHezAiYj|Ds^u=F@^tk;eq@J=rgK{CK>e!;VNn z6~Pd};pe`BiD%sfcUn3MP7?MAp6N6bBwyJkcyI4!L2a4!f;qiBFL}8FSv1pPtZSeQQ(yCoIoaZQlNZnT%a~*SfDm=K%j!wEs*`C zUEpk9i$F+dgMhJijezK6xxlN!B7qC6Tme(vOo7SiWPwX1*990+7X@ndP7CauJu2|L zbiaUUOuRtZnn(eq`Cx(l<-P*lvF-v?14n_-A2tH{6=njXaoYqW)@~M9|8t#y!vj5m z@OXy6zP0KCM}Cq84n2?;h>MpL@Lek+u=^)YK=T2g04#oyztv!l|I&|d{FW8t{Fu05 z{`>j^{EqXl`G1tP^Pi1r;a6DGz@Ii-%}*{Z=f4(J#E;R-q z}#BjSv#&+um#88Qjc>uQH@L6T8D5{DaSMd13igKu|LGRk)rTblg5WDvl^g#+7x*;kKWbz;&46aeD=ExXz~t+|FYQ z*as%FSY^aF?2(!=>^sg7R&Q-T_Rw4xwz;GY%g<`YnlS3IF`pk|)3eL4%|3*MAU5L<@WSwi;H~g@mnccgmxDPio{mXsyM@U)brn;v?L4Lcc@mTJ=rAUklYlv`AB%~e3CGwK1Y-1pyfK1Q zSIoeW9VR>33KQzM3&W5y#f-f)#3Y?D!0g_kicAHbT5WpMThdeiK`VCajztv88i>#JAL5mx8WXN3Mir!^fy7a!uHYc|H9>wf^B8!ZVy zKMM6imua}5vqtu!FQr(b*^WEWPLf;D2JIWsBB%7xL#8_D0yqsFTcwI#AESu=$&^7C ze+KWdAmCn{3F8I{~%i>lveff_N`fkMm}qh#|opy+;UP#efh)V4PoDDx{SC`$_> z%8XwcwXI$hwIM+OrKOKT$xJ~|@Z5Rii1!q-Uhy+Bxn~3!eeo@F+wLBu6s7|?_~;q( zPW%(3->OGQ%GV0y+dIWb;0q(jEpm5|Q=KWun`dqyH*LFw9E6`iCR83nN=6+(-lemV z>pn&zn{J07Egk)kUE&@{+g3+p$FV)gT}I}}+MnByIwhNtDZ%TJIJMQt(02@E`*n3B z!&(`6LQnzuwm}l9vrhzhK%XD^Y?2Qtc6X6)uh$&kRfS2u&aQDj!E?iWM%xGYA`snt zw=3KES|VHcrnDOPBtBI0>7|tOS=txz`4e*a5?V6&&K*wXOWJUqFKhM!UqSvUzGANS^Ib&w@*S#n;|q;(;Iq@V;oC5_n@=fqD<9O+h_6p<9bfUY zReZ;f(D@uUQu#FINPOS(<@l=oB=`=I@O-AdSU%K61YhmW1w=e@7NPxc0x=XdhPX%{ zLTvi*1~H!8g*b25hR_pjMsz)WjEFq=5P@G;hPX3bfLNcKgLnaaG08ra(d{TrX^tyk-x#wo!b=$te zQSgs&(~3d(;qX5ABlTDCAA_xM?Hf&SZ>u`^RsJe?W8HoD_xOA`NjDq5<5Ma;JS`D^ z+3^azT-!@gcY?sf?YWD02aOu_~WDLdob$VJ1~Uj zZCJ1DO<2LpORyvVoPpVGJ`Pj=c>wmKkPU0}kAhtyg~Hr={9x+mJz!JYoM06&TUbK5 zIc#&-b{L9k414l+J?!Y!)vzt*+Asu01NN|585SF@0AtdnU}Ga9u;g3(uswT_Fq{ws zR#iU-4dzTjiK{+ApMM&LveO2jRL5>;C*dVDp}7T0J=g$kGpK>aPL@N7*+tODZn;oj z=}ahpTQW5F*mbCx;YH}z*;CNdc}Jm|KKr3h72=`ZuOguE)4|Z2CcePuwA`Sr#ST!P zKpW^H*$jHAcPmu=f)TWO`#PuU90XrGpc5_uuwkpCmpG`+Ac5v{11ex>6c=D35PZHtEI=Bi z2ex+w+QX@IpaT92Y`tnLShN9+8QO!zL9nOgf+G#)gHMj$~7fe-{8L?c=N ziVuqLfyx7VkU>BL2=X>i#YN5nH5?=zXv9XY0XXqU0&tB(Mgsg;2+9|zK!iX)0u4}4 zfeHi{nh%uG2r8fmjYtQ|7-7V2bTL3;=|CHVIT~cbND%CGu&o99`VtAlegJDNc_bWb z4%S+sR{;%SBn0*=fCy{!+9eW=Wr4LeJXQQyU$E^S9w`VxT>^9>Y|)zlX*8k%xZ-%8 z6rn``(chkw{PAST*8QcbKekHIH9T8e!G4u3+X56y0xED|2T>xRopN+DP{v3izM*e` z$`66QO`#v~x+wtqHqGl70{a>yXLuwZb`ezmohOXOo&d>NUa$GFN}%u@j}*pMfVJ~W zR$wFo;7JNlkCOu~C|l5zA80k840z&?0YVqTzYBs0#4Hc@Gr&ni5RZgmYd~GW7_b{) zpO=Op1oL~i(bzL!A3}K~KXxssJ#0xSjKuRJ976?E{PrUQFpEZjlZ?s*iU<~_5C8#y z23CwWaVf08@;~4ONYHhFenCqJ)Q1R`hyY6n96P8l5p;Y9NEd=~enim70iY!EU5>P4D0EogN1kg$M zWqJ`J9sv5j6AWp-C6{oZ@RHPVpdbOZ0>VUG5g?#vz*WN&i&+-S|05;@!N-Bx&O>Ye zl}lQdd;Ldl0|fsMI3kz$#{QLivMdJyy0hdg7lKy-)n$u`04$!_ughW-fcM)wCcEe`&VwmvRw2ZIRyxw0`wYcEqVN3Id7mS34HGHc zt)hS~9v=<#4*|vD06rfS;3Fx3kgNa@(L8BBP#P@+XaNft(G{{-f!_)Nk=0mWMXEqR z5q^M+2G#xM3ecb%_?PVRsq$|X#Y07)8#|%J?=<)qf2n>666Tl`wp<6{k-C~M>H(EFdM4ZHguXZZ#Pg+tu+9YVr_y~A7s ziC(?|p5a7F^y*b=4&Ff#L{@NcKseDgERg6K=;rC+;pyR^Lt9PMrZaRxnGOJ7GblL7 zQ`6Jc&DX&<$UPv!!_y(q)!oN8$n*bWwGhDf-~YD$wgZ6x=7GQbWa&8j2Klm_LzxVk zJJ?HS4^J=Ghya!|D<;GFz{mGYOspVVc3BgRh`{vHbe1NVuBWX_q=b0}c)EsrsuAr0TUyIepsC}$ zTGI^(C3hcUm}jJKI1orgZ3dH}qvuG}40I2PSmz!b#`28T4AcQ=mQO^W8&T8SBg!?* zOH-SuxtmGU^a={r3}=P;y0bK01AJY>eF4uky}Wo~sTuD1J3IlNhbznV551y`V9$*7 z9gKEbZngY(kj54kyDcDI0l}`Uf9ou_?%HC#!_eaIkz{DE{#R(1;jXQ_Od!AY z17qXO@__*3x-@owMqp`mtmq%8VFmenYIp-}xHQnehY*~`KZ9jxvBi3)@h&T#vmr*{ z@(Tj?Mj#$zJt4p{{qMs2y~`}k@{%`y#e*(GdueQqf<3(~b_RR+dii>WK~}8erO;U6 zCD`DPGnQNJjGcFGwFH*4ktq-_%Uxa$7hn%_WkrN9Szq1|cr0*2L8E_c{tl|8Zig5J zhx3ADIT|4lU=ipODd2*)TH4@&`vDPfglNp$fWBbar!OsznlQ@{?5|~3^W87vA{r2 zU}@2SD5ANtfL+}!g7sf5UcmXnb9n~;-%$n-0go-f5qT-;@NgM^pNJq3MSuay0XO!g z^tT*X2PRb@1CIg!uX5mF>~Fg(Pgl!lFbzNs1LWm23%ocm1qcNogEC+S?SVW{-?G2e zK=}^=6qoh61Lgn7Ej3v7{$IJc|B(Y^gaIZmE$cf6(ErgV0#L+dsekq5{w=2s$Zh;z zx%$85!T`BtV?f<o<(5qh2MewAM8z1E*v;Ef>B1(w7P71N#U1 zCjsQ;{({pEwgJ}@mLH#9< zg3x&4pfnVyUzy-Q1pQY(8nS*_02nmr$_)hI!+}x!uRI2_b6K7U%CDSRP#*i2JQm`* zEWZ(y2VR-1NN@=5FL~U*F$oL}6sTXB;1K@5@%A zAOVyIUQMk?@TDE>Uk3a?D;?|~7^VLv_|i_XlK$^(!3vSjFgyj=O<%{%`?Rs$Ww0-FlBUSL2dgn%dqfv`XXUhzbO z2uw*lh`^?p03r|v2SEgGMn^#eh7dg4z!ZU(i6E-{zF&X{&K8JLAd(>vWe|Z2U~-Ai z;32q1KsjR`ZsXw|9y;*Qmxn<-1kVs)yZt;o#>2}zyum|oPC>Z>9#-+hb27h z-K)s_p{LVupunmKJ zF&;8_xSogGKm^Vyp0OYTaV!EN5bx3;0_#8tM4%rY zAOi9sAOd<%@aW4R0{RPh^g|E-2i~AB*;C`ut3U+on)7HU5CQu! zJo+$*fFEahG!TAE{s3y1aA~~(b>O}P`bp#=nTP5;)Z*b99z!+IV*<6#>QU-Ph! zheJI4z{9URTw1Syeeg#(&<`{Zg?K2+Ls=dYc}V3Ujfdcmc3^w(EDPdR9`58J_#+<3 zcjcik4+D7!{-_7mgJ(k!kMZy%4=?cW3J;N>|HOai6Cjt`EzdW2MhEo(AqIg_fPIEn zucb$45?3UK4tqRuPGM%vE|o6_8x8T;m-kzhA6_*1&ro z1>D~Lq_y}Zice>WLxCtld=U1-i&oA8hAD_8zf&Aph zC+@u;#<=VsAGsbsK5)1F809j4jBq7?409Lfhq%M@@3}4WgWRI|ciijqZ@K&C z2e>}-{oLL2Z@8=G`?zxRyXaBIJpbF;pea?gIh&yD_G%ys%+$Tj|+&(-*z#})ma%blOe;l7>8;y#(V!@W0? z!M!w-#%0gk=6cK|bGOgj;%d*_TP-^{r6 z-*$5Ee%sEy@XeGP_sy8=_RWa9_1i`+{o6XO#5V)(!o+Is(1b3xc|x08IHAS8HlfMg zH$mn4OsH~qPmsB*CKS1H6Y^Zdgba7=t0cGWs~ETJs|Yvgs}T3dSAK5LR}9zsE0VkR zE1XOE3gP0u{^ET5GRJxSWrkDzWs;Ne%i==@>uGc`$yMb9?*%=lD36 z6E+^l**hM^**G4~Q5_HF2#))6rpLTFePiyNx-n-?_Lx2A+}IvY%$Oy|b!<1sbZk3E zYitWge9VaR>*EH_&_@GK^G7{S;YV%GwU0E;zK>Ln??)Am*+)f=-bXo({6{Gc@*{!s z>4Pxm?S~om#t##0)eoQ8f*(fNGo$a>eWU&Cy3uZS z_Gl;j{OAjI>}U(yb@T~)>u4>TKKhU?F_Ga4;yRnUi9of`j zTQ+{!l07%Hi#;&3mHlMMh<$HpJ^Rwo8a8K0hwV9}#ojrj#?~1kvt@@A*zh4K_Q&@G zcH4U)cG-IjJNZ3=ef0fee8~H`_&x8Z;y1ki9Ix{JL%iVo!T9OHH}SoLUGa5;?eW=z zE%E0EpTx%wK8kl6d=S5N@P0gFFh5>$FgqSHm>xg+E-C)`yKC|H-(84Le0Mtj@VjI2 zf$t8)Tfbw+uYDI4Pkt8~k9!voKl#=xzUQq={G+#a@mX)J;?KU_6(94~G~VUyrg+o0 zYvbu}SH(-brN=K0sKt*Akm8>W$ik zjKxj%55@KL_s2cze;t?A-xhbSzd0_Z|8bma|HHVg{bh0V{(?Bk{+u{Se_Gt=n_F?u z-&~2i|K?oWtv4s)j=VV-7xab`XY(d1ZvC6kIF&bkaRP7Lv5G#HIB9iap*t6C2k1 zCDyKYG(q{U*-4Fg(5V!Y+9?(DPbWSm zq7xJ2*a?j>?wpI(?3{=e>l}?<=op9|?&yks*6}?0en&&}t&WG$M>PIqYGa8M_+sC7JcC5-e~`q=FyffO{3So+!#%M zsTVEqk`_JPt`gnXE*D+jPKeHJ=a0VJ4v*%x&qw*RPehrue~4P$J`knY{wfO7{w(TS z+vBM2wg*wQZADSpZP`&5+ESw8+pb1=ww;OE*>)sqRU0QtzAYjO)fN!-<%N4x*9*I- zniu9#cV29XI`?9IRO}1gDEAi{QQKdTqI6zJN6Ebqj^cZPiu&BT5c#TgI`U!bSY&4F zyU4SxuOnkxpGUg2)<5x=k`{5U<$6S1%h?EzmLm~6Ti6k+ zTEZg~T6`nWEzS`W&DIg!&D$etn++p!n)MsEYPbtPXc3R~mZ4_BXVK z`8PZcvu-F4Ti5RY>4cmg<#~PZ^2({ zhJ(9nx`XR#T7q+HYJ#uS6bB!uxf2{%b0c_9&6!}snuEdWHBrH0HU7bi)y}~msx5-s zt4)F{tJef)R%-^It0o4=R}+H0s!_pa)jxs^sy_!QSHBAqs_qDyd)OE>`0zo{vxoPB zN*~@1N_luG=;Xs=K~WFcL9P!&g0??&4_ftbPZ06pwjk`obwSfr^q~GKa!^y1L{L!` zHYl;`SKzU#uYuuJgMm&}oq?uRO@Z1~m4R|qd4Z^^+kxLIF9r5i9t&)!j1SDO3=X_e z=@xjn(mF7-(lpS%Qa{k7QZtZVNeq;!6b(dHA_KoZm<#B6Fdp#u!JB}*2QLDyKd1{h z^x%F#$b&lp_783Z7(X~2K!30=K;{7}fbW5Kz}Jes0X-Ev0v=av2*|5o1YEBm2OO>t z4+yEi1lU*n@HeUW?9Zqe@RzM<_eWMd_Ma#(_3tgu@^2`=;a^aG+W%(xKL4ZT;r`*} zUjB~dw*IE&+x(g3>-^=*wfr&VivCk&qW=A5NdKm?S-;}4kA6vIy?!Ukp7}+V)%dxV z75eQcOY_q!yX>b_cFa$pEY5GXG|=yTsk7hnQggrZQX{{#QeD3@rK)~$rBZ%gr8qx} z(qF#oO27D0O5gg5mbUvY+^_Tfc)!HA<9?=Z_5EwU+4ukPy?meTyZ?T$Z{U4bU)%eZ zzMJoF_SL$-%2)b6#TR*B%6Fm!=i68E%jZeSXP?570iRnXFMN)d)cQo06#KZAr2FhB zx#F|B1s;*CC)#o9iZ#U!5##bQ3(Vx*6M@ptb%#UFsr zM0b1Bil2H*6<2!m73X?S6y5UfEjr`q=pY*TKT`ULl1Cy&MW7yi5zd zymSipcqtT`df^J!czrKW^BOFW_Ih4`^QtKL>6uaR$@6?cpC`BAnWuljL(e@0d7efE zNuF8-XFX*K_IsiV!aXPR-97vBtvs9ajXg{Abv;w_RXoq+i+jfBqda}`zk68ak9rv9 zzxL3~Z}gDLFZbZf&+?eayYBHO?}SHFUYtisUVukRo`c8fyqz9#dFwp9^E5rI^5i`> z<_UUeM<$ZDI%j(rh9qr_wOaS-@bRo{mi`t_xO9E?!Nb2-L3DL zyBpp!bf?{8xXavAbVuF8yHDjp-3M~NxwYiJb1Tbjb4$;CS-m0{joN=iF>_ z_q!SAhPr9zy1L2dn!Dk04c%t%GTh$ZRdjoC7w=Ye7wVRMcf$4Z-2vBwcUxUU?^e4y z-OY2|e)pEE-rdu#v7BA5T{-JrALnSg7UameCgupZp2+#>5}h;d z;+fOqVv+OIWkXK6i$+eCi&V~47i7*cm&xpCmw{{_mzL~3E*05ZTr#s)xm?UvaoL|O z<`SHZaB;|s+4|}^ zTIaYdb!VR}X=m#!tg}(poD)53)JZPul@l(j-f8wuvD5IKRHybk=bftW?03q&6Y6yR zj*HW=J7!LicQ!bA+|hJ0za#6k;SSD8}S#k?cb-r zuy0GRwy#dlwa-nzX@4XAg#GdK82jjSAA7HK8+)sCWBX0%OnZ8|qP;@8u)RR~g58g_ zak~#`J$A3s8topZ-M1@DOS4N!yI^-FZND8SEyOM$&B@L_ZKvJVGy^-mG&MWrGzmLG z8lN33ZF29|)VF*4Q(O18q*m>%NX^-sm3nROmDHnqkEBNKjY##_>z-<{*CKV}-i@iW zy;`ZVd*xEGd-+pmZRc+f+kUwH()QKu8r%BY_iT%A-?Y7b`-JVe+cCBYx4mtHZ(G|s z-QHxo<2K#a;I_Oi^)|n)Px#45ifWX-~=9^C%^8Pkzcjdy-OO_MA@f z-os9@-V>0rX^(vheb2TOxjk!AaC;~zb2btw!#2p2mp0SMH8$^)@7c5`->|7kK5mnj z9A%S~>}hj4*}{gCywN5wS<}WLS=wfMGTKHzdD>bndC*!ixz!q#TxmU%lx;nnbj7+O z>5z3@QkZpNl8bdp(oXAhN&43Nk|@?8Nn+M6Nigf(NnfniC-qusCN){fCEd5;PfE4= zdF!mz*e#A#_bq>`rdzgFWw(s2?%ZNpUAaZHI(kdMD(cp}rT487OPgCSElqCKSnA%& zwN$=!-I8$Ys3qc7gym$So8@5QF3a{r1ItH=6w87{G0T)hnC02TFBba}do4l}8!cQD zi!IC&Q!FwDkZeZSAPz3)#ipKa$afaBbc#c-~=g!p*hRh`Z+V$C3F02#vDC6V@?r! z>Kr0_^c)1c|C}-GKb?KqZ#uuR?sh(Ao$I{F+Sj>{wXSm&YhGtNtEsb`2R5jJ}@qxbBYjBg#~jOQIj#*L0* z#;FbxV^>EaV|7OaV@^juMnlIpI@Ix)Zs@o`7k2ESvpQDLaUHGngbqJ_T!)T6sH2b` z(2+&|G%KF|_pDL$zh?EOADi`wwtd!p+KO4HX&tk+)9Pj|rUA32(R8x_TFERWjX5ii zhMk3>#m|~d8#`+#ZP2Xlw18P}sGnxup#DAcDD|(I8>uH|&ZX|0Swmel(?;!_DWW#a zq*0-nNUCvWBvmvsn3^;52Zb>62_Ank73OD9O>do-jcKjTPH44dN45&HhqO|&d$lHKf1eSN{c1+v z?7K6*WL=o?AnVYKGg(__Y|mOgV^LPejE1a+8O|*43`v%01|v&4BQ=XNBQlFLBRC5+ z<9lYzj7OPcW}M3mnXxmo$BZSJU#3sXd_LWsd26~X^W1b+=7H&`%+1rsXD*vQAamCA zAB6hpj|txC=Lx3iy9mGD7Th7Gdmk6k+i6@r0h!2N1rue8<0P zd5pi;avp!FWhee<%M$$dmL~kF7B_xwixl77!o-)iq~aYdk$81We>}hC8;;fT5JzY^ zi%V|Vj+@l75I3r&0XLw58cmff6y&1@cpO=<3lo!tBmGrIXECZzcYrbqL7%(rPB zn3vPaG54nFF_)%sF~_D6FgvHkVAf6>iditNE2eeYi;S9SS2BQU`!bBvR%A%0P0uKp z24+yFDKjwBaxxIp(laJZn~*Vl+JKDy)4rp-O?!m?+;kTGylFf7cGE)ig{FG+ktREO zN0Sh}riqMR(1bv@HjP5pH1$M-P4Ci8O*hkJO-IrTo7Sb%n`Wisn#$6XnzZSYnmFmB zo3QC2O_S0Cn+B(UZ~TRN-S`Ccu<-)wuf|=dQ;kbd`x+Zjn;V^|<&9!gXCn>O+?a%_ zXbeZW8+)VljqlUMjknSY8jq$?8`q^_8)u~@HkPGDH)_*HHFDBI8nJ1CjnQd88V04k zY50};sNwI_>ka2q&ot~vJ=m})bz4Jy>Z%5N>ih;lYHI^IwYDK46>1onYH0{eRW`gq z@*A!p*$oGg*$u0ZsD@T#Tmyt0-=IVeZ(t*X8&JrAhDhYM`hLjQ^oNcc~9Z{#5rW=|$buqk&_CXCZFamLe|IY7i%C^AP)L(TFXz z6A-IvgAogAzb3TT-cM+#J(*BeyD7m{+nHdftw@m7>Jxai1qtk0Yyz=%VgkB$U_xT; z_xMS*597zwo{k?gKDBm37f?Dy`8^DvP7!O&I z?NP)^Zxpst5rwQ|M#WX8L`|#=kBX@588xi(&4huK*CzC-+&`gPSUKDi0bvr~E@iTltNMrt*Uk zHRUTKO3Pa!fO1!aty~nLFDFMR%i|+NmTwz_E1x$8RbDkF zv0Oi9YB^_2RC&gji1P7cMwIs(6I%W$ynp$v@LuJI!@HHQ4*yX$J^WLdC;UyBB>Y(! zCH!GoLip{nVc~z3bqzmX_H6XYvh$-4mu(-tw`~6C?PXP?H7HS8OP36rRa!r6MyX|3 zQz>s)Z7F_OMd_qrzS4oiJf&a5?4|d@Or^)dw54mql%;K9l2S0Nq*NMKSV{}aD@BB{ zN{5G0OS^?-mp&VcD?L9HUAk>3vUJ{1L}}&F*izllNu~KiCzPfSjVK*AbYy9tp<$)( zhYTvcJ|wtw|BybV%ZCJ(HVx@oY9I2;&mZ#5pEcy8f69=z{y{@t`oD)h@jnQC=syv9 z*S|jWhQB@Zs^1%W(Jv1@>!*jF@F#{I@s9{S;O`!~$Nzlr4*!M0Tm0JxZ}86>yvAQO zc!gg-c!@uM@B)AO;5q(rgJ=1J2Dkd(4{G*bAJpLAKd8pPY*2;2agg6{9|ZdOgWUei zL3aP-L1ur*Aie)vh{k^}MBzUkBJr;a5%}9eiv3^+*Dnpp_ftdI{)7;^e^>~`-!&xL z|8yY1e{LYgzja``f6hRpzkFblUo$Y?pEGc(KXu?_f5gBjf3Ja&{x<_6{8tBz^6!DK z!dpCGsK0K&AisIQ0Ds|tetztLKK`fyJ^lR$boYM>?&7~4{L6PZ_`7da@E2c8@JF93 z_?=G}{Mtthe&L%M{L~j3{Mh%i{{!E{{&#&R``_|y=zrZev;S3}xBn%dy#ECsz5iKX zV*gXV5&e(*y7fQed)Due?|i@gzHR;X_~!Q8<*Vqo-KXuh#h2S}lP|5`dS67pHNIZ` zR{7raUGBTucd2hr-$lN~eHZxZ`p)&4`*!*Y`_A%V`?mX{`nLM|_igcg3YzA-71ZcE z6jbM18C2tI4yy7wgUWq^pi*CUkk1zr1o;LBd3-^OkUza{I-;>@F-`U_zYe^}_ky_r&_H z_ssC^?}_#;>xuF;_Du8HdLn(io+&=T&qUvVo(aA$f$_dOfpNYgfm3~}17m#C z1E=`hfs=f~z-S*aaH4N&V3aR3aDwk=k4WFc9^-r`dyMsM=n>(Y*<*~)+aug3>oM9# z>oLlQ=rPhayvGP%*B--tPXmVe&IN?|wgwFKbp{Oal?8w&+*R7XtDV&CG zJ$+Ur{fiokH?B4ZiRD3pBqUWv1b?}Z26E8p^byOhL{ID?4R53P!OWe!d?S%662m)Gc3c=_I3FUgDcCU~Q~BfP=h?%vPPGw2p{4mtpBf)+!qP$lGm6i@*~ zgi@dh&|s)L^bWiWo&k4)%fK0+57dHOkO0Pl!@vOWHE<0$2&@8T03aX-7(g;G3g`j6 z@Lcrl@XYg+d(kXWLoMzGtJO-ej|?xPSYdD&vJHa`5A^Hwpq`>1s(+|kuLE=>-5}i^?Fy|`i_!MhUea`GpP zjhd|{SRlk&nlr>7GGE{j(F;5{?L@Qp&H^^=BRQXTYK3SoT)~naq5`n8_e9 zzR_3E3+cV-+i6PLP})(djT%Y4Nbyr*DYwbBWF+}-(sUA*^orO)%qD)wo|jF{{*tvQ zi;?v`b4eyE^9NxGfkpU^UxH`izu^|*Xt>YVc~}zm9i{_Az`V$qo{^sM2wjgxpl_y^ zrB6z~fO4Y3QAg9XX@k;sqzY04Q&%C`$S*0KDfpBp$@R(c$ybv+N#RL{6P1a56W1g1 z5ML8I6R-&n<16DQ#h-~Y#tn+w63dPKF?G&V%+v=lCF`UkBhyFT7~vc-WW=W7?BQ>Q)eoCA>{ysItXtT; zq3J`f53vs!G-Q1!J@onDs=?z1?;pe;^ev<a?q%o|)N5H!e9t?9?!eH%4LxW*o(7Z! zga_<|?@oEwt)bh*Zil-Hy8h_W2LHGDe}4b}|NQ)q^bMX~|JzsZ|Mmr*Z2#l4_ka83{U0CU`S;&Gc>l+Hcq;zKJMaH^3!fbS@y7e# zUc=M#KVEtN+e`0%ynyHGe?0g8$20GLJoWy!C-CI`$KU_uvG+e7dH>@fJeMDOAN-g5 z@X7U$d;hu%Pwao(`7gJ<|G4$9o8JGp0nhXs-s}Im=KYVqy#KiRuPfevT>jT3?>{d7 z>w@3^MqPl{9Cldu#2I_~|)v40))9)(Yle;oeTA@3pY!G9g_ z9`Nq}*FN}^+2`F0+w-s8-re3^|Jv!@>D>X_{;zG`ZQiZ_+5(^2n_-*&wb8o~KBG2x z*TdHRYpr*!cMWXyzgBry!6(>C?+Vy**fQACe=YGY@h*lff-QtCfX#=^gUyA_fpz|C zHhlhdz-GZ_!rEbNuvXX%*mQ3TtQj^9)&y&WHNfg&b+B4k4XoN*1*?Qrz{+7|uu`ud z=7at71=kQS=mlUNm>cGTIlT^;9cF`By%v}mW`a*-qt^h_dv!1^OaoJURWKz?;g!Q= zUMWlh6MIE4Axz*cf$_b?FdnSPTL|NN3t${?J}eKG>&=0&y(}2h%Yf0nG#J%Ofsx@R zK=Km3*|02cCXC?4!*E_K4CBp!p}pxals65Q>P31}V9DMjSfUpJOYp|S;=HlmsjwLD z6xd|%ByTiqBHS^eyc4|Ry^*kS-m!33i|~%|hQmgCM|nrWMtFyNhrzOE*|oZx`<$=nwQ8`UU-je!#v% z-=MG17uaX$6Z8@K0DBL;gWf`KV6UN9&`anA>^a54sE8 zfo{WYK{ufr&~@k<>@VmlbOpK$U4kycEJDf-Y#X!{+5&Bc8`nl?1GFAm2U`oRfmTDSpq0=HXgRbD zS_)eNH?l?0LTCXrADRcvh2}t=&}>)-Gz*#uwL@)iUz-6*YQKxW7U86g9thjfq@ z(m-lR1u5YsD2HT_6p}zILJ^~+t55W82J@5{A8@vVH1aE-X!E4}E@CtYtyaZkZFM#L4 zvv4au4W0r|f+xUZ;8E}hco;kc9t8J;`@p^69&k6f3)}&22e*M+!7bn>a3i<@-cZ(o zYr)mvDsUyZ0$dI*1($$}!A0Oga6UK>oD0qYJHZZc7B~}Z2V3F3JsoTTo53cq5o`eK z!CJ5etOl#VO0XO(14}_a=mjAV1OdpQ;5YCK_yK$ez5!o=&%j6E1MnVr z3%mhd122IWz%$?}@C0}aJOUm9_knxB9pE-_3%CJXhxd=Gz!l&Ua1powoCD4Rr-4(z zN#Hne3^)QD1`YuSfc?N;U=Oex*a_?awgFp#Ex;yVBd{J=2dn{B!@J80U^%c9SOP2p z76J=^dB9wt6POLm0%ij3Kr6i2v;fUO6VM3M19dw+0bGC+ zZ~!*I3YY;CU;y-h7SI4HKnd?eGC%@|0U;m&_&_mG1QY^XfCJiOIA$n(&1-*eA%$8*bb({tT(&2!ar#dFDX!E@eo)^o;l%5%bV z+;h}(#B<1Vz_Z`8*R#j73*Pd!d$xMEcs6-9c-DK?dRBW@c~*FqdzN|@dlq>Xc;@?icQ7?kDcY?uYIN z?tAV#?pyAg?(6Qq+*jO}-51^G-Dllr+^5_p+{fUZ_ptk*d%t_HdyjjUdxv|Qdy9Ls zd!u{3d#!u5dzE{IdzpKQdy#vgd%kN*}D&mT)SO6UE5t- zU7KASUF%(IU8`LyUCUidU5i}{UGrUYU7fBD*GyNNYlf@E)$D3=HMr_rHLfaGg{#cv zhl>^H^0-_shs)-&xJ)jCOXt$KR4#=}=90KXE`f{h;<*Z41+IKou8Zwry67&di|iu0 zvRnig&V_NIT_{(oE5()MLb&2xv91``WLLB+$~E3K&K2Pbca3rlcZIozxCXmITmxMF zU431BT)kX@t^ijzR~OfB=TGN%=U3-v=SSyz=UeA1=L_dE=M(2+=R@ax=UwM*=S}Bz z=U>h%&P&b<&a=+b&XdmL&ZEx5&V$bV&b`jv&YjNf&MnSO&JE6W&Na?e&K1sO&Lz%8 z&iT%{&Q52CbEdP+Im6lFoaStF);VjORn7`$nbYs|Izgw~>2%tiR;Sr%bn2a2r^=~t z%A69X$SH90ojfPk$#Ld6bDS(E!%1_JokVArlinniJ_vb|yL#oN>+==VWKJ zGs-#MInFu8IodhWIouiM9O4}09Ow*o_Hza~dpQH00nTpDF3#VMAC7O1FOE-+501Bv z*N&Ht=Z>e2$Bu`N`;NPg+m0KKYmTdq%Z`hVbB;5PQ;rjkqmILlgO2@}Yb-J8B)(j!H+F!w=VH(BXDC z9d?J+VR9H8I)}!gbjTf2hu9%-@Etryp@ZYdbL2Rf4!VQtAUm=hnGU=I<3Kx5j#Njo zBhiuIh;_s`COe`X6C9C_v5s)ZD8~rLFvk$bU`L1}*wN1s@vtO}avR|;DwV$@1v>&q{u^+PUx9_#@ zw(qcSvv0O83PO%g1S$4b~YtOKw?5Xx- zd!jwT9&3-WPqI(6kGGGrN7zT(N7{$khuTB!A@%|Ge)b@HFMFUpz~0sV$M)0q-S)-y z$@bp%*7n-=!uHJex9ySbzU{8+m2HJ>sco@sfo-0x)7D{Yx3$_@Y}0HFwmMt2t6U~}6XHk-|C zGum`EjZJBj+axxTt;AMrE3|QJc{a90 zEy@;Y8*2-K?GV5aN z0_!|$r?tb{Zf&);SevX3)>><|wZd9z^;toy$Lh4&tQM=$s2O|>Rl6Rq*qSnCvPv^B~aX^pUkTSr=lS%+E&TL)T$ zt$nS1tUav()^656mYsn#bPm8^za98l@_^0Vi8(OEIbR>l5feiuq<>7#X_=VS@0ID1#L;Qq*#(H z36@yP6w4$_lqJ#pb%@53X&9}@q%zv3Ln=hEpnNOQfn2(wdnGcxvns=GEo41%Znb(`wm{*#Yo0pgu zn&+82%^l`;^9*ydxzSv2t}$1d%gjDAWcHYyW}De;hHteptIZ0t)GRU!%*EzHGsm23 zW|9BZSH9f zFn2ZoHvKStHGMLDFugUsGCemvF+DQfH{CVeGF>-aHC-~DH=Qw^G#xh`F&#ARGwn9* zFl{w$GOahQHLWr&H!U$OG|e-0nr4~WOfyW)rbbhpsoGRwDm8gcfXQWYn5-s~NpI4a zlqQ);Y!aA?O@$_oDbK_rQ1gfPXKVoZ}w6HVhyV@=_vk)~m$ zA*Mm50j7SYKBk_g08>}fZ{rW+SL0{n2jg4gE8}zH6XPS}ed8VDP2)A=72`$YIpb;L z3FA@YA>)4I9^+2qHsfaF2IE@eD&unF65~SSJY%PEma)w^-8jwIV5~J(8Ox1+BV_a# zokp9{Y&00PMwL-+lo*9ZzOl$yV9YbJjSM5zNHS&_@kWd>-I!`jHX@91#u(!yW0Wz{ z7-1Z39AOMIh8jbR!N$JE-o`*fOxY{N`LtD)J@Xs9z(8!8N? z@M96c;4;_^7K72CHK+`7gTx>-@C`+V0z;mGZJ-+{2BIO;fHPzmPzIzS$q;XtYM5-8 zXc%u8YX~=tGz>F@8bS=ghQ5a0hCoAiLl?tO{Wtw*{RjP9{VV-*{S*B|{XP9{{SEzJ z`pfzY`ZM~I`eXXT`UCpC`knf1`px3Zn`bX|47wcoX0v>&x^wXd|#wNJDUwfD5Qwb!**wU@N#w5PQv zv`4fDwfnTYwcE8@v>UZ+wX3wtwTrb2v~#r`+IH;>?KEwJwpLrIEz|n6fYzn8Yt34N zR;yKNWm>VeM9b51wRu{$mZ7C+iP}spR*TlAYLm4HZLD^RHd;GgJ60R69ia`=hH3|D z`)m7Xduju;U9`V6-!-2#A2e??FE!6Jk2Mc8cQrRP*EE+k7c^%zCpE`3hcx>&do(*V zTQwUs>olu1%QZ_h3p8^zvo-CS8JcOD22HJ|Qd0&$egiZvjZI_L=rtORQX|!fG<;2w zhNH>VurxFcS(Bx~Ycez_4N{Y+iPywvCTS*U#%acAMrwv>LNy_p{+b|7PfdWPtLB&b zyZW>GgZhp7rTVG*vHHIHj{2thFZE^hdG#6f3H4F+LG?cMF7Rra2z8u#iaJ_7UOiSlT0KHNR6STdK;2K>TOFwGrv9V)q57)&sCuV*rFy3NTlGM7 zS9Mc$O?6pyL3KuTQgu{yNVQM3TeV%aS+zm6MzvD4RJBMoPt~cKscKa*9vXyitMVYO{D=|uxGDVrFj8jfgMk~iFBb1|+!<9pngOtI_AZ0IQfU=A7m*Sh^ zlj6PNwc@$riQ=K+uHu&Bn&PtJg5r$ggyN{;pkl9Lmtvb@lVZJMwPLwqiDH3bj-o@+ zrf5+#D(VzfiZX>y0Vtdbo5G~fDO3u%LaZoJ@Dv4#Tm?%(Q;-yy3Y-G1NL3^&5)@Mv zlN3>kaf)!oNJW@puwsCspQ5*-hoYOv;2enjr@iDiTsiLp8S^ln*56Vg8Yp9 zg#4)dpnR`IkCBg*hsi_b1LghXz2!aR-Q>Sz z-({a=?`3afFJw<-4`p{{w`A93mu2T=r)4K(M`Q6Aj8N|vJ@FY7Au<~ zn<$HvjggI%g~kER`&j%$0OV+9WNKMoF!t zQc@~`ByNdAVv!gm8i_(8kq9I_Nr5C+!jw=YLBwzKA}EUW=ZK{uVtD-4WdoT@_sv zofVxF9TgoE?G^15Z53@4tre{lEfp;g%@NHKwThZW4Wb%Rg~%@gMJ|y|WD@B_N|96~ z6cvlO@M~FEBASRK$`oNm>7o=7LKG{SEQ%716NQULh=z&=iGoFaM1i7iqTj;r!q39@ z!q>v*!oP+0g|~&*g;#_ZglB{&ghzx2gu8{?g`0)zg{y_jg^Pvrg`L87;dEh>uufPd zEQ9}C;t|?~W}#lF7RrTUVTrI%m@i}t=|ZwFONbMu3z5P^VVrP^aH23$7%m(k94Z_n z3>F3ndkVV=e+#|~J`3IpUJITH9t-XZZVRppt_aQxP796;4h!}Rb_=!%HVM`VRtc5~ z776AGIs|Qk7D1z+R!|}E3qXNOU=tVxT7gm^6$k}9L4hDwz!Xpg*#f*ELy#s&7Q_o; z1kr-=f(XG#L6~5$V1S^npr@d_;7`eqk}oCiOJ0{eFZsLVLCNis>m^r8E|i=uIbL$O zWPi!-l5HiMO4gOEDp^{xuw-sYM@ef*b4f!wiO$TwZ+O}NwJ`qSIjBSDP|Oti?fPx#p%V!VnlIl@#NwO#bb*{ z7Y{2AEgo3hx42hv_u@aiAH2`J_q^AJ-i*fExh%- z)x71rMZ9^u4qh9th1bBV;g$1zJb>rmS$KM$nkVOpczhn0m&arAs5~MM&&%MY@sfD) zyeYhiyhvU+Zv<}$FND{h*PGXa*M;}9=u6RuqBlj)i~cUUUv#_ZTG8dA^F^nMjujm& z+FP`vXiL$CqSZyqixw5lE9xj}D{3ifD5@zcFY*<6iX27eB7Kp%NLC~&DlXy{YEfcQT+!sBsG_k&ql<RZ&asC&_$!taHj3*QyKDtub_sPJy# z&BCjN7Yol6o+vzAxW8~$;kLq!g=-5}6fP-TP}o^Gvv7K0Q(m{-Uuq!tnj@r4xre#?xVyMpxf{7_xGT7ex%0TQxozAQZUeW5Th8@y zJzNLZ%++&MTq#$`<#7wRIa~&p%+2Crx#`>#ZUT2IH<~-1JBB-wJCr+!+n?K;+k@MM z`?KIn!H0s^1@V0|u&rQI!P6o}kHg|nIoTXM2hB<4BywUolQ|PO5u8z+ zFwP)OFsBcv2d69NXa1M`5Bab2pXWc$zn6b2|F8Uu`DgP_t^Ktp;d}KZ%KQ@0- z{`mYc`6Kg(=7;3>&+nZdkl!W$N8abW_j#}Kp5{HwyPJ0-?@Hcgx$m8X4^4NLwJW?JZFC#B4 zFDWlBZ*pE#-q^fRd0}~j^MdpG)dC#k8N3JyNb4rcdZ_h5Hn|6qM#y=T2*J!L&)-C(WgWI0(DmY$_zNm&9`5sSlOvuG?L z3(rEckSqjiDl3{bo;8Lwf;EISkkyyflhuv&i}{uLk@<%CocWk}k9m`Mm3e`Ant60(-$2Bw-RV+xr(CWpyp(wIaho{46r zG837x%t_4g%rVRn%puHy%)ZQ?%x=tIjIWFjjMt23jK_?7jGK(Bj0=p@jAM+0j6IC) zj7^NSj1`QMk`|)qmEI@@G}60lVM@#87hX9Az&0S@);}!m5~i!&7RIkVI(kO z7!w)e7^4}(7=szXj6RGWj4q5H^w0En^q2G}^au3Y^lS7>^t1F6^uzRh^qurA^!4;r z^riF#^iFy^y@lRDucnvLA-aohr5osKx{NNQ^XMEpn@*z>>3BMtj-(^#Q|Zz4NP0MZ zI6ag;fF48-q<5wNqGP+S!o8EnkJ(OX*?Q-#-`C|L>iukrXgtv+EiLJEs_>a8%`Tc3#Rp< z^`Ld3{h)rPzN5aRKA}FK-lkroUZS3*o}eD4?xpUaZlklaabC%2Fr$kpUBGDLQgEo41eMV68U?clh%<|l9rI>lV+1zNz+Jmq)L*X1d!|`6G=-_ki?{7QUNK4L?@9*1QMEr zBq2ysNztTnq|u~dq`{dh^fRxVk|M57)cB# z4kv~ZgNc2JJ&0Y1-?Kkuzs-J;{de}g?3>wFvoBs;2!tRq?bvvy`}$y%SaGHXfJ{H)noty$Bu z>ar@cd|93>dzLXvlO@j*W%05&S?nxoR(2LHD?KYYD?V#V)`YBxtdUtmvj%4M&FY!e zHS1^Qm(2H>FEgKHKFGY4`B&z}%rlwCG7o0%fiGp)n7Jl%S?0pbIhpO5Etw6O)tRN4 zV5T$EoT{aC8J0OHvtMSf%w z2(JiF2@eUk3D*dh2xkb#35N)K2-^vp2x|z-35y7G2r~)O2@Qm5LKy)hI0+Vlj-Vt+ z2z&yUkV~KwNCW}_O+XS5gc!m^!Z^YxLKtBXp&y|ap&Q{B{ww}H{uTZy{sI0r{u=%w z{tW&&{vdu2ej9!xehq#Zej$Diz8&9!Z@^dKOYs2Sfj8r|cm-aJFUA+(*?1bBh{xg6 z@hSLt{1p5Id<1?Zeh7XbzAruy-xdD@_ZjyN_X77f?jG(Y?kes)?iB7QZa;1pZVPTb zZWV3`Za%I9*NU5ltHo8|yf`<`hBM&QI4MqmE5haBm^d;n6Nka2;u3LFanZO)+-Te| z+#p<8>C>{IMR>}~8d>_zMu>~ZWt>>lhk>_+Tr>@w^^Y$vuI+l;Np zR$~2F0BgsZuo|o!E5!1!94re<#b#l#*feYsHV!)pJ02U39gZE04aWAy24MeSzF|IM zUSpnN9%Albu3;`=&SH*Z4q^6SwqrJ8)?k)l7GmaL+A%GddQ26@j{z`tj0vN`$T1=e z55vK*FjPzy28&6BrL#rteALmcB84b^5aO1?jWX+tR0{ z*QHma`_kR%wsb?fI$fGBNH0v!O=qN&(h2G4bYyx$dQ5s$`q=c5=|j>7rU#`5rgusI zf%=4ci+YZFjJk`uj=GFGi#mZigxZVRj@pD;gIb1Ki0VYOqnc6ms7jO%#zp~j*{qK2XdqWYo&QC(0!(mtiVO?#g9DD7_A^|Z@r zXVXrk9ZK7iwmofQ+M2XwX$#Xj)7sLS)9TVH(|l>}G+UY>O`Rr9D@iL%%S~gXk<##K z=(LoygtRGX6Vf8mMx+f%8;};1)+6mt>i5)-sjpL?r9Mo(lX@-nV(OXHW2pyIcc*Sm z-H^H}b!qDS)Q;5F)TY$h)bdm))s<>V)uk#^#i{(%f>d@YEj2q8mx@YFN{vgMlp2{D zo;oabaBBb5Ua8$ve<8mh-y>flpCIoeZz8WE&m&JFk0AFUcOo|<*CJOS7a`{$XChmW z^~fru9|<7sNF!2%lpzJkB4i$tfg~ddNHh|OOhCpUqmU8Ek;oy)0mvX^59FVe?&OcB{d~6WopXAlyNDeQii64r1VV*OzE2PBl%PE+vMlTkCN{uUr)Z2 zd^Y)b^1tq$%h{a@XV^NuQG5COuDjlyo=gdeWt&GfBsj4kqnR+Lp8- zX;sqFr1?o5Ni&j~l4_F5lAt7Kk~vA6q(~Aa@sc=6tRzZOW)dbTH3^Y4HECkf*rbt3 zLz4z31tkS0bxHc3_%ZQK;zqK;o{%t%>UsS0*k_oR>H&ae87y zVs&C^B9LfLG$m>hWr@PXqQtyJMj|d(8S=xK8XQ|zY$*% z9}uq)PZ0MJw-8qm=Mg6nM-clEI}n=?YZ1#43lW`&c0@Cx4pD*dA>0TnLXS`(BnUpD z0Fi^BA+ixz1PYOah($yrA`znzVTce!UqnwtSHzEmPYG`mo+ms?xRY=_;ZnkxgkuQ@ z6Lu$TO<13>GGR%=yo6Z^(-RsKsuM~RfCPJjDM6DUOAsU!CFCVA5=aSz1av}5LVUvH zgb4{_5{4%XPUxS|JE42RulO(V@8e&_{~doX{zm+j_;c|m;t$2|iQgW-F@AOY()b1O zv*TOio8oKY%j2PVXS_LH8?T5L#q;9xcw~G+d`x^)d_??+_|W(P@qOY0 z;(y0|jr$PyD(*?#{kWTPSL4pdos2siw>NHk+@`oSam(Ts#LbRti<=f#8&@6&#kt}v zak@A~oG6YL$BARbQQ|V=GU8I>5OFbaQE?G*BjSd{4T$R#7ZCS5_G|2i*jKSnV(-V^ zjJ+CrKK5kn;n=;g+haHVAC~U9y^gkR<8W--Hf!59@1|{*ZDVF?+qSb-Y};0&#!i|v zXq)<-T<`P8Z#%xjY;#_Furl~<@bln@!MB621z!k06$}T9gSo+sU{Ww9_)zfP;O)Vi zg4YBu3tkXBD>xw7JJ>bYKG-tYI9NAWJ@{|XRM2?Pa8Pehdr)&wT~I|(QBY1$T2Mkz zbdVzGP0+KT2SK-jt^}PAIvE57iGnymv>-xIXwZK_dxEwFZ3tQwv?OSL(99tJAkQG@ zAlo4GAfq6iAhn?1f!_kZ1P%uF1hxe>2G#_Y1r`Km1*QbX2Sx^d2z(XzB=BC~jlj!+ zX9JH1$^r#}tUyX2F7Qa;fxumXTLRYwt_WNdI43YT&^ORM&@s?D&@@m#P&4pfz|Vlm zfRTXyfX;xHfck*SfRcc`fQ*2ofS3Sfz}tZ50S^Q21Y8Ta5O6904iE=$1Ly(708GH4 zfV~0R12zV%4pD}U8?_KF#?49eK?w#lz?XB>B)rO*SOcPSD#mhSF=~0SA|!RSB_VjSAtiRSD4ppucu!3y>5D4_B!iz+)L&q@M3vU zyl`HJz4m+U^xEvT)@!-fLa*6gfnMHTu3q+DmR`nQx?bvDe>}f?j(HAw_IS2=HhR{0 zmU$L@}_ek`J_E31d@p$I( zz~h$36_0ZsCp_dHLJzhF)dTNw#N&X+E{`o9>pWI?Eb^G+5#-_H;pXAsVdY`sq35CD z@yGqU`+(nY)3zmb;4kPq#_85x0J~PPZ1fdbdiq zVz*qkG`9q|D7P@T*KSYU?z`P|yX?YNuFP2k3IqqyPR4!iAl+v&E+ZH?P9w*_vq z+ydOZ++5u3+$`LT+;rU3+o@<6{l532s()F$DbJvHi zw_UHgo_9UzDt8sSvR$dJc-JGY2V8f#ZgE}by25pl>m1i0S07hbS9@1WS7TRQS9RAv zF5g|oT!vhFT-sb3U20rPUGiNrU6Ng5UBX@7xx8?B3Q!cQJ$c5uVb0N4K zbvfv=+hwcEdY6?hi(Tfr1iARQxVbpESh<+E=(%XP{B@pk9(Nvg?s0B&Zgj43E^{t$ z&T>w1j&qK1e((I!`H}M-=WEUvoKHE!&SGb-Gu@f!9O`_~dAIXc=k?AjofkXLbq;p+ zb#`}lbhdIfan^IzaQ^Ew0=rPCv)J5JY} zE;yZXf}O-pTqn8{(dnquL8skLTbec4AV(iZH%A9YOGjfzT}O4tKMvm=#vFzmx*b{_8XT$}N*(eYG98i~ zVjPqXZylaHJaoA2aMj_w!$}9ZgV2HPKy|=79C0|{u+w3)!&-;s4htP-I|Mp-JGeO5 zIaoLtIp{d3IsCT&WnZDT>tX9&>vro#>l*7a z>jLX6>lEu)>u~FL)-S9dS>Lw4YJJ}Nq%~wMvSwRTt?|}JtPfc4vfgaH)_S@1LhISq z0oGpDF4lI|7S=}A+SaPpzpTDmjav0vby~Gp)mv3s6#(2K+2>11hRX=Z6)sb%@k;)lhA#b=8?i*}19i&~3vi$aSmixi7E ziwKMN7B4IwS=_O>W^uvdqy=Olvfx1K&$(Pj#>*Je-6?wj2-yKHvG?3kIyW+h(@GY?av( zv$G7vG2Lsr-E^brYSX2r^Gs)$`k8u|I+|LWnwsjHYMTBv znKBtS88+!LX)|dwsWB-v$v4R~Nj8Z!QJTCpd2aI1GdgUv-)M)?CZjb*%Z%n5%{1~i@-%WXvN19L98)zE* z)1T5G*B{pJ)o;^p)UVMm)6dt>)KAur)mQ4j)qk%4Q2&#chtAmH`UkI*UEeOH>B62*QVE?SFKm7m#>$h zm!ub?r__6+_e}4B-Yvb$dS~^H>&f)^dQ3gC9#-#=-d?@!dK>gs=`GQlrx&c}tLLug zsAr{TqNk^)q4!7kyY86okZ!kbt8RmCm2Qb{o^FP2qHeUVLidgCQ{DTzH+3)Tp3yy~ zE7j%cGIUA07~TJL_vmiZ-JrWtcd_nV-C$iGT{m3^T}xeKU0q#u-QPOjbiU{e>U8OR z()p-UrBkevtCOyipcADNrt@0oiOxNp8#s&i0hx6W3b^*Sqb z7U|5<3DWV_an-TcvCuKn(a}-U`KA3;dsKTsyHmSGyI#9OyGT1nJ54)YJ5u|D_ABkj z+IO|DYhTblr44I~wK>`}ZG!eu?E~7ow6|!l)n2Z>PTAo_YS~gl{S_WF0TK_bEXijJjYxZikYc^@tXqIUfXl80A zYsPAZYrfTduK7^&mgW`BbDAeKWtsv_mL^3Ls~MuXPjkEGM$OflOEu?d&d~JJbk}s$ zwAM7$)YH_^{HrmgF{Ux3(WB9-(V$VSQL2%rk)e^K5v`%nc%$)5i`8@0)72ByqtwIHU#UM)zo&jf{i6D5bwpjP&Q+(Y6V;EZA5`D1zD0eV`U>?$ z>a*1Y)xFhS)$P#!bQp;9LRf|`PPdJo23?@=BehaW~*kVW}v2}rlR&k zbwc&CYOiX$YLjZMYME+*YL;rUYOHFw>O0lvst;9ft6ot(r+PwFt}0MvsZvz2sv)ZT zRClOuR9&sQRCT`U3{^i>4^>B1YgJQKeN_$BzbaEIV=6-`Jt}P~4Jy?tr7C$U8K^TB zqoPoGqw-AUK5D34RynJ3Oht-HI}8;PYP=m%*`u-zH8@wIwEJ9@VAN=FLoG8)6=PJ0 zQ%CRrr~Q+ksBbcfHi9;7p>&`%qt&5JyC{Wd*=Q+f(?&`J+IzGYXwzQG9ki=x=h3F^ z6bMa-#zvcVRB&jA(e|TFn<|^o)}SpzoAy;^qWPnFqD@;XHfUyO`e@Vc%0JXw`GGc$ zHf^x|pNV`vgI9vTCUgckbe{|%Wv=x#+@kG2wR zG1?rop#Rx2uISpMS)v)E>7c3o`G)*Py_soqW)y7ztqX11pQ%TyL@PqeK}$nRK#TmJ zOY;idCun!kuA^Q2J%OA;gVDrjTr?VL))3I9?V1B-(R3(~NE%S~=RZfs>7vf)yqzAT9onxE75PB&73mWh@O9G)&jiSApp=Rc=So=)Tz z+7+~Oz~|{eWatV|r-y|`M#G|opk~iLwC!jc(N_O#MV6q=Lz{s*K7MHKXpU&sKU)w} zG(9wppUueMAI->jw6P!4&QBB4gVu`H0L-68qy*hO)c(l;{!arEjT%4-v^Qwe7SMgP zn`oEO&itrDj-g4>_`nFNMM&skP%G#V+8(rRs2Q{YZ6&aSs*t%qs*qqbAK(a8A`a+U zp`MU2nl73;>I(gyDo4JdeVHml2GP3EK21$qL#0S1>J1g6?B)}%hN9gDhQKKjnI7NBL?x|d4E803>7Udv|(4B+YMS;LC z%0gVHvJiVT3t$;#B0A`*p{CKV@6)bPIx>pZkJbr{qco%*b&e{~ihy^Nf~0*P2|~GwK{- z^Yt8JhT2j3z>hkE{F^+3{FpqAjH3-toMii5AmrgBgxo^isVl&qk|8H1(G%oJDIx$4l?0(oiV-YY2r#Kc$c{-NvJthZ zRs)}kkIbLsBQqv>h##=3xQNpv2eC#o1#T4^(VS!j@tsIDS}8EKwj&wi+mWR4ZAc98wYDN}#~ z;)~`!z6@~$PS;YzWPAythk9Ka!0cLtd>>ngjG+wyziU3yIyMh!K&u{`w!G#b`Dhtq zvymj=dd)(VV>6LAV>6Iv!1xMAZjA*Ymr?8MEZXt007N$CkML3ViwW#6Uj#emgB(KJ zJ2vfrc_ACeJdsssOMnUHj?5TyM|{WJ5cjcZAIt@@Ml%_6M)ZIc=7{|L;)qOraX`kt zOuJ!rNDo@u7h9wO7-H5)=@)Ax|BDrp@nzZ*vp{0dlwZt|H^3G%MIL-HMQ(jDK`sMl z%m_LD#R!poF+>Ew9Meb0U-S{|7d<2d_+vWA_Afff#xL5)YG9FRBJ;jzAT!YXzD&Dh zYKY?(Rm2+2^vkqS_7B$h@)!O)`Ujpu8z21*4~_nUdq#i4ZNM)30auSs!KI_$;e6nj zeT9=ozrr!2lduw)X5;Yl(J}Y|+AZLljl$07-&84($Q{sKH3c6p>@I@qaCo*Xgh2JY_v95f3y|W9Q_3U8<}>}n&I)0 zCU_XF7no@caO22FxMrjtE(3mA9h^B*3n!1%z_GwmtAgK-RKm|uQ|%#e)ym7>1)rnftk02f3NYNl z;fT*l_}ym(`~rAxVep;LAK-^1sD?e-RiKEHuQpI^gl;Jm$r@t=LfJCu;A{&wx939=AZAthQNip1*?9(1^*nr2~Q4B z8*$g+{^4tI$M99S8F+D*;fmo)aMAEZI2+h;=i&I_b8zJFS@;8RkKnswP8B^duZCGqr#&@6nJ2W40i#ijtJKe5#Y)pJX{RSIxL(% zgn<)=Lg6Uj*Byah4;_Y|4u!z?fMxd|d}-()d}inXdnIAqWp-UpmLPk7Uy2fSv`4PFY&Jr{W9 zpfl`0=mdKLf6oE78MKGZ2JK)2VDZ_&{|2n#9|KnK#K5%6XAbubn86(brf?H5`i$Z7 z0VB9@z!1&`UY|Z3H=qYc4Cuh`f!(JCKN`@4?+j?b*MQ@v2A>*Gh2a4eSOiSJKM-x; zH$)it1sw&x-w$Zlz!bD);5)PqSbtxkMFSJi?16D85V(I|AlHFW$bMi1vH%9)Fr+gu z2&oMWK)?H^J-|L_w7(Y`=of7jnM1< z2Iy)3N9aEA1M8qm{k71U{%YtLumme1et!kT>@SB%z!fZo4)qs9d;5!^?Z6l;fL8VA zLrePepn1R>%!d5>vmp2WOvn+~gK3aye=4Nkp8{zDhcF46>Pv*i`{JQtU=qec?R_y& zV_!5>1AM{=sGu(#%IZ@>DZnZWgTnjJw|x5EK`($?_y)Su_Zqs|_YykaH*FX`hoHV^ zkf`q|!~ve+BM9I35IWNL06Ne&Z5!T&w)EYB*7n_omiJ9Nhc}?veb=GDzH5*-Fb}Ul zc72y1i@uAH5%3SsLu!3zpQ%bibDi-2`?b8#>d=f{yhvASrMZX%MrQ3Xyxs5C)ivL}+g> z0ovY+gEj(R5d$sl4Ta|Q9)V^6YcT}!==~3J>OBbA0C#aeq~E(2((K&>{p*=F7vP;4yB2ntC=vwLP1la$qyAhq8OtK`A|Jp*Y|)u7ck8tb|_nEQcNgvvDbO zt!D{zp=S|v3iyo+AaTz;h}$z4q5;cs7Id^{CUmf82DBTvj)Bnno&ab?k3X~s7>_(m{)8h%b0q@Zrvg~n%jC))lU0^>tLVvm)pzq!G&{+4h18D+6^2)9zc`g0)Cweo0S zR94AfcU8)tc2&sl1Fy1Fez~hyezvPfejM19`Eq_&o}Ag0BPRpLGD{xPl_B5Pl`h`_ zOv@Dc>aHaD(ym1LeBfKg$^E-x<(^&9a%W&&M#{~)!sP~CO1TzrFF(kCcD|EOcD|L5 zbWR(XujCz_FXhdh&*gQ%!+aty>U=EE>3k$l12*P;d1U8Z`G?Ls@>jsgyeYred0l>^ z^P2n;Ff%X9k9A&>OFA#edBD#+D<^fHkz+bf$qxZb^MrhR=P~)lPDH*6xSDeLyiTcn zMyEvX2aHXj+^LfmbQHfWwKG*LL9K zW!c|iWEW54`K$6oo}jy zUdLuRqhq6-)G=*%u9N@Qu~xpPW3_x6@H|(@S9L6xFX>n+p9gHuMRLE6g>v_f`Ep0# ze9n=ZcFdORcg&P)0`oIS{-ZrmKGE(k{|x+3A9;Jbm%ORnQ(g-!P&avDyNf)#-C3Rr zTu=vjWV@aGL%Xf~B``v*wt|k8u zIHKzEZSAV^4ecuORlpSeBb(R$OE#nZr_2xdqTggr?O$cq?GrLnV2yr}X||8b{e@PG$k$_*CD?8MdE!*3cCEMOMZJDOYR=1_f zmbN9!<^$I>LFU&MC-Z2Fl{o?9G*V{P79lfeQ_8e}clts0v-O>9vh}TOq;=XpeJSf~ zeIaXZeI~1Gopw+k%Zgeb%5qvC$kKp`dPf%3dRrFOdQQT?SU_ zdD*enb24e`85tkAsV8OR*5fj4D zC39|N$ZT8bGIQXpl4aVhB$;X}LH6s@w7H6vjeZK14SYHx>jM7jA=$@I2W3^C_RC6u z#kxn9@oASV>C;YGG;mqB%HDk1B762}lk5R7TGz|2d|E3z_i4541n^o{$b_Gk$=IKk z$f&?>T_`*9X};{hr+Knnz;T@=TlZ@9HVD{Nye( z{^Tmt1=g#R>`#k>?0buyY^-J4eYKYLv{=g8TFhmQz<@Q8m9-ej3R(7?`n>QhLj{l-M#R4F!JeXX&1n zA?dc3LFooy$@WT@v~)}7wRA~m09Uq6>e2E^>eSLAwE@O#gVdmmypPS31eZZbAmNqvRO6!{Qr4_)T&5`CbXGznVGo%T?q)nBEH7847Hz!J;0-rWc zdb2r3dbv4DdKOr%ok z1Jtv}5+v`&M=BrZ6=F3uJ;M|^=QB$HM*Nu;GsB56LbaCy??CayHLi7gEWE-qdAqKPVf)I^rv0Y)xCdZ7s? zJ=KJf!c9k|;-#mTRH7%1GG%b;80c&@G^k?Hd>15+v=}61vsYhAZPbKYm)6~FEyd-G{{_r_T?Z-2c@{gw^g}@>{CQ1DWOX5Gu zC6T}-7E4}z6iS|alj1NfGe%vQn{&A0FAux@1NCH1@lX!pJB5?)2@dk@L-GOG$S#s6 z^-hv|^$wC7z)7~2oT;~z9IH2%NP(GbEMe6fN+|XE5*+Z8wI%!OH6=Ui)g_yOrTkC4 zy#9}PVf`=hY~U(?7kk%#6}#3?i0y%~JR&x!9~SG?4~jK_x7;h9s_Pby*L8}AfxX-+ zZm(+*H`O(XYk|XDFD|UB6=&B~i&KHgTqcgHD-nm)6^UO1pE*x_zb;37vo1?~8CcC} z;^TEGVp(01SODDSSTUt8T8yuY6dwVGvqHS9?t^$s-8=C*;5ok%FRFVXo>TW!90Y9V zhhn$7`(lT>yJBnLJl_=S*IgHD)?F3q5BBwhtf>2>0HwQIyPYFCN{Pp0Y*V{X zYzD09xnk|w*<#h&nc`nH)9!SDc(le(JW%5!?g9q2hxlWStGK$xSzHP{YI|{JjjcGj z##$T;Y-%&{yBZVmiy9;GW8hTliLcjai!at_icbTxT2(Bm`6uGl{1!24rv2(E5w_-= zD5Pdmv=3O;qoPeUpG9kGhD6JNYuziFUDGWJtmzba1LL|?WM9)PvaD$o83XUSPNZH_ zBl=riDVnODwy#S?!_~#2-s(b8J8-abM77mfqKfJaQ4uh)lSOIOiK2w+cu^Gav7Ef{bguf9=mc=HpNWLkk42p7hawsnD6-m@xMG&Z4o`L+9bLM zyzaH4OI52yXR20;jsd%SiHKjdNW`jIAff=rd$#Cs)lAX;svyx$V0!zB)>V0nR#bV4 z76ISeRTNa^B=V_p5V-^E8~rh?%2H%nWiHYO?zfTXU!{TQXQiHKvU1u0*A(?vs*5@+ zRYWbo1OF|os{A1=sr)X?12*`$Fsbs3Ft&0;7!I890pW|vKH;OvZs8qZhPMkZR(=wm zu51<}zz?q%@+xbE%*tvZ8Cc?F!jQ@m;l9d3;SS)6=L*+WW(k*9W(XGoV?0?HSeYpF zsf-u80dG7?XjK^@G^tbw^?*J8PWZ3lweUy9OW{Ptv_t+x*jMpL*jaI3*aA%Q+rr9< z8^Yp>Yr;I>lV21jRh$>bRGbkifmMD&_@V+4KB|C(cYs?i7G9_j3Qt$?ga|OqSwda~ zUC5}Q3Q52-CkR6-aKe2Rp~4-&HV+Z5tvD!LUa?=e5IE<%gn<=1ggzBpg>Jw+-ypQA zSSK{8SR>R2{`qp@zw#x*ALWaL6Xnwu`dndu`D|fl`3zwTaMAsRRpq|Il5%fh9x&3~ zgh}Pj!q{?0VL0&8ZG@nndK@%GBDMD z2@aS45bQ7iCfEsl^)bQP@=?Kx@?pUuV6FEFg35aYKIL5kci^tK3arbU1*YYV0s~;M z*9uh1s{}vGDg={d(;j=VV4$o}&{dWv_ylbBOhI*7x}dZyMUW4i_IN=`S*#$gEJ_do z%yxy~W!VS8ld`vhd%$mhDY#VjOmMdBiQqV}-0uqnWp@PZvReWwaNVy8j+9*z94NaW z*bR*L(}MM7Cj=|YjtQ0k?_DOCQ6?7nl?er&z<%clY|EGe^D?@?5IFE8fm#_}@VgW% z_*Ob?!XFk4mHsE_DLo))13vt2L2c;{L3!ymK_Rf>Hww~9*9j6z*9fA38^2uergVwm zS?MCd17OI{67?9QK2?85gecI0~$+w+}^ZTPmumVEPKbG~7* z316q!kgry(&;MPd!~b5S#UCqD=MNRB@Oz8?^4g1j@tTUJcy&eJcojtxyrQBnyquyD zUV70GFR`ef7hTlLQxxCh_i-iYyXA1Z8jur0VNeg%K1clpqtimlkO5sKxzHlAyNZ}gZfx?x%-G$3|TMHNS z))y}1ttyg74hqf=O;{ z!5BB9V1)a=V3_-|V1WCipqG2Epo@F6po4q4pp|>JpqYE3pn)qdsN)I?YPg(&N-nLS zj7ume=7ts&a{nvHXM4T&;qKT$O@*+@JZkxnJ{da!2#8aR>7+bG!2|a9i`wavSqc zb8GTXaLe-%ZehNho1HJ=rsWH{3Hf|(R6d8R$Y*ljr>$ekk`s z{$cK^{QtN}{(i0`e=nDxzl+Pv-_9lHZ{gzdH*yc>ujd}fU&Gy%zmmHpe;Idu{$lRR z`~}=4`SZB*@@I2r&x=Ld2<^ZmFk`QBW+d=IWgz8lv#-=UmDA#5tGO#5tMwkptz`a>RMn9By6(hn`o;A>|cu zFnRf$kh~nuzPwD%&b&0v=DZZn+Pp;0io7_^qP%F%+`I@*aGrwWoA;jMk@tqbmyTmdIDm&-}cWpQG2>70mM3g>+;iSsHK&v}xI;oQ$X!nv7yh;upj0Owrp zUe1Z!T^uNPJ4ckeg~QF=$f4)1NZ$2QlFW1efxG0L^z=;WGl)N_qFe{u{s-*a?1 z<2hQK;T&~NUycf=Bj*phCFdu*KIc2TDrb^ik~7B6%Nb#3<_xiubNbnFIX&!%oKE(K zoHq8WoEG-eoJRKjoO<@HoEr9(oGSMDoO1TboDw#aQ^*$Q~%RG*ei41vKQyPV$aKY&YqF;gzcB}knNdskL{dun{AhK zgKd#>m2I4JiLIM+o~@B{hW$7DB>PA9G4@0@#2(3(viq||?5=D+`%^ZD-H^>>S7+1M zW!YqQK{kP%osDIuW*=oIWQVY$vJbMuviGsyWbbA_%ih6$n7x&KJ9`uRTK0POh3qx# z)7dN8NcJ+eG zvu)W6vaQ&&vd!6n*(Pl7Y(utNwjSFdTbpg2t-&_UR%IJx|7B@q|6-|TPqBVwePw;i z8fSgU8f6V-4YPW(23YM`y{x9JE>>MuJF6n=6RS9@iItmG&&tTEVI^f%vSPE!Sm9a4 ztoK<3te082tS4Dntb1AMteaUWtjk%6taDj$tdm*MEGR32CC*Z?xLNO6jI7rzQq~I= zHtQ)XB$0w~R%TshEzY{YnwNE!H6!a3%RlQl%QFjNxnxOM zc3C2pWfq@hoW)`3WieTrSv1zaOfu_dCV@4XiDivu9%T(=9%6N89$>X*?qxM*?qbzs zZfBKeZebN>Ze-E@#DLE@3G%7qZ@E&SSmEoXvWiIfHdKGmv#7(~os2 z)0=fR)17rZ(}g9^bYzJ#?O2>lYZg7zfh{FhP3 z{E<=3oXn_Tj%1WF2QrG7T^aez){JasV@3wECL@(uo{_{X%!p^^WW+GjG9s9X846}h z#(SnR;|=p&#!KdljAzWp8IPEEGww5QWZYq1&bY}un{kbKBI7bso^hTj$~eR1WSnHu zGmbGy84webA!UYS2$}mbc+8y{Z06<+26J5omANv5#9W+#W6sM6WzNVr%=FLrkLi`M zpXrjZn`xi1gK3$um1&Z(iK&;do~fC!hN+UVg84IjDf4UkBIaoNeCA;K9A;1Y3}#z; zAhRjmk6D}U&8$fGU>2vlFmux#nHlMJ%%pT{W^B3zGd$gd`99r{`6^wH`6OMNc|To) zc{5#wc_sZ1<9zy0#>w>W3^;v)Ax{6o;H7_NFw+Mac6+8stq+6~6Xw5yD&v`dWAwDXLDw9|~N zv=fZfG=!0mCTB#Yi5ZGC0pm>?m+?G}#dwrPW86t2Gp?r*7?;wpj5BFR7{}8NG303n z7{au@3{Kik1}$wHgP69Nfl1rIIFz=Au`g{UV`thj#^$s|jCE=A87tD}FczoHWXwwo zWXwqOWB8|eGrZE=87^rq4Er=khER%zNTt1zND%% zhEo60ds2VX+f#qgn^V8i>r%(*m8qljlGI^(UTQx*Gqs1FlG;g+OKqh`rZ&^VQXA;6 zQ)}tZQmg0>Q_JbMQ;X@>QVZx8Q*-I3Q?uyDQq$P5PL>N&b+>S?-5>T$Y# zDonRbmC;R7MRfgCK3y}FLsv;<(0`>+>0eVw^e-tm`cO(Jy(i@`y*=e1y*Xtcy)I=p zy)tDxy(DD|JuhV=Ju_u3JtbuoJuYQAJu+o6JuGDb{Y}ao`m>ao^oJ=y^gAhj^lK^J z^ouDT^fM_g^kXTGbXkfWU6^7;XQ!CcX(`5ZVu}GBlcGyMl%h%Bm!d}BnevaeIpr5^ zUCI<~Wy)9D;*>Gkyp$2z%#=Y|KuRCYE2W#}n$k{lNclvwN@=8-rqt66Qfg>gDHSx; zlv3L7kJMvctmSlY+rC|Y&0l2)4hfmV?GmX@9Tl9rnM zjFyo6h!&lEpQcQ{LwlQigZ3i%D(!LdMcUoubF>@Dr)igykJHX2!?Y90QW}&jqKT8y zr^%DqG)6LmMoy;CaLGj4;bbiBK=M)A?&J{Kw&Vk}4as|HtCM%qmL+eaEll1-o1MI# z7L>e(=9|2N=AOKi=9IjUW}7^ZW|2ILW|SOE(@hSbX(ap5{v~Z+u7)Fnx;sq>SbQ)eYTp#~;Bp!y`;rMe~Eq&g;D zquL~0qM9e2ry3@mq3R@^psFV!)W3-`>QthbI+4hyjwEuZ1Bnc3cOsSAnnpOk7C4oj8|z zEpZn0Vqy^WOrk&aSfV#omgqqhCc02LiH=lyqAit}Xhp>&no&a%ji~z*^{KlOwW(VY zHK^+oRj8{H|4^1D{-7*K{6?9TI8F&n9Hsaq4pH0_`zcO|-4vU|4vKl=CyG&G6Gb<% zo}!UhL;0IfLHUtTLYYh`q>LuyQU(*UDBTHZl(vLqN>f5Sr7j_cQkf7zDNayO@)F)r zG80}?QWBn1;u9WIq7oiZ!V>OK-Xz?lJWsevd6aO8ayQ`|<$A(t%B6(kl(PvCL?4pVj~{72cAu#d7aVK-$>!gk8?gw2$N z2^%PL64p?H6IN3E5|&at6Bbci66R6t5@t~>6M`uw3H}uQ1Rsi4f(J!4!IknW-jVVx z-j*^JZ$%l7H>32$8&f*t^(mj?wJ9ItH7M2bDwMMLKjgyrALN|)ujKUjadKk(2stKx zh#Vf@M}8mQMSd0EPJSBSLVgh6NWK+cN4^?gMZOSUPCgx9Og*Jr2SH(XhFO9!PUJ!qaJUjjxIVk=z z*(d%y***RY*(v@6*)|>~Tg1!A#_=MuUObPi8P6vFi=&f&#*xWi;|Sz0aTxMY+!1nb z+<)YbxP9c7xZULXxb5VsxXt9!xDDijxHaVLxE18IxTWO8xP|1HxVhx;xLM?PaY5vl zasK2dao*(naqi?>aW3SmaSr4QaW>@Bah7Bx&Xg>TGb9V*^vLWuEix@mjZBRDN5aJY zB89|#C+&}$B<+g(LfR5HOj;i|Kw1^oLs}ZwL0S;kN}3(lL<)+lC;7(JkUZilNX~I3 zB-^+`l0{rD$v7^Pq!*V)(u_+Ysl>&Re#J(UzQu-<#$rE^hGXB5`eI*_I%1!aT4EoP zKE~c7Rma{UmBn5o6~c~#m2&^2f3b`yylyN-m7T}?V1yPR|&b}?yp z?0nL;*g2$)u`@_(VgpFaV|_`BVm(Q7V_iuzVjW5Tv34Y{SSylitQpB6)`(;st4}hG z)g~Fls*|*1RY+>FzlnchrifE9lf;RbG2%$fXW~H20I@r!hu9X=No5i4Wr zi6t>L#Qc~FVpdEEF*T-;m=KdojEc!5Dq>QJZ)1{(FJj_|k7J^U_hOX9n=v1VS7P1} z&&RwVo{D)wL}DHir7?Gjf|#2`cFa{GE#@MT7;}z@i8)0Ki8)5xA0sF3ijfev#t4WT zVmQRrF%06e7%FjL43Rh|21^W%IYRV{IYjh~*-vzi*-f;I*-o^K*-SKv*+A5fSwqx{ zSwU2dSwj3By^#1ldMb0Hb7Ee! zF)=e*pO_M@O^lCLCq_l95EaqC32&pP2rr^136G<{5bi~PCftl3AY6&=A)JryAe@T+ zL_ngO2-4_!f*`t@z>Y2_(4vb8#OMM7COU@@5}iTVADu$j6`erX8XZg65FJTa9jzcN zi+)E~82yScC;Ay7IQlWcFZw>gGx|2cCHgwSKKe4jD*6J!H2Ms|Ao>JBI~pdaMN0{P zqJ)I0C>~)VibWWSq7eq7NQCYv9HA}hD4{7Tgis%KfKU~+hfo@|gHRB)g^(S!fshup zmXH{=k`NQMln@@ZknlcgF5y+wOv2NsK*ED4Kf>)OFT%AbH^RjzC&HO1JHqiOD}p@A zoFIxaCUB$l35+Oh0y#>ZfQ$NvKN9r|e=zDheoxdSetXmx{HCa3{JN-q{K}|q{F114 z{QRgE{H&-(d|*@^-Y2RG?;cf#cZw>)+eYQ#EuymU#!+c_y{KfoW>h?0B`O;KD>5Aa zE%F0?EbIPxq$FY+WlGZMk4M9T2- zkz#xl`pHib$;Q8pq~l*ilJQR>@%a0Zq4-;oA^5A22k;jn_ux-Q?!+I9+=`b)Zo~^C z*Wx*mEAjNmrFc^0LOeEdF8)a5O#H#fK>VIaU;Oq+FZ`xRH~iX2C;W;?JN)8EEBw4j zGyKd*BYZ%l9^N}r3-2DOhIfkmi?faViL;3Ojx&y&!0APf;xr?Na4L~~xL*-nxNi|{ zxUq<4+~2o8=C!NB1oD7d2$1l)fS7~I~7!?+z02XUJt_Ttt>?8L2%*os>ku@Sc*Vl8fV z#7bOH#8RAZ#6p}$#9W+n#7vxhL?F&8!WU;6;fXVdaK&jyIO5bIY;k|WEpb!frnt#) zL)>V%E^aVf6W0^2ifa%5gKZA~fvpe!imeVG$CibUU<<+2)}~e6Mg}^J^T!IQ}_w&+He@VB3z1H94^4l59eTK zg)^{$;S{V-I05S(j=?&GAI92+AH-UQ@5P#g@5JhdZ^debZ^WvGuf_gRuEb6$mtrTB z3$Y{0x!3{aOl-F@5ZkWw#WpKFvGqzyx_@(<>X@(1R*@+;<%atw1>HWh7>^Qh`~ge1}=7e2H12e2ST`e2AH?yo(7^ z-o*GSuVOru7ctJtvlx5jNsN^e!I&y#7z3pUqod?u)RipEUj+^GLqWt$DzKO@iX)gI z#ebMy#Xd}jVi)Fc&L-&L#VCdO{k^fMW~75NvOW!eyEn>cBq=-dg!09%b`Y&>cDMs!oYQM^uRDVeBdHEXkd`+J8+8ZIdF{ZGH{4&Kd_H%HL#OBc3>;{Z~sQ} zkA4ezq`!y!p{cQ4;ej52wKTIC%Ur#>OzlMCYe+BtK z|6=l<{`utX{jl4BRR0@NX#WdRK>rhxPycp?LjNVw znEpZ1AImAycgr!-7t0~id&^$ZE6YyOGs{-eL(4|e9gBr@!(t*0TlA!h7By+mA}5`+ zh)72)JkkLRi?rK9BW<@pq)nD}B#UJ=smHRMq_-?0sVwtIGRrKI&@zq0u}mZ}EL|kT zf+GQzR?-?v6KT1nmbBP{AmK0|BM+~(5B>Gyu595Qbso;PnK zo;F*E$ILy%L*{PcUbC9G(<~=$F^h=>YhJeufi{?lb= z{?TP+9_bom{?PTO?@iZ_z876z`W|+9OmXXqN}({}asDZ31Pk}hqZpi9xm z>5}x(yZC)b7rPJWqV=umg8NoEXLy5jr7yQ2GoyTbbX zx`O(=x_tZGx;*uL*B^pA%m8 zJ|;Zry+?S^dy8j-Mfvjy>}B~ zQ*S?^zqg0b)7wqx?$r>~y>f!QS4Ww6X^@b3FdIJc)y*>obUUz~^uQS1+*N$M_Yeg8>JBIMD=P&+O z&rkfZ|~WT-`uka-`~@Z@9pWq8+y9&njQ^a(Idx;d&GEt4-e1kVc}^# zR6NuJ;n7iO{OX=n_+>rI@QZpD;^+3v#n0@SfuGVd1yAlF;R!u>e0xtjzNM!bU*A)Y zukNYBm-m$8i+hUjc|Cdfte#AKT2CrIu_pl^+Y^J2=n2P%^aSJmd;IaI{Qt1ojoRFXSYe) zsWB-#1z;yw16%nVmCDQ#+@a z$em;pp_5=ji}Ot_oh_#N&IVI;XSJ!kv%*x|S!~Md%r|9qW}8ww(@cq-Nv4?2SW`r2 zq$#*F)a2h8VDjqpF}Zbmm>fHuO}3r(rtzItrqP{aO}}yfjNfrTjh}H}jqh=vjIVHS zjn8l|jSq28jdyVmj5lz1j8|~ijhAr4#&ft!##6XK<5Aox<3Zdp;~v~W;||StYc`hR>WqcBDq{|=+?atYGA85l zjPbZEV-zmc7>Y|Y2I69kKDY>@2QI|uj0-T@IDh8Z3I876nEGLSl!89F-_8QMDL8k#z08frVH8ZaGXLum)WP}tF7 z$mzfu(mNUq$sIL@xQBum+cO)B}JK_y?9nppf9pQ#C9YKaa z?S6(I?Ouj2?XHIR?T&`m?Y4$z?Gp@-+D9Aiw*TqA(f*_RO8ZFnrS=cqgY9p+Pqn}3 zKHC1I`(XS1?mg|dySKMr@7~-#+}+=PvAd^zu)DkcRJXeQXt%umV7I7!Z#TDnXE(Eb zOE;x`LpRWF?q1t&>R!>V?_Scb>Ym>&>z>sv>Ymol>z>%o>?X8RyF1#U?w0m--SzFO zx~tolb(gm<>Mm}d*PYisvpchWYIkb;#O{RluI}jej_&YwY*k}^Y4D#=G}d-&At0(n{)To zHoNYjHmmM)ZDYGnxBb%}Yx|`?*!ESwx9yXDN83C7=C)V*fwpJ*-nNJO?zX#nP1{Yq zyzQ!9)b>9;ukE~^*>*-xX*;0@+m7hhwjI!~Xxpt{+_qgmziqRAR@;DnYFnRvVw*uv zXw&N3+m!m2HmSb8O{lMG8K{rlEJ{j1ho{j=6g{lnH& z{hihX{f*Wb{cvl9{$gv0ey}w_f3np_f27r2zrWR4zq{35zpd3;zp-_k-qJcsZ)*Lm z)3tunDO*45q^<9Dg4WkMcI$H;z4fsUZoQ{l*Lq90s`Z*~S?gup!q$trIjw`b8Lg*u zlUtAKh^+^8xYoV8*4CZ6#@4O6n%0fFidKuRq}8O$Z`JFvTGhI=R=F;*Rji9?{cNg2ByMe9IUBOoBE@4Y_gV+MyNo3W; z_1EdJ-Z~Z5T_?pl>jYSP9UE({qhrVEVC*Q}I_z)lD(rXdGVEvVLhO6(9PDfDbnJ8O zWb9)t5qn>Y!`{|nvDdW?*kNrA_L8;&drn)7J*CaV9@A!F4{1}e`?LwzUD{~uHfnxn-92Ld!Jm*_KJ#6D>sT;TD{BUrVcYXG@cIYfGJWLraymuccgT zXerieTJp7umTaxKC0)yFN!Bu3;X`VG3 zHIJHgn!C*^&5dT6X1H0Tx!BCpoNZ=lPBv3DN17qc{^oU>UCpaCTbq|_HZ(8Rn49No zjLow(+UDsRMe}5hxS6EkHRCm`=5`IWxkUpuH)z&2*JxHWS85hFmuluW7iwlT=W3=l zXKKjJsTzE9qNc4mR@2lRsi|uY)nJ+fHKonInu2CeO?I=ZCau{~lh|yhiEXyhL^O}p z1ULUv`!)Ykdp3VlyEK1R+c&>gTQ|Q}k8OUg{@e6e{iEr=`b*Po_4}sl>Q_y}>ZeVY z)DN4^sqZwMR$p&AuD;xKSbd>szxqtmZuRk|?dro#o7MZ82Gl#7`qW#RjOu|Vow~P4 zrS5K$snty)wXBJ!7B#Wd+$Or3(S)dxCP2NuX{~y7(@OQSrlsnIO$*g?o93!#G|f~` zZknnlHceFHn!423CY-vVsa0Lw)TAzNs#6y=RjKou%GH@o#p;x%0(E>-jykF-Lmk?b zq7GgSDP)Q=kf zs_r)aRNZX+s=CtnNp-35oocZ0mFi^UGu4sCN2>je_f)$YZ>hF6URP~s99H!;UQ!tv z&#APHr&Wr^<0^6EVHK}&zlzzoTSaNyt^yi2tJXAbP%UpXs}?nyRC62ksu_)H)#OIG ziqt4pbvE)#c&qj`xT|(GIIFfc*sC@)*r@s%#;Xhsqg9%Q zKT3JS52dJKM9FRVsAM#}RU!?qluyRtvC1qE` zIb}z~X=O{pabjtKBYy(yKw;odds9&f2QomaHzJ9s#Rs9m>)A|L<2laE5x9evp zuhmac{;z(b@_c=l@^n2;d91!wd9c1oxu?EPxxKzxxv9QFX{j$!n(7Oby80ZYvOZHO zsZUk%>l2l%`dB5kK2izRhbhQMamv>E zQOd^pKZ=_AABu|l5k+zRM@3%!TSaF5D@98EGevy;BSlpGJw<5!Ek!{6b%l5Ru)?kW zlESh6oWiF5v|?QS3B|vrq^*GbsL7 zr&XMLRYs^p{!e`kklImq7JWET-UCcSBF*1tZP(EsjF3x>M)AVx^hKpU9qCEE?-ey zm#rwT%TN^6r6_Xi5)>JAv5MrnNJU&-s3Nj1P!Uq+r|_@yQh3$5DO~HE6b^Ov3hO#+ z#n`%Wiodm^6hCVJ$iLM7kiV}Tk-x0{B!5!-PJX}kmHbxiGx^op$MT`t`|@+Ox8^Julx@dse=&_N3fgdsJ?$Jt)`K?vu-FcgaPy+vMEZ&2mQVfE=mq zldrEe%2(Iw<;!Z-@`bf>`J7sbe0r@wKB<-?@2X|W+iR)v=2}QzSG!J*sa+#4tz986 zs9hq@u3acktDP%Pteq*3shuVdubm_hswK*OYVmUS+IG29ZHwHtwn09=wpKo>79;;v zQzrjfQ!M{jlP`Z$lP!N+JZO{fveM%VCVzp6R1uhk6M$7+h~ zO*JHYUcFBCsCu>RZuJV;jp`+`%hd~I7pmvV&Q#Bo9j~4yJ5)VMwzrxn+fj{|ZK`gU zS*o!zQ+1GymWrwbQf?JTO0Qx{;VPtg5Bbsa1=lszw@FRVfXrDwFzG6-hm-@}(|S z*;4ze45?LBigZj>g7h~gR{9MSDgA^AlfK0SNnc?6rH?S)(z_TB=?#pFbQt3(y@;`u zp21j2k7LG44`D`0_hNoac3^%;Hep627R)D!3G+^(!@QCxG0!Dp%wq`;^FYGH+>uZ) zHzfe(s$@0hvSbv}79Qgk&P-h=hPSC~3#+l{8~^Noq0MB$b%Wk`l~- zBp+jzWMNE_6il}y9;1;&VU&_kj8x)}5lOr-Jc%oYEpfomCDs^oISD7JUR;EfQm5Gw|m2r~Ql~IyqmEn?wmBEtP zl>w4zl|GV*m7WqprK_Z^(n-=(X)md*w3bv>j+Ycyj+W$A{uO6d{uHNFeiO%4eilbo zeh`OLz7_jdz7%^_J`=lCJ`&qk-WOX{-WHFpydnNwaYg*C;(y{#6&J;CDh9>RD^80a zRU8-JtvDjSUU5Ktxni&QLd7oe>56UQV-=gl2P+1|dn(N0Z51Z*#)@vSxk4*8Rw%`q z3Yl15Argx!_+m~4M@+9^h~WyVcwGe~URkkTyrg1{cz(r7@vMqv;wcr2#H5P(;?9cM zVr<0>aYMyaadpK+ad`z%Tv*X5&Z%e@r&nObi4~3Fn2I`actw>ssG>sbQ&B2*uP78d zRpg0nDze1mD$>RO%2UKY%M-+3%45av%cI1v%EQD@%7exC%l*Z-%6-IF%00!G%3Z~S zSRW%SVehm;V*@m;Vy=lz$WH%D;$|`705#{F#VS z{#XQ*KM<`hzav^!ep9rt{F-QX`DM|x@=KzL<>y8C@-w2g@{^*b@}r{K@~b8Y){PI#)Jdbh2!Y=t$WN(f+cjqMc=v zL|e*;qJc8JsHdz$q%XsYRAo&fNm;#!Usf$*l~sx;Wo06utVpz`EMK&&EJw7kEK@Y6 zELAkEEJ-x6EM7z?ix#z&MTnZpLPfP@fuf2sKT&a+w1L1?x zyTV(gH-%SAuL*}rhlPWsmxL!v&kK)~o)zvZJtf>(dQ7;v^sunM^nkFZbdOM1x>Kku z-6oWjZWi)N2ZYR0vk)om5w0&a2v?VCg-c6S!Ud&r;p|e0aB8VQNG|0H@ue(bYbjmW zSc(X%OF?0I={jLi=^9~9=?Y3m^$>1<(O=?tMy=~SV6=_H|JDN$%s ziWiP8?GXMgX%+q`X%c=esTaO0sS&;`!3ZChlnL*Z6bo;Z6bOe)a)lR5GKFVK(uBuL zl7$CL5`=q7VujmFB83}E!i46MV4?;-tb{6vmn~OPu{$i%U zR7@41Rx}x`dWzieHxacLHSM-d}D0<9C ziXQOS7v1HrD!R#ET6B#+zi600t7wQnrRV~mR5ZxP6`kf|i%#(Ci;nWEiVpJ2iuUmf zigxp}i+1o+i?;F;iZ=11iU#fd&3|3U;6E#*@*fn!{M&`=`Bw|q@`nmn@dpc+^G_Bo;U6ws$lq5ukH4dEHh**B z48EmsD&JH%iLWgr@fC#xzNoN+&n;}_(+ivVaA5=gzrtGn%EBuClEMo9yuwoc%)%o6 zQ;6EZE4y7xeSm3i^1B1twl~K{v0w zK+7vEQ1NmK3-}x(e z-}0C8KISjty~&@?dzL?k_b`7Z?{@w)-nIP6yrFzDZ!o`$cQU_|cR0VDw=W;d+mYYI z+nis|v*g$CO!*j|Hou&w$S>iE@(X#~{5&2#Kbr^VXYl^ZPvx!1PvR}kPvFhXkLAtC zkK#?r59f8|hw$3-19{E)e!SXzZ(e1-2d_Bam6whH<-WBety#H~J$lJ#i=k4Zl z^LB6KF=j`ALZh?cXB(p*K=FB|I2OWp380Ep31G|9?7lZ?$52@?#wOY zZq6;{_U9IGO}V*TU2Yavk(68_8Xn8^&Fn8_b=X8^E2B z>&u;#>&5NL_29PWx^kOxow&8R_S}kG8*Xv#1a5BbSZ;dmXl_#OUrtQ!FHU&wcTQmL z2*)S)6UQz0J;x#UEyp_d6=zKDbIzZfC!B9N4>=!m?s4Aa+~GXSxygBubB%L5XP9#} zXNWVDbAdCMGsroSbB1#`=Okxu&N0r8oWq<=IR`lAoV^@l&Tft-X9q`~vy~&v*~DSz z3~*>U77m!x%UPRaoEtm1^`Ea&*=Ea7o{k!t2xKAD>(qxVlcUN`<4CfTIlSxy4l_HBgJef@)@4UbG8$wF58|{nQg-<&bH#@Wsl=zWRK<~W&dTzX8&S`Xa8UaW`AY-WPfJ6 zWq)8hWWQruXTN5T$$r89ll7GSE$cD+W7Y%qo2TSqe5TOUlM(iP`m80yZX#%P!4gvGcPS?941G zJ0%Nd$7O-+h^%$&;H))l->j8v_pIe?r>rGxo2-TGv03xke>3N>zh};5f6AQ3ew#Uk z{XBCb`(Y-LeJ7K^zLtq&4`sHo&t+oSCo`MahcoNh`!Z|UJ2I=-n=&idmdrA?F|(Mh z$t+;YGjrL(%xpG0GlNadOl5vP6i*4vENtmhdoSPwIvvhHL&W?jp8z#7W9%Q}~Fn{_hd2J3Lf zRo1?YVb+d}A=ajhi!5`-IhHZw3`>)7iY3c9&Jt!EVX-p~v8WmQSwO}f)|!l6tYsP7 zSqn0@vSw#&Vol8$V39H`EL=t}3!7nL)n|0GFd14_X@;7WpP^u7W=L7d8DdskhJY23 z!D9twuvxwt43>Kajpdkuu&gs6*4T{otUu{%S>MuEvp%J-V7*CS#(I{%nDroi0qb`9 zJl56p*{nu~%}mc>O-|2Z5!2II9qB2o=JX_1ZF)SbGCh`6 zoF2u>O^;w@q=&MS(t}tr=>e>;bYE6rx;M)^-Gk+t?#8lDcV=0oJF-Tn+p&J7S+hpc zCa^xFjb*(`8_jx>_Lq4t?Kksg+7IS%+BfEfv@gulX&;%#(%v%llF+IOMAdnq}^qT({3}lX*Zbkv};T#ZJ7CA+W(j<(k?O=rJZBWNjuA&o_2~k zG3^8spLUelns%7kn0A0!owkozmbRN&khYVVowkjcnzn@*pSF=1nKr--Ni#G3(t4R5 zX-1|~S~t@+P0JjYre^+4RWQG&%9x*1#mu*S9`j);hj}}d$-I_IXAY%On1iV> z^F%7ZJe<0Yxi@tUb9?G4=El_JOmpf|rXh6^Q=PhiDNUWrr*E) zSEWv5E=?se=cf{wGgCX6lT+K7#MD-1M`|;(Ikk~ln_9=LNUdQOr(&47sTIuh)KX?* zYB4i9wSXCxn#T-C&1QO~W-?t;)0y_EDa;9}Nz75H@ywqovCJ3^3&@V@=8z#W5#^{uz zj9o9Nft0@$vg&_%weoaW-^v1(-{ksDU8|4Fk@;m z$RH)JV{|63Wnhz6GwPF9Ffhr>7$wPz8F|SI8JWrR8Oh0W7_rH-7~#n?7=g)C89vFA z8E(lF84k%rhE+0wF*+H?_?6Vo_?pzp_>k1hc$L)1c#>4lxR+GJxRF%F7*48WTu3To zoK7lX98D@>>`%&P>`cmKY)Q&y^e1I7Oi5`BZBhzDo|MQCCdD&2NwExCQWOJBieRis z3S%rw3T7-w3S`Vq@@Gs<@?nsYycoD74@OIpE2A#SnSn`iWRxV?G4hgZ7#T@cjHIM- zjF_Y`jPRsUjKHKnbnm2Jbl0RGbo->Q^a)8{=%bT9(SId=ppPWJrN2*nO@EpAlKwdH z8U1eJ6Z(zBNA$~y_vz;o@6t~t-liW(yh-1ec#Xa@@d|x&;$^xe@eG&adb}nXgV$a9}SHELt7L7i?%HO z2W>(8SK6%jFSIG~pJ=4`4>Vl-J6cQp8(LlbOIl_8b6RoyQ(A8PV_JIrLt0||eOgTX z9a>oYEm}bQ4VqW{HJVHO6`EcAW!m`oOSFG+7id4?&e1-{ou$2tJ575Lcaruf?ilS( z+!5NfxI?s|xC6AoxP7z}aeHWo;&##Y#BHZ-i`z=u7`K_$7q^kt9XCKz#aU>QxIP*$ z&O~Fx8E9~vp7vjymbM~JOCB^v`Mi!G(v0^tt~c# z))<>ctBy^fmB%L13S;AG*|D*-)YxcRd@MSS7#mItjt!;x#s<^eV*_c9vHmpcSYO(h zSZ~_z7*E>Q7Bk#QdNdW4=)}F(Xu2%x9_~<|CCA^PWnLc}oRiUQ<`cyreFTc}|@l^MpDx z<`H#r%mZpy%spy*%pGb|%q?n7%nfRJ%r$CZ%oS>O%w=k7%n&s`<{~vR<~%hxW{~O^ zbB5{>bBgK|bAoCUbBsDR<_Psq^daiE=mXS`(fg>cqxVpsM(?8DkKRGO8NH1<9KD5l zA$k+_bo2)5(dd5a{%A9GXLK)hbF_(Si8fG;(R!*TT1%BjtEs|hC6yg5r&6P(R3KVR zT^%i?E{*0>=SOp?Go#tm$h*HTlXS5xDo zS5hORms5kImr{MB7gOD%7g8Og=Toht=TXN*&!PT~nnnE@HG}#wY8v%*)D-H|s7ciO zQDo}PC?a(@ia@;()k!@a)j>TP)kfVPg{AI{YNl?EYNT4C>Z!)4TB;_hnktLJPz6yH zR8~|ul@e7-T_06UT@_VGT@sZ~ofnl$oe`ByofMTxB}AoD+oDpbjZw+e>Zn9&SyVi= zAS#xc6%|cQiHf4eMMY2}qQa;_Q6W^Hs359aQ~=c>%8zOl-BX&|wL~N%Vir7lo z6S0M|En*X8L&OG3Z$v*uA7Q2_BYG*~2or@HVWiL_x+zeEjUnc_!P>{@JW=-;be*>oJcW-cTqIqc#13>M-ha#Q&{1x6iPUjvOc_-vMRih zvLw8oGB3QAG9$c(GAX=@LI|&q5}r$m3(uxR zglAHM!qX`};b|1N@Dz$ecoM}bJb^MgJdW}+ESB;mESmBzERymfES&NvER1p|EQE3` zEQm4`7C;#c^QW8$^Q9aL^QPP!k!~eVb2houqVjaut&(B(1*yk(EG^8(7VX%(A&t< z&|Ap;&>P6j&}+zW=vCxG=rD3R^nb{a&`Zd^(2K~9(DTTq&_To;dKNK+o<`K6ClP7r z34|Yd3}J>IL6Fcx$hy#j$jZ?D$l}nw$lTC9$n?-%$i&bc2tIT>(i*xIX$aknU_v(` zC7~OTywH9mBh-QeFzSj5Ymo}3TZ`t24j&g z!Oh6K;3nina0BuvxDL4!T#H-_u11D}G055AO5}KOIdU+#4A~uAf@}>gLI#2hk)Ggu zL>HWgD1vhkQE(Q*3C=`l!RZJXoQA9pPC=FiCn58L6Ooz0@yO)hIHW5$25AqDLYjgj zk(%Ieq&zqbDGUxlvV((>)ZjoQF4!N52=+sQf_)I5U~j}N*b{LG_CTzH-H_42F37JS zXJjPE5qTfvfV>Q{Lmma$B6otUk!wK{kfEUQ$Y9V|Rq|58&*edvI#dT{u4IHXIpr3l0vt0s919huwm%!VW>huvO4y zcy!PZ{44MhJQ8>Tejj)qei=9jKMp(#-wiwsUkf}14+Wlp2Lq48CjyVchXRkldjb!^ z+X4^58v^&ky@C5+ec&Eg5x5%`1@447fjeMY;5HZx+zPJ=+zc-Z+ypNO+yKuC9DpYW zTHvlgGu$573pWM!z%_wJxIEAR7Y6F#>_8oy8mNKe1J!Uupb`!WRKPxgGT1Fp3OfXf zVXHt9JUUPa{|ey4BLO`4T>uAu5x|BY1u)?|0Sx$B01X}rpu&Rz2z(*{h7SdR@a_Nr z-WsqD9tijk?g>~6>jGB8ihxzHC}0K530Mx(0+zx+z!G?Mz#@2Qz(RO_zyf$?z&v5qlK__x6C{F~qx{*CZM{|5NBe;s_)zZSmaUk#u2uY!;JW8j1S z74UBVa(Ih>DctX00-OAcV6A^4EcY*fh5mUk+dmhk`e(!I{j=az{+aL+|8#hse;Pc) zKLwuTp9~ZHli)W01h~OJ9Em;C%mRIMY88PWF$0WBtS7aQ{#^z&`}`@(+St z`~zV-{{VQrzaRY1&lmpT=L3K8^Mc>_dBV^9+~Eg)ZtyKXSNMvbGknp{2|nZJ2p{#c zhxhy0!8`qI;mv;5u*J^`Hu{Z+HGbn@soz+b?>8D|`i+7Szkkp=zdz7Qzu(YezhBT? zzaP*vzwZ#)?;F(VHv(b(zCiVUpCOFjN2tW_1C;Cc9!mFn3nlu!fuj9hL!o{zA%DLY zkf+~s$jR?1WaIY)8teBM`s4c$`sVup`sjNfdhL4`dg6Nry61Zvy5V~hy6k%cI`4ZO zI^}y6I^uf;+Uq+EZTI~jw9$76>hrw>b^Bg~RKDjSiSIdx>pKY1ea}FU?`deQ?*S@~{+M*D7ne)$YQBR&@By^k4s;nN2_^67={_?Vz;K1OKB z#{dob=%M32I_RK}7TWEjfwuanpaCBx)Z?RobUt!O?jwbSJ`#xSBZjCxA_(viK&yTD z&=MaWG|z_%&G2DElYCeZ!G{U8`7odc9~xBULxoCxC{Vr+0%iI@P_hpQ#rgnHn9q7B zz-Jxg<+B!Y@mT}e`K*S<`>cZgdar=KdoPDRc`t+BcrS&Xc`t?@crSu(dM|{Ay%#_i zyyruwz2`zlz2`vty=Ox^yk|k1yk|mY@9B`idm5zno(f65r$9XKNf5((A_RMrq5r%| z&*d3Qi9-fd8wcPmukjfIN5Tc8~8W+=_O2}w{knLQ^!-JatimFGA};yD)Ld5(q{o}(bh^B=g@ z^DnsE^AEVt^EWu#^A|YP^Cw93`~h}&eg~U9zk;=%BVdK+7qHOtGnno92~73;2*!JU z03$u$gF&9}Kp)Sypqu9#(82Q+Xyy459PRl6{OR!={NnKpeCP2LeBto~eB|*MyzTJ_ zyz21~yyWo!JnL~EJnnH1Jm7H$+~si_+~RQy?Dx0{nmlfR8jtIs%;Op;@VE-HJg$Hg zk701V$7OJ($N#{^9z)<s0Q((Hs zNifml1Q_jc91Qh12Ksp%1wA~DfKDEVK^u=l;8>4?;BWT>;8*wk;0O18;4AmN;1l;f z;9d9K;C1(1;Q!org6G_KfG6FzgNNL=fqUGyg4^7;fE(O5gT3yXK%M(WP~pA-6uA$8 z9QS^Z=57H2cQd%!y$@XK-V4rm?*V7Jo4`r#Mv&lc0MS=>u+d!)R=exKQgg3NXN34tlxEKo@r@Xy+~g$GMBaziuM%yPFXFsaR1O~Y+1ijrBfUa)yL3_7(-~_k1;6K;7;1Ab1;Ahv_;9J*O;B(iR-~-ng z;4Rnb;1$M|;2GB`;8EAf;C|Oh;7-?x;AU4cXhs=aNub)52ufYMK)x#hWVqr% z*tHY<&lLx*aP0sWxweC|UE9E^D3WU{h;zk)&8{tAt!pz_;o1Zixi*41t_@(SYdsk6 zS_ej=f?aDtAJ-bt&9xeIaIFHZTruEi*GllGO9l7^_0FXneBn|CK6EJsZ@ZL$S6zz1 zOD;v=S(ifam`ee80JX~{AKc=S2U=WmL8D6!sBy^#WiDBu0L6641QC}EaGgs!xY8vJ zT;!4p&T&Zrr=iF$$zZ2T64>IB2-dkIfR!%sV6jUan1f1li3Jl}V!$YuXfVVj3iNe} z1l>`NE)k%$OE@^%B@F!K914y&hk)-;f)!b_VACV<*qO%nkg$i+=0QxzP2R)p}fsW2&L2J|)=P}@K zr_tbu(ao*b;I7jj;F{BKU zTBi{}juJY30a#9-0gBTnU_EM;(??*5(+6O#(|ce#YNFFS0Ppk`z&gDF>QNY{*FcHW zD_1N(~ zaM$r3aNY4PFoYU(yaSwYybT;e?RLBcY<0W|3^?8ZdQe)&>ww(x8X!cm9j^iu$1A{k z$6;U&3k79ibWGmwaicGv`jIBW#`P#z8&04Ik5z#28ip&$5d-w%AX zw*c?$&A?04WBWefu6-|X4K-xn0}P^0*qeZZ_C{bgYOB2g7_jdKOen3r9+0Di_Bw!N zuLUTm_4XQImAx8RjGAk&0;Z!T+AD!hdj)_+)!WMf464{(2ISgHfpk=&y#$Cth1iP$ zKYJ12j&igY0@kQ8_5$FS9UmA$y|?25FHw)|xWFCMH9HP4WXA^1qK@0KfP<*rc1&Q4 z9Ruh`ne6C*7A3Qz0Rj}ujtWrhD8M?@N;?EtjGAi)1Jh7sI|%4RVeLSm&JF-7QN?!a zfm~FY-8vuv6=nAy5RCG*TMM|`tpOZSR(7j_(WqaxtAG*IJKL4O3)Caq6~GK{L@IkrRP6r%NR<_fCQK+9bQ-Lq2 zcQ#Xi=ctD^lY!f)t2UE>i>Na;6M12$w}Cu*||8m>keY>0pwB}MUVx&Q_Wwjluj zp;p-7frY5qHl4s!6v+k$bfB7TI)GYKIjYd69mqzd+Oz?2s0f=@APD7Sg9Ths_BJiR z1k@eVBG+mMjf@T2lk_OSl0oYP-c|Dx)xBOB-S+m z4@I}G1|Za0)N<=8U;%2DH3pc1BBI)@D}g3djdcZ3hAOZw2eMEps95VVARHBFT?%-k zTu^q_CBS&pU#nu^JL(haja3ow6m=hU)2a{{MxD1R08XKfp!Qki1KUv>t@40AlpdwD z$_2zIE{bNA1AwSCsAX2!zXd3?LtsiAuIg2VziRR%t*0 z$`j>ml?vFR#-aX9NCCc~KB8VtNCuvu?xAi>NCN(cI)^$rArUx?+Jo9QApzKc>Otuy z!~+VH2*sWd2T)M}YW0LzU(!VC?Ersh>D&N3525j zP#!3!2@!w|Y7FZ4_;BDW>OJb^_%Prx>MrUUYG`~YFo-&VIygQA*p1qX>PMNz2LoD^ z93?=p#s>iu)Oys)@qxf%)Lhgw6nT6A(22sL>QI&A{efas4k`_mFy8O~ti5$WR9W;m zKEu!;sVE^K*ouINpfE>8IwVE9yJ4uQhh4j_-Cb+hGL!*k$+g z{rtYaKYkC+oOkcL@7B9<;@)!`J0mzE*dVmlv1x3Dpobtt_^fT+_!i+g!b61H+U**z zAe=)ug>Xc>ZR0+KCWK!RHfmcnu0~jfFdtzi!es3>jS~9HB;J+*poKh>(Slf-n>z zN@Ua+g5ZzfhtLkqE&EgAn>_ z=`{91=!MV)p#y>)f)#=(f&qdE;fqka@jb#zgvSVX5UwFyKsb$X4B-F*L)b19HEu>& zi?AGFA;N5gsR$DhMk8f*8f&+pzf(3#xf-b^0P9XTk&Hwg|>-+61 zcLvYBFH@gsPv_Fp+46KgJe~1Q=d{yV>vUfFJ?_5x+;Td5{35qgeFiw4<4tFA@8ddu zY~uE-&$ZsbeNvwO8Ka2ZKeOB{WPUoGHTcSSqxR|^2CX1_4pCKH-C)S@be?eZ1uURYnAiW=a)`Wo>QMATCOyCnyy@{ zK9dua_ta-&wpZFeHdgLdpEF5kMV?noQ=i$mN%5Qd?8FHQ{Rg#*73y;cBNaE*=K;DX z?CzN=cB;?Tqx128lTTBhQ@2=tN_}2jrQGOtl6;N&?6t1)2kJA>KFVBf-jMB6pC`6X zCb%(Gwn%+8SE}rq`i!hjGTUoLvfb+Qrs&M5U!`-@XE)LLOLT_PAZfeHF47(9^N8q7 zAvzamb%W2v2@RLkXY7PF*k0(?(4;=E=3)I;^|>)C>j#`0Rewu;2FrkYm$U8b52?>H zxlm_tW?S7__1PeFzDH2qRP{LT?+AEQJ*{ zQ`Ki0#MfL_pDmzW)8WJw$sx6!ezLVs_VUT*J=v`%+w){Uo@~IA9e1+DPWIHvCOX+Q zC)?y?Uz}`&lbvs})lK%c$!0d$y(Zh$WPh4$NRu6CvgJ(nn8~Ix*+nMX#$=zEYz&i~ zV6yc~_Ik}k)1QLRYvy4$YvPX{UY04WPginXptQ(vSmf~sK}-i z*@Yt8PGp~nY%GzTB(ilx_KL{n5ZMhP+dpK#hiveW9UZcTL-uUQCJot@A=@xy--T?n zkewB>l|uGT$Yu%I9U`z7t4;f@Y0ot6d#1h1wEvj) z5Ys+j+RID(acNI2?Te+ot+YRt_L$N>QQGTC`!#9LCGDG}y^pkik@g_cK0?|HNc;I{ zPaf^7qrGvozbzB@sL?(%+ABu;y=c!C?YpAAQ?&ny_At>tB-%?v`+;ar5ADmLy*0Ey zhW5D7J{8()LipuHEge}eWv&^`v*i$MDcXiosG>!-E(w7#C!$kRG^TB}a$ z&1uazt^206+qC|g)=<+rXj;om>yc?qF|7-xwY{`Hm)6+QI$2ulO6yf=%_*%LrL~{5 zev{T<(mG073rXu4X-y)nE2Oo7w7!ql=+QbmS}RBE-Du4ktvjQ&W3>K@)^O1}ELuxN z>!D~(6Rk_4wMDc(h}QVfIvrYTL+fQ|%?qttp|vNpeuUP5&^iuUi$UutXiWsIYoN6W zw7!7W2#}tiboHcfC!IOzy-9aX`e)K1lOC9KxulOJohs=?Nw-P*NzyTro{)5Xq^~2L z8|lqR_eJ_E(m|0PiF84v&mo-*=~YNKLi!ETQIMX2bOj{uCz(CT-AQ&%@^6x1lN_34 z$s`XZnJ&p?Nw!MzQIc_zoRVaXBrhbHAIa@V_D1qEl7W#Ni)2wGPa>HR$#qCJL-G}p zk&v8&WECWDAejO2{lvQy|4lqJ@xjE)5LVb6n&uyxb7-ESxrOEvnnP&bpt*wP2bvRT9-y(G#(Ns$ zXs7#de-ETQp(#tij1fnx)W2Q&syzo))V{hRtU^<(P0 z)L*HOQop3WNd1rc9Q8BmThyPZ4^h9NzC!(j`ULd@YWvjQsf|;+rnXG&m)b0~Q)-*k z9;ppdyQ8*7?TgwJwIgaf)Ly8KP`jYE@QwSQe_y%pe}8e`|GscvxXPraTmDr+&S(n_XqbocbYrN{l*>Vj&Vo1!`vb60Jopp%kAM9*Tn7Sc5>Uf zU%74E7H%`Qkz3EL`H@~-lh z^1AY}@`CcL^0e|dDT(4ZCT&Y~DT%??*oTZ$uoUHsoIZioB zIb5kwHYjV9mC90Op)yyQsZ3QSD&v*W$_QnMGC(;{>8JEjdMe$NJ(OLPE=mWbt+K7s zLTREjRO%>&$}ftKiZ_ZEipPrkid%|nii?V~ic^YXibIOMiYCPl#a6`z#cIV0#bU)g z#Z1K%#SeqCp{1lq-r9xrz)$k|JIar3h05Dh4Wi6NX1ewX)kGKsiU-=)Ld#H)slW{c-`=%;ZDPqhO-SP8V)oxHT=@BzF|ef zf`%CllN!b}C>v@U${O+-(i(;~L^cFAh#R~bTpKzy*f+FkXw{(8@K^o2`lt1G>#x?I ztv_DBzkYZ9mijgIOY7&fYBqtGiowrS44KvAVr=JL)#pt*l#6H@$9R-H5t|x{A8|y0p6Zy6`&xx_));b)D<% z>)O;A*NN)>tbJMgp!Qnr+1lf^duw;pZmeBVJHK{n?f6=*wzjsUHoG>lHmWwT*0;8I zZP!|dTB};)TCLhYYhKjctGQD1d(Dv=RTX&WSL~PWRhf*q(M?H$&n;UhDZV={UmOZ zjuKmmnM7Cex%y@G{pu^#r>hTD@2=idy`p+v_2lZ&)za$n>YVDt>LJyGt9`0ntDURc zRky0vs{T;*wCYyXxvFDTeATw9)m00trd5rtl2=t$ZW!p;QNfxfO{O5fuX~`c!nSXkTGgpw^~>A+IY z($1werN*V-N?w=TE4f&5tVC6^sbpEnjFNFBvXau0jFQ-rfD-SLZYAwYOiQ#%-W5M6 zzEpgom=$j>URFG_cwDixxU@LEIJ$Unu~%`IVw>Vt#ovlv72PR1S9GLkSJAqng+-H# zMifbk@`{EPg%g`*2=3kwR93d0Kh3VRhg z6SV2?4`hrCTlM6-^R2SqH3@r#Q@G0nCU{}zp;9LI7{9E~F@(<+y zlD{&4cK-N$X?}5jYJOxsOv@RWBgx6hiOUJd>66nb$0|oR=R@{`>e ztjw{Qb(wjYLo)+2`($>^Y?G;-`8MNj#+i)$8Cx=zW=zQ#o>7sJkuf9#GF&s-XSB-r zlKwRPO8T+%UFoaSXQz)%uS?HMk53<*?wRhKZjmlbf0=e8?Nk~|Tc0*RZDN`QeGj;!^xm+*2G=Oj7N_JOSVqdOMaJh zH|dY0JxLpq79>qfYDmgY8k#gX$s@@z$t3AZ;^V|iiH8$^NnDmVC6P-kO-xP={*!i%BTh8`Qb1C2;d8`?OuY-sY(kfB~fU51(u{Tlx?{!;wm_-*k^ z;(v;l#}~#AjUOEE9&aCS6#r-3{kSu6d*ar|&5auuR}+^NHzdwCu4|lCoG9*P?6ufq zvD;&p$4-e=#ump8iw%hNh;@iHj{O*OFXoRJK4x9aoS4xuRWa!?;W6GZ9b+tFzC}NY zz8HNldUN!`=!wyF(K*pk(SFh0qOGDu(J!K|MjeUzC2C33q$p`repGA}MD>Vj7o`*R zYRI)A$A9D4-RbkV@xUk}|p<#oA|7FUcpYm z#=#$gZU>zV+8MMw=%*lQP;O9kkZ(}uAd8^C0v`sR31oq*1E&XafklDwfdc}&2U-OR z1D^(52-p{}K45mh$bhnd#DKv8t^w8o+5s;HUmkpL@W#P&2ag_HF*s>(z+kt*wu5yB zzx2Q2f6#xE|2+TE{uTbo{sI1O{`Xv+(=kd*Ao8?=IivzLR|Gd^3H+eEax1_!{`W?tiuaq5hlt&*?w1e`)`O z{sa1V>)*Qn*M1NB{oZePzvcZV^{elf*)Oc0XFvOX`u$${T=6;Jv%zP!&v2h&pEw_} zPiG%UGd-gV$`Y;a){vv0i>&oxDuFKK8lQ=XjrOeHQc?)2F=8us(zObnnx;&tIPR zJx_V=@Lb|K(Np4?>KW+S%d?%Q(DQNcGrgO7ujoCgcU|v{-XXm`dfWEa?)}W;ya(^G z%44!egGZJ}n1`oFdk56l++=P! zZV_%?ZuV|^ZZCUX?6tSonqE_T$$I7V3h&jYmwhkYUN2lPy6$mZ?K;I(>YD8u=IZHc z=c?oStmpZjtmn@?f9hG^GoxonPxqcSJ+*p1>2an0xmJGw9FKE8Wp_oVKFx_9qx+5L03yWLK7+tzJ7s>nQ5@#N~|3ZkJ^)6J4rZl3n~=y1Q7qd~&|+e9U=^^IYc<&PC2K&OXjg&IZn} zI$Y|or^BialRMOR$mkH%p;w2t9lkj|a60MqtJ6ZKF;1mU@lJkD9i5Dw-a1}&-0!&7 zahjvlG0QR3(ZkW&QRw){;k3gJheZx!9m*YsI*1)QIka+kXMfH9fc-lAY4$SvEc;M< z4|{8Sq5Z@5r`vCDzo`A#_GRsdw)bn_vAuEow{}zon`+l!muVMl=VsT|?wjp> z+mp7x*eE1Qcpdu)ETnPgLIlWG%S)5FHn=Ck!}>toiNt!G;| zTIX9wT69%1o2oX6Z3edK(#EvS`_|W5 zA8fs@^|aQ~)|stCTD!Gw+xn~JJ0qgA`OM<1#cqqG7UL}{ zErwZuMJJ0^7H`e3nC~-RZ9c`k-aOqr(7dO4YxB=$x6O{4Z8Do}#+l`rMVNV-*_vsY zJu*FQy4`f4>1fju(^%7frcS2%rY}t{m@tzSCO?=|nOa!&ZiG4XzmMGgxgf*`UrK&0w%WcLNK9KlN|wAJ*TX zKSN)xpRFIN@2=lY|Eu0Ty%Ty{_2%jg*DKINjj&#OJ#D?my1(o0&|RcEMz>TqPPe~q z2VDc*7dq#4R65IbChAn_B8#UA=dJb??S0y-wI^%WX{TuiXro3^`%lqL(P7aB z(F~DXlqCugxry3}zG~gmI-#{yYmQchPVTmwS*iYyr z)Du1zoD(z&mI)>ZDg_Awv7n>CSg=t?AkY%fr7e`;uh3N_5O@gHKL7gB66#u`ho~d| zXxa6rU!lG}1{U4K&{`cM$VW@Zg?zT)k5;F2wU3?|Mz5uLJ#h8gtKQ4^K1VQ+fZN#isT z=zYcfYIo2dgrPC{rTTjK{Co1t|4v?=zzX%FzY|!gZ-F7Tob?SqQ;a`1CxAt1g&s!V zOVy5UsT6t%_@li_e=nuePWz(%e0*Y9NqM`h-=rz#&y@2knsR9yE~JRBYMeTT^C+j+ zG=cREt;l&@Q)*+wKj_^X8mF0I1wFl~PDRVPHD+ol<)l6S=sl!IxAeQ>J?3Pt0kt#Z zNP+fzgXZeaqqr7moLYvp^uj^|DiIZ5T^oxGzE`)tp`6OFSmQJ{w4`z_QAeuftjWhx zgKikb_k8?}$?9vUm{op0^!}v{N1;TnWx^qM? z)1ml=u)&Nn9!_p*wnC{HB{C9kO(F$CnHd#E8&fc)(g@{hw;#EwI6{RP6(<$J%mt$r zHkwg;Rv?&{Q|u$n{3$gIDiAE1rv1NRb1J=X-2b=07GjKS5{?pGJ%RaHiZ9bB^Ph0y z=5Td?hjS2^tFR`7xyIxF373br?S!dVI_*39>J}xmrp97T9qpeVe9c_g(Zte7WMXR) zuWODU#7r04sf)nKNQ|EN1*`-jlYU11jY6Qi*zeOtK-!C0NHPG{o~OLL)xaDeWt zLB^DriO%0awJ@)y=%ftdo8&a}{Fl?bg%eY=7(YUYC3eSXEGLW*3bYKT3_|bLLScv{ z#ofjUbJNR6Ah6QBhxymS0BzO&RHy&Wn6EL`rjEJ<^i9>1pO!$O#?*cB-c0>K^W%wF zD2O672tix$Mi{k-?kF%mz~8?wZ@d!Ihre3tJM3MWi;`=3wR9`7?`sJ<(y#EdNh^U6FAPf~f~#wb&x*(!iRs zY)N5xS+yX$UrI$)d45%9sbgMYNp7`cmwIont||FtHI9<<@{(%D%&Jny+|sPvoSfX8 z6i-)gM-Ml5&&u8@=-;!fybJ|WnOTJ?g=N_#H95H{rJ30Ug=M+_KSwLTynp`>`JRqI zfXS!lWJ^5L3(E>6>6Pw%T(hZ^={dQ1nKdPnbV)-+ZnbLxRbI6u2Wcz3$03DYE6tP? zpi5n$I_k<5{pBbW**l7|Tt#-F?L~Et&dy!NI5{|p(j7&fjzyvpS8^mfiaI%pY8^#p zYGaDLl$Yf@s()(AG_Me4NEy$@Xt2E1 zlFYK~Tq?65Hr+okFisE@8Sm)th#$w*Q~i0|`g-(n>{69mlABqb+to1{6Y16b4SRZ~ zd-u%3hLBz0Se08_SdGoV(ZjvByJz22$DXCx6*Yd@AmB7f8P6ElN_=vKFY- zRToNgsTX{&CQY%wCzV@Oo%_A;|91bAcz8f$5H`wyn3y3kg1nOQ%$6-RBr+&Id|=E! zp(6)IhC~Kx%7Jx~FDdw^TGS1`xef=a>+pM>(3kr^4obaRe22d~_un05U`$YaL_lPm zCUX`3SRaBi9MrHWO22>T|9;FCb>&~4n->#No>Q1tm|G=i(HYf^<3F8O-I)GPI5s3H zAUz@^7Q3r|aLZ58qOJVhO{+3<3hQZfYVokS5^zMyl+@tZ`|qK`-NRemOler4cr>9} zv=$0MADjyDcNxAnLv_7Y_?K5}n$dsaR=2a}HZKrh7wYHOg@%nd^&pRPf+LpGF+elW zJ4RKNXXjQ|;~>`c|A%o!Fp#FXOqwYK!Y+8LufD{3dS z7TO5ywK@oqLr3BmFC={ACP;F%LwEB8|2?S2)N#WEC7UKVgqi1w=MnGQR{~FE>!~8ehmLyg)Ax1>20m9#xjZhGb z4hIAZLqO?~AH~<4-vf9raHOB_S95$B==@hWM~w#}x|+ku@cv)noLW3=aXa(B;X0zn z00hm|9N!jn|0_QFMva<4h?>J4!~1`QyN4cBK+V-0?iRZL748{&G#4Iko5OwlZ@3re zVTPc&n!~lj$SA(%>%cdGV5?5E>z`+>F;L6z5scrX02>8;59AHi=~8w{>ee#8Ivt@P zw1r3WE%Elv_mtXRU7=uA3y)D zG*|Ppfq2t0zR3Di9^-3KeSbfT`%ip}Tg2Cgn%&K~ zrN6e|)wgDU!lJ)(@!ePSubj~HmMM~3TR`9bpG#Xkzy4jh>fHYGRD`2&%lVf^Wg4H= zmm}3d^CZ_5$quiv$B@!6@C%loMrujKGb|F4*d5Mr(`FH+}1*4h+ zU>o>O%`|&Ze*R6*phQ(Lt@$xF5+S-LG(&hg^X8p&DXrljksmZ4n^wEFa^h%4zL_Yl|26fv1BbO~HeGMZaAbF7?4k{Ih zwNS1jA&j4(o-no#IpOvKK_g+TDryT_*kr~L#zFE2!Z;~WuhDWsi6Y@n-{%X$^tA|+ z-U;QKsINkdKQxY!zqJAX zL?aMZX)w_OB9M*b@`_*V@+uECcz_>l&G)L?t;qx2qWn+Olm;Ajob&|uOv&~v2* z|ER&MH29bXlO~PAJ=EY28mx=MF!{I9V0R4`Yj7xGq-`QKIEHWsfgo3diwNWUH5#{6 z;~uSXPt)Mp8vkV)_bQEhtH!-UCo{2gITUrQSS z+p{5IY{wRavAx?6#(vO&FqR{SFov%njPXv?xMvZ@__t`>j4-BiN#njx7}G;3u=@R0 zgfYD?8h0PUm~NEDok|$fuh+Oo6UKZ@*0?byb$&2fHCFdGd`9CE<RAVH0)YwvkNhz(a zHx2Hl!LAxiiaUBvv@GEe4UW)YQsj|;rUn;kaH$59Vvn8^ZAf^$2LGtR(=~Xu2J2G( z9sl{B=v2Sg{Jn`rr+BDIX>~!(h~{~(z8;>AEiQLYH=n*9y?s309Ua}&{@;Jy-Q2vq zyc`|fdwcikgV@nA!;lLI5Bx4&r_^Zf>!P0jzPqq(nqsHN7VN3^=pt|u*bCf#8M$fe zI{~Nq*e*(MzA$r8rl>KXad1Yb)3%q;zue+9{-(G8-6GsF;y}je3}jY1>IVvDmdme*QQ7^cx3} z2$o+t@cF{Q-ak25_nw1~uQ~YnIR`r)anSuP2ZHMy^u55r@25C8ahQW{JO__|;h@zz z4yG*OpnfI?`zCNus^mac$-&cX4)}Nu-Uf2;LthTYcIM!&6$i_8I5_-93E{Vt;CWIB z+%6^bT&V=VDN5KZQ^L4hCG3q z6mYS-0-9PWK=eWm8&1hVwNVc4KgmJAOb&y?<#4a793JV)A@+_89C;bU&XvJqi3}b@ z${@Il3`~SF=yyp9$2Un~?^r3=rAgshZz*USNMXvg1{k@y0j`c}fVl|`z;|tc(9iYI z|3p1Zn_mwxCG}9(zaF#=>*2$NI*49T2bNWJ;47|!69#o~;A}0pEUJa41+`%7Q43o? z)xg$$HDEWP2A)OLK9GD2M&4J?4JPxE2#%zQXDARhuA=YiX_Jebr!57O@B z!r}?J5a*r?vI{xTT9E@z9dcmFp=_8@lnq~6Wy6I{S^PhZNg2sd z^DzkwCMSVa=Omb~N`(2biD30;7#JysL4(CG$X=NMhkX*@=MzIgD}5+jdKnKrM#RHs zi+BiH76+!i;~;)tEVPS`g~S^%(5^HF;yy)#+1O|ZwTuSQqA2L!EehUl8v@;72;4mq z33f4&aPD#hm}N)6@yFqyUlk6AKZbz;7X~M^!@zPvC|orOg|5>=;FDDdM9vL{&h3L? z)S@8BcM5`&O9NrIb0G9w9sr$O0$|0m!LYW&VDMhz58)2}@NoVhFtQm0+h-1hrxpWY z^`rst(qI7W83kbbO$^`a#ZdOz5Auus;OQM-_>$}kv(NO0y`lY~W^X^(-nSo&Uhf09 zI{3ixS>E7p>`cmy26g& zuCQry7Z_mE1qw!VhHj5L!Kmm?P`9HaXghR-9;030`D14Yi*g44Upl}A>kgo+bb>!_ zIYR#cM;N%u0qz+(K&MiB&^^^2M!B_zrBm!6{k1LZjST0`~ecJR&> z7w`Sp7Op?Gf}mh4h+EMHw6)s6u(Z|?waXHox3L7bN(-<)VGcicGKZ^;X0YS3DfIU= zh1?%a!25nH*eY%X7iJp6iswdP7ia{23k<>FtpRYM2C!tYK9s-LgNI>yV6sFPZokuk ztWX`8vQQgJUyI;lfCxP1Xo1~RA^aj1;%Qa_cysWZIJEGqSljq7afc0`#Vdw<5>I;h zQG9js2k|tw_u|c`-ip1;-iW&zzZQ>P{Zbqr_(I%x`m%{}h==0O z_wS33bN9q1?e2;XY`iUg9(YUq-LES31zr@O^vwY$VyzU>f?8n<11-|ScM`PtjV!yLDYi+|oM zHgnx14%xOr+@{}paUH)_Tt0Y>`0J5X;*JqNi|?IYA%?i+;@%gQiuWZh5kJ4ONW3F; zq1f@pd~xTDdE%2d=ZLK`XNv{5W{Q8zm?7qGOcPH}n<_TDHd*YE{FC_0#UI6GLw^uY zI5R;U6*XSG_rzH7jo>ljH3vqCI}8{p4&6Om+`+3+JTy}wJ{~U>uMDXZKlGJ|r}wH9 zuXQRD_p&S&chD{nk9nITPPv;YUUeo-T(mD)ynNFz@vw#Q;_(w>#NPEo#Q8bl;&xFX z;)wo%V!clO;t;a|;x?ar#U*!q#8D@_#0R$Z79XAOCe9qyQ~YCbH*s`KXYqP(7x4;v zC$YD-y}0<1jo9yGTk)1Ht;Hv1nu{k&O~h|fjl?jv|MKfG{ez!t z!YjYI)=&IuuiW)JF#o#W_|%JjN8114H|E-LzeDp6`u&*9`(3l%>9_mB7QgN@*7>=` ztn@o&ve?h?_#D3nW2X5P4f@e<`d?%GN_I5*J-R3H%StNn3qP6cw{hSQzbV@W`F-i+ z<@bJeSHE$F?frJh%={)l75Vkp_1t&m+;hJ3q)ondNy~h_eJ1#R>y_oJ^{kh#TkPll zdymiTf6nx1Kjcz@XoJs416(o<*+ujK`tLf6_{wps-J1~~G7Z^18u98_*>0j0@ZH@e zh*v$^xcdOo4dYCY?yf+b;eLBJ(GeK`?zMj*9njCP$p`VU<5o=!X$!X$=O&^tFb_>@ zJ|i8W@NF_jJlQ0qsq7O6;fvy%i2lHQHW?vav!|>n^dkph(Xyt-4;;LHIkJgp6D&*9 z$#)z`hfi+0|CWPakIrm*`vz$a^94;rw_tgj-n`-LN# zG!52Clk^#uXWzai|EC;mGCbO(^@M|sF{he{-obin%6`bf^xIdObRJ+j-EKE6xQFGa zde}s?5Y}ze#@k3E3Ewq!y~V+x z75km4t3Udu%u~eyhI=|+Rns5eQ!G>wEsK3qHMcjmn?*}h3wj}a>$Xfat2+modzY(- z&c*(#Ds{&8areVVcTMlZq*Q$sH#y+lEW`X^!;|A3*6Al`G-KY{7a^MuS zSw-|Qjsq%RA=2dq+f+xtDB<$QUsMqvm5@GuyNYOM94l0PUnn7N%`Vk~$4c1WuSxai zJtg!wu2K_RXtnyO%Gn>odp}nN`YGYU;TJ068*sc;mAWfIe*d+qs=E^Q)Vx)dc2vS=?e{9; zDR4|y1zKbMIsd70u~b6!mQSh=#!47F@QaH04IH;sBLqsAp8iec{Ye1);_c++A(`pazhTX zDGqGv1vyv_b7aJ$;T+2L9F~LIJtuaQm&31XJFp|$<f27{s0!%HY+6U`G5f z(nYMx2Pt^B31xksNnyz4Q08|>3h9f&81c$TJF%Xp5OLD(jaO)rqb=1Xym z_-~}s*t}RNe9Rik%tEB_Q|AOG7fYf2(*#DmInr{>tE&_`)FiS|_EMPTlf;f%N-r0G25kY(`T9 z_&R1X;`fnmWCbf5K(Z=}`OiZcKuI=hjVI5JcgtZU3qabE&24A^>5g0$S=Io!g_r%A z)d0Z*@)^kqkp5&I;SKQSZ~@yhpaFJGEM$ZGG(f|UB1SR+50km|8|M3#6G@w~TsV#`WxD zY(1PfRnMA&>f!X%21fD>q^nuiUiHw_PR4%kP!G$m$XK~mJ&af=XC&)D+ME6KR~RtzY$I+~K=f5(O-NTAi; z*(@wr0$&~HFtLvW9yQKkB;!IJkm=by~_`ZA*BbnOsD~p((OEr}CU(AA9SHr!zi9bIOWBtLRdBOzDI-}N^0qi%R{`g>jD4J51qWv=V|PbYfzG>S zjO294|FXq7RZz8cIje}Pf<+c9Sl_`Iu5tw<86NV;Y?X5r@;NJ6jAa#A{Irt2)v5xA z=PMb>_mGcfHn$P4`yH&se`Osbc_Q-l%=~->ted@_2@h6)?}zp5(N>f*#&2LGYee3k&6`pI2Q4#; z`dvA^$lk)9+$o37`?fHWU!t6W@q5Z)gmNph-B=DQu5M*z3(8?{zio_Un<$H59~;Wy z-urFLt)Lv9#{I(5h9chb3nRHF$}8AHk8-$J_AA@uSPuJ7{K|Hjl*7;6wlk86qD+Hr zdRzv{_qVf!7t5gA;2mtlp)z>2WCtU8Dat)qucc*BlDd<9{HYA=ckg7|6=iU&-7ZG5 zRFsV{o5V6OI=hRpz%p3uzMCa_mO-zdb~BQ*qWpwao0frBXcK$=r4%;)+{6kVmx7ay zijfQ!Wh~6+U@5k56`QuD6hhlGc6U)JER-@v@>!I_uo7u0xb@-LlKfIApUSh7aiy^0 z1_-i}D<1bEgDi?e{Ug(LV5w;pEd9AqwDC6JPJ zkntT#z?MJANLGxpBX;R?F^s4`#D+aAhOXxhv6E+u;h6hjMsj47FR{hzi{Z`V!|d~% zVvq+NVc}zn;jd*!7|EDX2F1>$6~m*Hqs%z07-DxGWj=k2;g>eY7|EYePQ@Bbiy`~u zG4{jfBG}OFIGgdH2wsgrjIwEzWw9UlBFKOfOt!WNCeAy-GG-OQ#t$bL$*ob|#Z1eK z;QGej*rlW*cx-f%%?&Jq=lLfY$+S@>#)S6x+~E}a*#N`KPBH&?g|OkmDMs>cl$)`v z6NQlW(`j~hdm(gta+;+sD}?8PzcZ4Bqil`!mg4iTzq2X1gXC!+^Ss%OHy#VE>7uYJR0w^}S$V!C; zFtPX|Be^`v1KG9n`LM<55*xcWA9l(wv99a#Vf%$kjAZsGGi1@j^I_hPm)XVQd}w@l znZ*yyhgAP7jO6(!S7ct@^Wm?LSJ<33DCdv8%HDj-1NnxljAZ>Ndt^VJ&4Y{C*VqY` z2Mz2R6Rpkz3+wBQ^Z+QIWbukT=yvittIW@X)m?6|QPFweF!BZ?9RbQP*-stw;C0`d zY@BHx44Hb9)%}?Z%bwn3q(4A8C+q)PF1RhZ#mu(nLeb}2?CRoNm=}MWk!}HHp)5&~ z3wI3eFr&0w_>_HzZ41f;eRhYD-T~#M?1@b-7*^e74cfWz_4r-(^;r%)>UfWlP6B1B z?D?J?SbpgqOI(u!HNEe%-P3Zw_s9E;^c5&~Wx07duzA1(wr)rcq|SZ7o_Obg@a+Re zx(t-fvPh#GaQ*oqtA3je+XauX;30T%I!0kDweF`Kc@jy6}|AZe&5W+cVbl zNEXzNf5u36g0f;(KPL-@_kYgJMr1+5^yh4GQ5NJsd(KF&g7RdxynhySS@eS0xMacS z4=>ml<19EB^^%d!1!c}G;94g5YQ18!4`#ySq*v_L`b?O#^%Wz149cZhvN98P=e%YU z@-o3+^_p#t%!GYy-Z0YDpzNC6v(JR(hu+{go(XymZ`u3j8IW1`mXRI@<=gBY%Ycua z-?39GGoVl7JGN<31{7R;$4JM6GH{lZmH}JGy=P8=8F2jOdv>#D23++1z)1gta&k8K zuXMQZ@B@2vHyw@)_{hebNQX_cKQht{p)8%Pn3oP&!GE&OBh#Vh;y>AvqI7uv;ZH_- zBb2u@nNK>z{``quaZHB~Uq7+l`spxr=x0VcC6vjtBj?j#jm{UQ!_uI0>KE2;MH^LObp-svz*LYl3HaEasc`p! zfd6Kh3PUV~Jn6SkkHCv>r9j&vA^-c~6sVpdEbabdg z;SU%m!7q-we9`Mf7!jt+>s?HQuv%T7^mnLd;kzzNgx`+q^6SSX!kG8yE=z=dPI^4) z_D~nY>-!|a)LK2h$UYIgmgw;ZMTv0kxE@b>Kh)Ro87GH<$Vs1HvUM0t4b$f@&mIPL zwfa2i1W~8M_s$*$j>q-+*x+F>@0~th)N>e^IU4Y!FGRf$-}oT`9!U&%?rH)=E;8V2 z_9noFqXsYqA2Tx3ZGsgK$0fkWDnp+1jHo~2f3Qyg#bHA}Sd;+U zU*YoyL*c2d5l=cu)G_g)n}YjrltZ;^AQHRy^r7QJ=+^!+U(0CX=wH1HXH6GHNTJfawM4cCJ^C1q5%}jXrD{*ky$Alli$HCHU6Q1;;s2Ae{ z#>Rp3b`!pTaU5K^X~K6K5(kqEO?lFlqV9};W)%mwQ%(8(pJHLuSW|xT^;mG)Y|4`! z74>Vp#mZO+(Kh1`kB^0OJpJTx9 zFEgI>uc)Wv&+Ur=<0x}JWMvE#H<c?HrRF^8W>J^NS4YJ_{yTI2Q12MnWN*Qn zw~c`}K^8peZBgIH|8y-H3g%ky`}Rb`-2E2(vt`k6_^Aa?I$hKW^4*G}!4xcczldn) zR$$2oxkbZ(DV99xdr@!54}Kp7$#*RIzL%mP-MBUH)D#72eOmLR3r5`{e{FaagpF;@ zZ_J4TpG~d#hM*{Ly40E{Ju&JZ`S-?AaI;$*e$|U1usya7AM?i$7$Cpg zhJf|SHoSv$2wZyKhF_gB1g1Gy@uXiyJtn`xX$ZWpu;SZl4}nEKO^Me`(8)w~7Rd>uve1A0uF_ zZabcI)~GY(Up7TRYC=0+Yf%L3;o9-7hDSjARqc4vXQN(~Hw=h?10UP*e|3rgQzvWw zp?(C!hgkEZ>qgxxzw$&l{5Hp$Z`cqHf_>I}z~pdneQeE>9vtWE=0Cp(0oP&ed5hme;CHS)-(gD#l>gkGCw)EY zo%ybk5SaD8J?|7B0v+t_d2_E2_&LCyCtW`3ruoYsf??5gdw%Q1V6bSi=SS}h2IU=l zp7i{vzvj(k!4Tl#z#mJ-aET7Q+&38BG&=CK1^{*3{IS1+VEicuKKFVM9Dnb?|H*mdlHO>^Ww4G4l?cRBL3b^vwd{0U(YJkodKyWI|iKYKax zjr#&Yl;FhEx&qXv^KC{3g7yk0J}x^DJ|B1DC;A7%)7MTstvNuQJAX%n>kkHW;6--> zU`~Dq-tIsER8H!^(|QEd%kzCl1%S!b4!loJ0G!cs=6eqgfT>-bd0MN0x_jPSI{^Nw zb>`pQ84RlzIP<^n9}GhdIP`q8yj}Qrg9gLOG#8%MIN%xp zK1pjZtXu2C3vT;E$3I;7#e4l>_D2_<)<57n0scs%KNJUaMLSz4t!n z^*XOTzPE?p=kfdFemUp7Ue7%q&&T6_zh0k5G#f#dKyLWo#hrwv(jwtqR4V_L{BZqU z3~2S1Xl{bMfdnllJF)mJSvU4wq#k%n{_V->?z|(58lQ*zUI=h)!Qi3xP@qjgN%gyo(0VOyoJoT z57ge#LSFe9xO%mPXug9Sg-n?W6h7Zlyzc-jTeg(VZvvHuwiL~NkhPFQ@d}mq@$Wws zzWJ-AY~8C+lHO7@7eXFGKKWSTM*CKBw~Ipkk*%abEroeswGz#YklB#SPb{c-ua&q? zTQDHEm2}={!J6u=Me`)&I%Io)3o^&FmMhIHcxh#8i70PDyZ^No&6<$?5YNpZj4y00 z46MuJ8AHw2d39;FPe!V z(;}Jcdtm6~_VVthJ@Chx_Oi2Y54>@*y=Y#B+>10T(*vO;?PYpA-?sKj2ibqEJ7)Ll zAeyBi8zZ(ayCZvb2dOixJKN0;(!O1H41Clj0@bE!LdH$7d_$#lYXg-G=j+}qe6}vlklHlLEV%exp z(szAVj9A`DG`mAqNB-#D753Ym(JMb6^k0p3aMYBmf#=>I_9&_Qb2hV}3tq#*YZ<(zMKe^q#)a29c+Cs1eefO- z-V5M8A)2q^JtDkUzoz@ZJa80AX7Iwh5wnF18WEwgPN3glz}dh6vjd zuuT!oda;cWwl!dzBW!!XHb~eOfo+m#4vcM-u&n~yEMeOPwqe4y3~bXxGh%Gxgl!$z z<_X(AuniQpg-C!FoY|FtmT{M%%HeT4)gKfUB?FXL$!e;^aOc2eh@fjg}R)Eh8 z_N(6lpCQ6$3HVGA&9d4B%ojfU!9IYn zF97xlMDuv;BMAEnV4p$QcL4hk!oCF9rx5lnG`lG5Yk++YVc!Gng9!T~V4p-Z$HzX3 zu&)C4S%iHTun!~b%Yc0v(TpGaIKsXT*yj=UeZW4DurCDmiA3{%>>~;LN?@N!*mnZ^ zP{O_x*ryWB2C|PO>}!F2E@9sb?1KsWVql+4*f-O>rLeCC_SuAeH?R*U?8||DI?+ra z`*^~>9@ys-_Wi&`-)(nQP_6``;fxEB-p1E%_6doDeP;4eNJKD z6YPTu`=Vf;nt?!eF0R zG~dWRvaqiV_L+r!XRr?~>`Q}vYSHW?``E(1HrVGD_PxPAxUeq{_Q^$ak?f-j`|4ny zUD$UA`|!fPJlLlf%}lb7&vvse*yk7a{lPJSa4Z0h2}JXh93u$F3gDPQICcQX5W=wp zIHnNIT5^mb9BY7M4&m4X9D@kQBH)-rG>6GCig2s~j#-3b7jO(C9Ls=X8qtg<$2h{V z4mjo!j(xx}kZ>#nj)_F`n;atv$4cOsNjP=_$56tt6gZ|5&31B(B^+yE>3c(kV=r(F zCLD`_V=~d)C&y^Qu^KpL6OP@$F`RHL2af4PGoc*g3CDWim`^zN1IK{Eu^>1m6wQlr zj3^u{f@4PE*by8<3dfS*m{K%L$}y&JtO<@eg=0@}3@RLpf@4zAoGHhs!m%niW)+TI z!7;3GEDMflMKh=z;|j;R;Fwo9_65hl!m%(oCKk=7a*Qk-D}!TZ;n*1*Lkq{!;Fwx8 zyUH=PaI6iExrJkIa11USi-Tiw(OfIX=)$o&IA#})-N7-ua4Zjw=|wZI9ODbe`rw#f zIQ9o~0K!}Vm=h4q!!k!8%oTt+17Yp}%pnMK31Ch^G%L#-gD}^?e)R}p?g7j}2y+o& zPC_(C%N&I;R{`cMgt-eahat>mfH@7(j4g8WGxhOCvC7Kgvj!KxT0&`Zv+!dI^66UhNoR(;Ym^m(Ct_#e033Fdy z4osK}19M`c`C{hCgt;;>XC};@fjKl`E)C47iDr+PV-x1uz?_>f_Xg(Rgt<5{CnuUq zW{ysns{?a(!rUF0!xQH6z?`0FW|=uYVXhC%`3ZA>U=C223j}k5qIqWK2!**qFlQ*t z9fCPTVJ;EODT-#DnPU{@8o`{SF!u=NAceU|FefRRgJzCWn5zVHmcra6n8Ot2GQpgt zXhxbjPGPPS%y|lPpI{DDmNIc{ODTQTP?%zZ27z=gSR#hkckKAbsnVXj;; zXD-a0E9TIJxpc*xx@dNsId);LT`}h_%)Kk-;Dxz(#hkoouADh~VXj^=XD`g%E9UTp zxqQW(zG&v0IeuZTUoqz|%>66Y0ED#w#hQR<9-TD;VXZ*1W+1E`DAo{!wFJeQf@oHq zH3ng=L9yl_tUV~!AcVCD#hQd@j-53MVXZ>3W+ALyDAq89wG73YhG@o}H4b5|L$T%| ztbHifK!mjr#hQp{{+%@vVXZ{5W+JSeDArJfwG_pgifA^TH5Os5MX}~0ti34KV1%_8 z#hQ$0Zk{z7VXa27W+SZKDAsU@8}_5xU=6V~b!Yj(ogonj47Sj$ta>4|m*SmP7c z`V?z^!rGr=4NzDMRICY#_6b-c6xIqAYlgzwp<)eDSW8r_DT;OtSYs5{8Wn4f!rG%^ z4U+xJNX43@Xb*ukN@1;1v1Tc(U8)|lKNZ$86>FNJ9R=1ng|$w_ny0Y#saOLQ)F-Z-3HcJg|$}2nyaw(s#t>+)?yWFvZB2Q)@XU0 zpDNaDg|%D78m_RGt60+&?L@G~E3EY@)_jGvU&R`*uokRX6Bg}DutqGb6)V<^g|%bF z8nUpKtXNYP?NYGDEUYyv)|`d4XT=({uokUYlNRk+utqJcRV&u4g|%zN8n&>Otyt3* z?O?FREv$7b*1UzaZ^at8uokXZ6Bq4gutqMdl`GcFg|&0V8oIESu2@qS?QXEfF08dH z*4%})cf}gKuokaalNarEutqPe)hpKQg|&Od8oscWuUOL;?R>DtFRb+|*8GLFe>GwC zXF?W0kqHp(gOCvrvI2_CfRG(fWC(;Tfg)2N+7%&VAY=^`nFAqvpvWKySp-EUL9|Cg zMnT9bC^8E|c0rM05V8!4OoM30gp7lbbx>p;gzSSN10iG~6qyLo{s|cgAuFNCObFQt zMTSDiQYbPNqTLiS7DCoSk+~4E7m5sqki}4BGDLeTWHf}Vh9a{eWH%HU4k62-$aIKy zTF7_^Sr0|#L&$z8G9W@0M3D&*?Yoc>5waqR%!rU3QDjK?yt$;vl!$g=$e0LO6Gi4k z$et)NC_)xRkx3El$&gVIvMP$qijZAVWLShOiz3q^+MyxiB4k|@nHM4ZqR7AqSs1qC z^F;eKWMqV_j3P6`eES(ihDONJC^9vo-5WACLe@r+xe>BAiVTjB#ZhE(M0+`8bcC#q zBC{i8cN7^OAgnIj>4q{tu%StLa!NwfzVkv zby8%WgzS?d10`gk6qzW|{ty`{AuFZGObOX3MTSbqQYkW3qTM1gRzlWFk+~AGSBeal zki}ADvP64FWVD2=mLjtyWVaLBXyuSA-GHs$AC^BwB)=iOl6S8lL44jaKQ)J>q`%z@%gshw*Gbd!{6d5`pOQ*=x ziFT*R*a=xXMdnV(-YGJ8LKaVv$rJ5WkBWWITnery}zyWIq)dP$3Jd$b^da&B%xfSy4r1RLG7hGNeM5RFNqa?V^z} z6|$y^%&Cw)Rb)_wEUF@tD%w*cqbg)o6`55byQ;{r3RzY~rd71VM#fdhx+*fSLiSaW zffcf_icG9%zm1Hnkd;+rW`*pmx_o1?kfl}Q{^9&|-^kd??q7lxnOh-ytH|IASzJXX zSF{&LMpww{Dl)r5c2|+%6|%gFOs{BXj*PF6^;Kkkh3u~)11w~L6`5esJ{=ihAuFuN z3=7#|MTS_&5-T#rqFp;O#zNLukvSH!$BGQHkVRHxl0|!XWR!)hvLdrAWS12gW+BV0 z$TW*~^vF01S!YG&S;#&sGSEU6T9Jts?eCG17P8WG6PF6vX+?%w$WkjZ)uP=#GS))Y zT9LUHve$|XwvfeEWU@tje`K_UthOSvEo8S98EzrVt;lqXb^^(G3t4YP=3B^qD>C3h z7F>}D7wrp@5tr#NO;BXUh3vQ@LoQ^=6`69;E+H9nA#1M4oD11=MFw5SqAN1#qCG=0 z>Oxjsky#hA>xvA!kY!h7+C@8vWZZ?UyCU;0WZxATcp(d~$i$2G6UoR6S$RcfUdYZX zGW0^0UXiI6?JknB7qa$>%)OAkS7h*oEWRR>FWPG)qc3Fj6`6e@yRXRb3t4_ereC!4 zNXB2t`YSU3LiS(L0T8+XicWxNACiuM&=pX0288Z_qC+5b2^5_I(XJ#N1EFi6=o|>$ z14Rcx=praO38FnpIts$FtfI3ZYK>BK7=$i^qSGMSv83Z5bR86(2ci3*=s*Zv2t_AC zw0}uQLg-2;Iuk;7LeZfRx)h2|g=jaEj)l;*P;@SY?uDX*A#^bmoea_5CLIl-tD)#@ z2;B`uhePOcC^{XYolZI)Lf1pl`4GAviVld-1yOWDMEjm}M1-!0qBA0NM-&|rp-ZCZ zl!$gg>6i#z6Gi7l=$_ttaOBg zu8^WLBy@)q9U`Gir05ihc3tTh30)&a=Sb)tDLP0(7fI1c679j#Q4+dJiq4YIT~c(I zgf5e!(BtFPISZXRp*v@xLnn0UEOhEbyTf$sgsz>1&YjS`v(Uj4x_A~kd7`~yI(kA^&q8NU z=xnFqGKp@4J~vIh3=t+4x-RSw9rWu?J?6)6uOEQI*USg(L#q&=rUS@o(mT3 zIMZXkm_tioNR_MZ7{`f9f zwBJofR_MxFZfpz|y0ezETY`lyt%XjlX!m=`E^bG+>6Srzf?5BYVyU}7Sm@$f=;Vs_ z!s+M=U0n;EU7@>cp~EY5c`bB$MLXkFPX!BIU(5E>Jf5ESEp&i|F0h48uxOv0j<9sw z3JaZKp*w6jc#YdVpofJ{v1r%4r34FIV+);Qp?hqhgDiBBEp(EFZnEXk{a~T1Y>9gq zEOeJGDgOiuU1kfNX3>s19cQ8IY@zckbe}Chh6W2=XbYWa(f&FeX`w4^aYh9T-DwLQ zYN1PQ85b8U+HI#}Ep)9ddlGql^!EhO!4|sML3FZ3d+&6#g|2oGoo%7J9Ylv)=yC^5 z%?cLn#MAK>y52!_zJ>00Q1858p$i_gEI(MZFMqrsSm=re(HR%I<3V)Dg)VszopRAG zJsoqQYaV2?1`FNupbQ(=vuaBaopjNjJsowSs~$vWUFfa{4R8hvUG|{Lu3(OHrUc#O zPrB|wpS!s~)%pk3@B|B8_#is*qW%0HUY?h6je~CRC*AoVI`l%9KIm8e)b9Sv{$QbN z-;2(@(7o?y{Se(3(9dK2Ow`XM{cO zJrDYN;OBqvntS%%240)b-p{~m_}P0H^tGbjw_x6@zO!0c;zey&r&W=>PW~0A8Eg z_h*~@%q}_}a$HHvYBotc_1?ylLY{8xPv}&cwYR@74IN#$z?Us_{~d ze`-8apfpV4@W z#!oaJqVWxlS7`h};|Urc(0G5w?=v2s@%4&Gaj7r-Hg{}{59jL z>2_87XvRA;ewp#ej4x)qFy?-r`CrEKGCr5_wv3-;JS^i|8L!ItQ^u1rK9upEjNil> z0JO(sd?n*08UM(5M#d*H-jMNwj0a?VALI2Hf5&(_#>X+N#dt2p zXEEN2@l%Y4Vtf)(h95SZu;GCX_e-|z8Q*I-Uc>8>se8ud8vfRBwuYxQ+^pea4F_v@ zSHra$e${ZQhDSBrso_fvM{0Oc!-X3D({P@K=QP}=;WG_~X?RP+RT_TMaFT|HG~A=% z8x6;3ctyh{8vf95hK46J+@RqD4F_m=Kg0DIe$Q}vhQ~A9o#E>YM`w6B!^Ii?&2Vmp zXEWTI;nNIQIBM`U;*!vz`s$8bJ|=P}%l;d2a!V|W|G)fj%pa59F6G2DycTMWly zcooB?82-d?CWa?5+=$^r32Tbrw@kF?ADDA2D?hQ|~Z! z4O71`bqZ6DFm(r0Uodq9Q!g-e0h9kXd47}6H+g%LpEr4UlW#Y9b(23gd2*8vH+gT9 z-!^${ldm>;X_J38d1jMOHhE){A2xYllkYWoU6a2xd0LZ?HF;N)Up0ADlP@)SQIr2P zc}|nhG2?#n`}D!I;mO#u&+XkI{|MjPVMiJj3P>Aer$m;~L{<##Y8xjOmQQ zjBboK7!?@#z5qfQR~QEvs~FQ6?=xC4sxb1sTpr^zV1eq_vN z3}iH6_}l@6Gfpv9Ge$GoGRiR`T><>cSiu;|XvDBO1N0&T*v^>B=)ed#0(i{W%lL%R zf#J0WaG$Y-F`Chcky9GLS;i8EVw7V%um$h~V<_WgM!1#R$QZ?_%ZMuB-;9xrT8yW~ z0c>InU{qk-EaGuvbYT<}@>nt^FlsX%6$J1NqZ=bHKY+uGj~EpgSMvgx#i-AClpDZu zMk_{4P5|FAx-e3*xh_TzMp_nsXLM&IX9lp2(SZ?_5kN4bDdX?-0Om4YW?W9=elxtO zJZB8WNKE0hjMo`|CI>Kv;Y^{fi zd6w4+14um`KySv;-?)Cpgi`_h@hh)G#+N5K|1Vq*v_!9@!I>I-!sO1$F^!Mw_y$EXT1L{m$#bN<2OA2s{&}ln7%TA{lT1O zMF15Umalm(mh<}gDuC!^yxtgUDX*_3T=rt#lZ$w~80{AFn0?9XZ2|AEFL+(e51vf*rt zhH)Q0-rpa3c{Ui*OiK9Ku0fbDO8?#KH9%z2OZLqDF2zC6Z#0{E$S z0KdP>Hv63b?!L|I0X!ax*QkZ(Jt%;ZUIDmzavOWFoo7_)&U>I6+k>tF)ak-|ursgk zPFz<Bad}PIPBh`MX&gXyBc9ua zY_od5>a=JBc(Kpv=APqv%J4h} z{8;GsW0cR2o?bs*^Z4O&`4R8*@MA?j zzsvKZL#`h$=J=7E<;RswKQ?9fF)f|TO!K2!svjxIeq2iOc^>*+=pNMsDHwbke|8j|MSCgjO#w?$InOn z7=4)Y9rEMG0YB#L_oLxHPPd24*v;edBiFankBvLH58M67+{$g+;s-YSk+YHO{lO2l zfuFDQWApcZboAG><+y6W!7k*uf^B>sMElY zE%muA^|-xt{q*Df_@cHSSugWE*W^A{_oM$yJZ4q7tSUTSmHc?+MQ+OroVL6lv!C}P zwyYlmp5yfs@S(Zihn-#@%6fd5>+;dN^P!*Jhch-G>REkQUF<_%p${Jw`0!_*4~=tu zSeNZXVJ1Jz@Zn0D53i;A5S;8oN}>;a5`28en-3LYefT8WhkKDeG>zbL!hA>$@j*TH zVc&l~*dO~a?2!+r{^qm~eVBCLhpTsesBy=KnYVoS>n|Vbh!3A#_u=LrKGeR(&#(A! z{gMyWFZwX$ybtHk`tbZ2ZpUdKj-B$sdeVn?e(_=RaUbIT=R=EQJ}f-SWgYgR@*y8a z9Pr`LJ|D97_|Sg0kN@Yy2NwBJVY?3lxB9Skvk&1LeR%Z;AI7iu;qdp|r?oybS>wa> z)!eUDKBNcp?-gACa(=(ehlC|Q)L-nw#|wSfw!nwS^L=<>9=GFjAC`UQ!?{^L}g2<;7)(7Y|Flh_QN+ zTkNHe=|$xNFJ8^_qIr%NU9-ICo#DlhG%v=cc=1V+7xNRm_$tneH8Eanit=Jtgck?H zy!c;;7r#F7;_Sa(TzcfiAAfrx54^Z_&x^Zvytsdh>-x)!zi%-9WL)FlSNQoQet&_} zo#XUpINxb**C{W~o%G_=2`_&B*^5KRy!i2`7n=`zvGySMVZRp(_ImN@ZZF2~^5VlC zUi97OMYkOUHumR|hVoag2(FP1d%VqhaLUVoFzYT(7q`d(~%)r%>wc+s)8 z7tg)y#gpn@9H_?qsKR}(h6i7ydC)1v16!g87vnux80$gjXb-Fr9-IyHu+Q#6t0x|0 zKK9_Je>|A*(1Ta+dk}KRgCA~r(C04?yw^Rr@P`MpuX@n%vIh|tJlJr~gSXFcIlp;u z{8tY~|KdUA;~xBZ%!4^cJ!o*)gU1IvSiaALmU}#i+U3ET9Ui_f(S!KS9<1BQ?b^WK zzvq6e^`QN?oMx2=D}y~~_BH2S=D~s`9@Jgr!Sw|mK4(05elFMbnFsx6d5}AU+c({V z)>A!rG>O|b!Gjma@%zyp^!?aFU)_Th!?-U)x$T2^oCbQ3^}YwI`gu^Vj|b=8;d0J%H1Hsy9@kmd z17~gS*UKJMui?S|Y972*#e*|1deHL)4{km0!GN+nmH{_L``k!$yD{DA<`~wExmGu< zMQ$uAaKn}B##h;Hcr)DiI?WA#GJhuW?>K%Q!|x+GT{x!?;e1ax|6?xaA1?0!mwV5R zklStyxar2N8*cRc(~UD%-FWM=8~ZP~QT?17YkqgbdCHC1C*2%#xH05^ZrnWT<~wWM zIC8*^8vEP`-t9)gPB+GGcjLhpH#%=}S7`e9tJibr`=N z;zs#FZocQtjT`TA{=RN3eAmtXup7-SZmjC*Moc$1I(BhmT}Q6Jof}=-xUr!ne{aU^ zYwE`LjogTRgUfEf?XTy?lULkmSlf;HHQo5@B{yEG>c;p=Zv6TJ_y2h}`jmBJOTdL# zuM2OvU6|)^;i}DrvL!AID0E?4o(s|0F1(TH!t^v3PA0ohnBYREI2RU0bJ_?OJfSXF zp1QE&Ul(rtoO9vLGcJtz&4ukJU3hfd z#diw1(CerRUmSAb#C{hN_P9{CbFajXk3jCP^zNEbdD z&SejE;m{x#?hJ4t>pd5$^mU=#yDoeP7ZwD$u%m|y7rJsiom{ZC=la{a(7u%mgPXfB zyQvG`HFDvnH@M%gxe)cL3ng`2s9ej1CN*3Ls>XFxc41aU7gm*bVOLof^IA^)<#i&= z|VsN?><5QgYEYXQ&aZY>}?Zl1>>k^6@eC0CqqUUb5D&WW;ToT%`d6O~RnQT4bJ)sHz*^N15K zA9SMDKE`hTzLTGAbE3v(C#wD6bjB+A)gcI|JIWcvJ6CZuxM4$dnbnfRwlipm{ z+fF=Zaq^ubPQ-R~;(jM5&bN2sU>hgawRB=ZGbhG1aiVWSC)&L3MD6-ccwccMrIr&9 zYB=#*H7B-Jc4ARQCq|cd@?DcoydH3%jMsr=rvo=j9XL|rz{)}gCgwR{$#$S#h69ci z2SO7a_&v^n_0bMYi*P`NI`GO92Z|m!@Zg~XhweGB=(YnN{N+HS>zwDR1OHs&=jR<* zaK?eYzj6AL4rKrAz_p*aoWl-`Ip9Exy_|NJ19!JOux$(1yU~GG>-pJQ2X3u);D?nC zjQrZc_YpXdxrp1afa{sZZJXmjxmgZ8{KUb&m;=KmIZ$W31JR=$*gw*N3Bx(hPzRDe zaNux%F1McpulIH!9uDjaa$r;s2WoY7;7LcWqn!iqwRYgS7TmU`4t&|jf!1$0kXE15 z*5$HmJ5aHv1J|oL@I_?@-m2(8%<~Rxe9nQl{dN?)?fA)I$8eh+<%;b%pKr&M96PFK z+HoV*j@e0e)Qz{}PP83!BkZUb%HRL9W6mQx>O8bV?%MImEjy}-ozF!(#$2(Z%tbqn zowcL?X*=>x+SwPjqvJ6dDDz(_zW%2a?)#-!bf*->f0c4PQHqSKrI>iB6jA3&G4%IR zJovQ~I8lmA$4b%qNGYF1rKq#F6zg}D!oRH)^EQ_vbweped|!%t-ldY%Jhv48&MrmIPfPLhv{KZVT#Du6xvtS%$H-D1qf#^+Qi^p0OHuS*DMt1w z#h-7NqLHN(-}NX(ZkJLF?pTVmZA($B6}PupDIyz}qWhbr*!@~59CbNQ?NVH*QHq+? zN-?)mDIQfQMYD3;*MJQP9viwlZP;qFA*aZO-uX7{&9?D9Vm7>=V#C1%8*DK)^pCXR zK&TBx|Jl&zkqx^Z*pPL{h8{ODMW*>L<_8`6{wZ}zfbY&ULSCmWu&v!POJ z?o)FcmN&8C!kaeazGg$CS8W(o+lEawY`9(32Iq@5w5njk#IoE*zm+_x6{U77-m+RT zve1gPxmH}vv?49likeAQAkNCXixs=Wthn>Uio!=$y!z0J-go)=O)GX@x8nL$E7C7o zQRSQ!9Zy>^>ZBE4|7^vPqgLEKXhrs3e)pplZMR!7bh8!nH(0UtJ1fqvw&F=Jm-&?y zRhL-N>Psu$pJ&Ci&#YMasTKRCS#fC+ry0j(jIyHa2rKG+$aM^|qJMuYCiS&q;X77r zuvl@phZPsPSaH9D6)|nB$ZuhVzo`|~8(Hz@>sGX{XT{rftQb<$it*K~m|e+=B^9jr zwyYIf{3Y1$F2Qko3C@<3;95ZmZs(NXQAP>EQc4h;P=b`05@bb`AU~u8CI6Pd@plQ_ z_e$WuRe~~7g0g><;Q7mp^Cc+%JAeLKf^x_C`A_`*Pzii{IsL8@*tc>1OMN z5+r|9f|wO02whf!e-@SC))ytX`gsY?%qqeEJ}JSzDJ9rEp#-bPlwk4563iS{f^maO zFlaytRKF7T2}6G5(7z#_yrU z*!*8H=KfQR!S{>FxfY|66eIImG45O{#^H0td}nqs-*Z}w4nK3=qs2%&P>etK6l2HE zVtlr>7`-Ivx{+QMlrsd%H>QfMzgWSu#YUp z-C@PpKDZc@2Na`izhb^)s2KMw#n{@T7~{GW1$ z+Q&txKD-Ej3@*Ya1NeKtBIclrFx66o$~}s3zH<@Av@gPQt&4EHSrI;HT!iA+i8 zLXSE{h^tYA;HpJv_+k-mKhOEf6tN~)$meJwdRq&TTu_MMoI*6nD8$v|LX3vnPf8e|Lo#bH5PQTZPzgqY#a+72?{(LJU1yh>TN(Sbn0AeYQdzJ5-47`wH>T zu0o98R*1rlg;=$&5H;2m;>gNEbXZ=9zZMr_@Pb0beO`!}vkGCKUWjid7oytuLhKpE zWq(wN--Z;T>%c-X@`ZTs-9r3pDa42#g^2B3h{^4_&Q^t(-Hgj`RERHLFGT69g;-p> z5U%QlSXQMFo)-%7Rk=dA{RLR+E`X!701Jx?P?A@G&$9}UlUjgJ5(|(VQ-HA%1qgdu zfI*K7aPL6@)SUuclmfK=qX0)Q6`=090&M)P0MGrxWgII&_94!*uK_4CAr~6`)f8 z0({Y@0MRJG+r0|#bJqe?=~#gIZ3+P0AF)sJ(fLt6Hr~%i+O2#9 z-N?tbtNF;fkPmexAKQP;N9ND@9M|My(}8>>@6Jc39r^fnb3Ve?=cDP`d@Nj*k2}lr z@$!;VU05ncdU6R zTbKvrH#q58Bu zSSE5EV>thaJlq_bhundAsQn(d<=s4dYRSWv?%bYEc}Q%VhYBt8(7I_JK72C|i|XfL zU!6QijXb1O$wT>yTt~S)yzkG&Ojj<}+j8+sVJ;r#xfnE=%O97E*&lNq!#MAtTx@$k7YBQDdsHqi z^vK1H&Rl1^Ts&==i*PCEeACV zb5JWM2es34P$!8I%ZT9LPjm3{qa4(@pMz?*a!~nt4qmvDgR&4vvFcyHoo1Jjfq>c(esCF)cTI!t;)vz<=Hs2I2((< z$i|R4*?8;IYFwj*rU5^5NMSIyf7R`)9-6I~xyGHum<&#%GSg1-+S#aGJsT;NvT?e6HkOvjMqf`BUb1KL9b{QJnwy2$8CmF@oCQy8 z7H&mkVcpX#40)7=TK754%`6=JGYeBLXQAo2EM%U_!pY;D=V%sMAIL)9k6AdiEeoG* z%tFiWvylBw7JmLZ3saY5;mrkEh?|pzA3x2)u&G(7G9e51Mr9#*cow=3&O*`qSvcN1 z3lkLA)gudkcj9+#xh*ZSkkvSgbs28Qt66xiRu;}z%fhr5vrzl_EZp^HVxcP&O>CJ6 zDagdi>`b&x%VeJ`llg^AbPCHv!oQjL{$VCM-pORWE|c#;%tV_DnFv3fiRHg!qVcgz zJUp0*xqC8EYey!oY|6yAb(sjP&cx9bndq}LlQ{w|@AFJFpP7jVQ!_DRLMAGV&cy$Q zXX4$#nfxDGTvqQ))K!_d&^;4FI%OieO(s@1&%|quGjXv&CI;2bM0!n5S2YtaSIopO zWiz3C83=V`U`9y>Jb4+|l$n8sDH%8)mw`T!83=!xflnS~ziQIHF%t*)Hq;%AbO~<UhcBkxW+rbs#>uBKza zg>>9FosJH_q~oWb(oy?hI=91G-#6*FxI7(=7pG&({B-zcr(@P9 zoPSa}-Wi*YQzOz*XJ|VA??5`T`lK_bm5!@D((z_zE~{-i@|&k)c;j?jX^@Tvb>1oJMOvAvKG@J}e!wdhVVcNqq{B=7G zuiZ%F`?J#!axM+6e@nyK<7r4dl7?>k)3AA08Zx(}vBsK)9c$8%6PyMtOT+dr(~$Lf z8hXv-vZto;f6b?%)zYw_Vj8ZOO+y7=Dh4}Jv8y;03Aw4{hfr=7zTTZ_s6=jyDB4|M> z7SBn=xf!X*o1BWb#-(E7$W-henu;d_Qt?9HR4AlkVUJY&+9?%DZBkLYIhWHY6<@!W ziZgXmky@RfRZc~}@?2IR1t(l7h_a^Og@P2;qEav|B?a5!QXmm2$bFK6SN=)iI4}jD zOA2;hO~I}6{QS2R)H;y@%TZ3hKLs0hrQqBaE@yoTeBY*^QE&?0TbhE|3sSIYP72P> zNI~f26qJrlL7kCY&(IWnJRk*&`lMi|O2PT=DR|m3g?;-JRBo1n<_)>d`Y9aCq+sbw zDcJsE3Vth>f_uJXBsh{`FHT0)yks=VNJh`3WDJc-#`LgcEc-VZn;sxs3EA)_js+jZQ*wXc7t@Cn5KK5;AWlA?1%GBwS2F)bB|M`6UUD zeoDff14+34V-hZIO~R=SN%(0^67~cqVe`@?e7hhCOXehD&Wt2Xnw*5;W0TN#L=w6U zNkWVMNvPL536(5KaCc2YcKakmwoJmkCP_H|dJ+!TO~S^SNmyDX3DYVhVMv)I^l&Gl zu`Ll*3KCJ8nTYu0MBI%{#HsK^vSNu?`Y;g_ZYQGm^+YtgoQTS26H$0F5l@dL;=;j1 z?A)D*McWeb@ehgUwl)#3tW1P`X(GZFB;wqhL~NOnh|eY`qW{=LG#!zMGD8v(`+g!W zzMF_mL5Y~rH4$&OPek38TyEn;+-s1C1Fs}vL5)PbUpWyC$|s`OpMbm01ne$J!0fyP zSTYh&Ehzzs(Fr&cnt+v$6ENg{0$#tFfV^u7xOO1{-=9vvM<)`{@F+jqmw?MV6Y$OE z1bnbA0d-a{rCLZrD zk4NdkcpRS_k5Mz@@#55YTpbsWnIq%*KTYFtzkfUy^^QklOFW)*jmOvR$$I4pL=;q~G;+|7x@?6f%4NQlFw$T*CB8i&B&aro&@ z9QxgeL)PUutUnuv*1yK#@v%6}IT(kkyW? zu4!@DF(D4^M#bUbhjExPFbRGBBo1p|k3;>saX3>W4t*-e zA?kTd z1&+ny?*p+I@nb9!x5Q%R`dE~#j>WRCV^MZ-EY{D9MU7dp_;G418jO#{Pa`?+&{&-6 zAB**l1h}i^iM(Mq|zW zXyp7AjltKVaqfIHYX26EB|k?a=1??(_C({rwrKb^L}UD#Xk1?rjn|e$W7+&@M9qpu zmub=1HlCx}kU_b*Y% zI2wh{`=hXGXA~Z9ibB2bInSynoLLqH&w?oQofCykpF|;YVievS9fePaMd9~>QLy)k zf<;B)n{H989Y?W`9fc1YM`7n{QHZJ?h59c=VSL3X9C|JaN$yBAv_)caek2ZOL?SUU z60b)`a?BQqz5hfa@=hdPz7dHbmm{&^OeF685{WWDMWW~aNZzZFIJGGfY2QWSwN;V$ zXjvrIFNnm=&mx%viA3v(k(e|plI%hx9t?sTzs16}Sz72vl)JphrmrrsqarYgz=Z$44+X8G)KlA`tYDpWlkWravNZ=|Th& zev3f);}QIyR1p}qCjv{hMc}}O2;BNM0vTUN;KjxKZe9e2%#6VNDG}H{HUbwuia^+) z2-x~Xpw`E{xIuS^DDFVKV5vW@>0v$c!_`nuUrXd_F zGQzPdF&w9(!g2R$IO6^eN6GDQRJE>aExvhj;T$!oCe`o zRENuYDIDKd49Di@!ttX!3?)@Bw`-d328C&`HdVaS$47Znu@qem^;ri!cxHcnK!@_WUU>J_{ z3Bz7X7`Ar}W4$YkV}>w%)i4ZS)CFNa}5l`sr1AI5w@C@hXpbSMf%lk8Buk`js+ zV?$Y|4n^LhP{iL2#p4^HxPCblr_O|8-!Gw9cQh1>_l08Gj!=BKk@K$&MT_82)LIgX zz`Rgo&kW`N?GD8sV?%N5qfq=XC=_4z3&mK3;+^iHXx<@|*LWyO8igXVKBub{ii1@{ zv8n=>83;i?X9$`VhoE9k2(nW`@Gv$6C&EJT-Qy5^axVmZBm@nwgus6$1Tnva;L_0$ zY}*%tIXgn|-bQ}6HU#b!AqZU@f>ZNCuzF?)#!d<0|McZDKMFy@2O&7$Hw53S5RB^< zg7)o0P_9J?A{uf%^+K@h4ta_# z|2)OGJ5SO4`cqghKIItX|8aEIQB^fv7#9Ouu*D8gOzd`kV0Q)w0rnc4f<&u+vbypfdwjdI`C$YaMwVyqfv{JoKBXBtsB z+DOH|Mr?OVoh^-Y*KXwY@<#j@G_rMOBWlwcc{Z+*h!KtKQfp*b-$q_`Ya~iZj$1V{ zM4^!sk4!oPgqHM@Ls8IJE2WUQy5Vh4tK- zSoR8LjQdUiCar^$~xyg$^*oQXQ>9@e3MyN)JT z>hP$kL!-2gvfMg0rPc8%u1Edwd4=0W!j)x(t6c0rb{i+?P^hL zQH$T78oGb2!TxOxEuYnJ?tTqluGg@qp@s()HLNYHp*ph$l4|6Bq=q5EHF$d0(9T8b z+SJHcNDaDYYh=BS8Z`IUkg&6czFTS}2B(H!%W5!~U&B?+8fH$ZA$Cj+D#L0p8Cb*H zo;7H9uA!)H4a1w);QYIqU!SYl_NH3qrc^WfUbVyrR`a{A8olyr%JQojmQjsuLN)Ir zs#z6SO{!-#-JPmAVO7ly<7%dyuEyhVHQ)ABvvzwmDI2Tlw5A%vCDqi-sYYE?V=}Q? z`ar9hI;0wxe$~9~Ud=q^Y64nS^Sw#6%pIyC;zJdGUsSQ?VHMH0s%Uaq_N%LiEUw~D zb`>j9sw5t@imxG6%=fLr)3r)so~xK5IF=t8@4r8jgJ+un7fmImxtRkaR6$)*uSkSCWVk|4=*|m~>uPY@!sFLVAmAt=F z$%NWUPL@`Zn_Eefv`U%(QHg0-CFOpVw05s#p?xJ*=9N^Pm*W$aG9Fopxj`kRx|KB5 zse~1koLNvwhE^q?r&OXbwvt`LDhVD~$=#lnbn9HnvbNHuSta?uD){=Tf|0K)*!H*r z&pQ>=U8$g1Z3UA`E7+4;A@fx#XpF6(c~}J#{VLFRtH8sqf(o+=zMrc={dfiI3@b3z zuON9#1rOF$&|!H6Q|C)v%?g|*SCBipg6HZLbQ(~>bd?HrbgaOxbp>e(72Nw#PK%G_ zjCfhj%7^8gxK)ntrE-d@%6V2)PMhpA=mj+ z#``a2(uYt+-=}3vxL3xaYh|*wKp98N%CO2S!!NCj#JDm_!^*hsSH=ssGJe^W(ayY# zKIh9AdAy7nhGi_)FJr@&GIp&i-aY*fmW6S5tU%|JF?Dbtp7%cahIsjDe%CQIAVat(F4R)4u>k5YOn%X_qv_i7^V z`MrcD?@Rdctb`BuOL%_0g!}a+Tq`f3CclKj^b*qIONb6H!Qa0GXZI4!>`ORlUc#R9 zC2Trg!cxN$&@Vw_O9}nfm7uh&guio3cr8k}HL-+>Q6;1fE+MdQ3AWv&ZHE$hhA&~+ z-(seGEoRW$V%j||=F8n;?p`gXw6>U-(qf!*i#e5AjBac(b3%(5=39)CYcZc}in(S| zOxBrVe2x@zey`NoUX0epVg{}*rrF|R9?mMJXj(CW@` zC}O3Nl%FW#r(qGb`bGF}DdNz&B4#Zsl5v?Lo`@pSCKh2fs)#j%i%{)b#HX%B6t*wI zu0;_W{uHAArI63B3n_S9i1nR9)?O*3e@&sRiCsu?b|Ghy3z;2VNW0)du6PyV?Nlgp zsHB~7A#Y9=l60_;f+Pmwax#&d2<5J`?Wb^XPIuj@9{y;(T6a<>Qu=&&;TN-UR03;VJu$`MkEs z$JI#coXF>?VLo>H`ApoB&)v28TwE&GoSRSmjC_tv$VX*lKDny-==IL0d6#^`+vc;d zSw63R=3)CWPu9lFqy9l2hBx!*(3nSTMV`d3*B?=HX_V z$C$Hu)EvoU=iWS;Y|q1ULmp#ST;M`mP1Z%4y5K#7?Z=ykQ|D=bC~U%Ly48V8q4v? z9JCJRP+*XQ(9I!xT@I6%<&ZKrhtVR3m6L z_jwi;_p|tLEeoBxEDB4r7@C`fLrNCkqO;f(oJFyhlsRQ#XPL!Eqb$~*$Rf)yi$3~U z7;Vnt;hHRFFUcZob{2}$v(O)xMftESh78QYOeKrQ%2~{6l||scO#Xh&WW(D`(w}6~ z`EDkLS2C%p&P1&^lk-`b+)T`5Y-A?Z0hv5<&y;oMGI2J`@@hdQXi1&PnLO3VWbzPc+c%RtT{9WgK9h6JGpYZTLBCHK?0=a-?t={4-OONp zLk1D$8GOmhU}jndcCi`U3dvxwPX-5_Gsw2eK+!mZWhXQ6JdnWy{S1a}$>7l13^JEw z&}2>q^QLEDJ1&FE!!qbGFoR7h83Zb4@T6r1L;t0-_iH-wZ_@ejIGwR~(m8TDoz$vy zz7(c2AybYM(n$$V=c8XbqutUa#w?v^lXRY+PDkx@g{7}a!k^-3q8lhkRQP6vf_W`9rP)Vnm9i;%|SyJ@IgO=C$-8b-xwq-3S> zG*QYT(^wdg#u@iCV(rqnYnn#;vuVsYlE&UWX%erLMx{;~-Fhdm6LX<_?o6tcqWy{hf`79lZyJ*R2J%_vS)cJHuF-65vkNnNafXtRNAPfGPGAJ z^E#!nqjf6AO;YjymO}R16s|u>;p3eY+FwaQy*h=NMJa5|OyOuk3U=Wsg!`qC@0!9j zn-tz$OriPd6nY*?Vf3yP=IW-%`pzjBE=}R$oD|%rrw}zRh1_8&)DKAEL5~zZDM_1_ zDRlXpjM|rE#=lNx_M>E0-AYEUF&V>(WX|R%W0jVSdu%enA<4vhCzIurOsQou4Mxe_ zI-bnq{mH!9k<8bP$^2cFjN+nXI?PO_>y%`AjZS9ZkYtARO=e`*WEta5W@58srv6Mq zd`Lp;c@nelCo%V067y@5SXh$8qUZR`UM2GQVIsF~CeqN5 zNNIT@S$T=XrzR2{lZbn8B353BoOMj(fJGu(&nL3#SR%9cB}zYHB7-+1(sgB`#FHfQ znM58u4rES}!J z@qBZR=aQA2yAY4riFmdc#xr?mJRLX1^I}!Jtce+qhgLj>ljE7A5l^qda=qU1ly#2B zyN#49#53!A9Npf<@#0AwId|f)yBvpZRUBgq<7k=@$K|*=VaK=QuiA#c|&# zj@aXIoZcVD{2g(0-5AG%l~T4KjuV=3%$gKOhf#6dP>qxM!*T5C6vz11as2rgOX=5G zY~RGP`f)71ZpZSVF_!R(SoY<|GBz!iZ!xiC2gh>WE0$S~u_#)^Qh6>G>!YzO*&9oT zZL!qr#Nx0#mgVzeQ5JGMJ{G&-u`C`KOBmkXw;5=OvP><&o^mi=;(rBtFrRj0=jS$|Dk8`$)c+Mq+g)l75FH zN!b<2eBDTHuZ?8?l1LP0N8&s+616drqz{pEeIvQqC6ZljBc&fI63g!q^mrFR*pmpk zuZ)nsxd@h5MsPPjg57Bme2s~~I5>j#UJ-aWL@>xag4nYWOga)l!R`na=tXd8T?Ffw zM(}WU1iPk1@P14L$JHbF(>H>PT_b4KE&|)85p?8HzzeC|Aou(aH@aHaQfPs8CD-LV4#FijHk4#TP>vc`6jQ z1EKue8H)aBhh`xd{0OG-U9kMFf;oIAnCeTx45|#~RDLjx zsllkn1amGZm@6K^47Hbi(_k*24ra)qU``tZQ@1%-)-4U@$f97%w1Vj|Ihfs}g2`45 zrfsiaHg*h_xnaTl`V+*$&p~*;4C2{;K}@(F#Kqbm8j6GHlNH3SgdkGGf@tC!#A4?l z+$@85a6X9P$AUPrH;BBgK{C%Oh-J%yaGw*z{b@lA9vj3y^&lAo58`K+AS7@ZQ-vTZ zzXj6aZ6GTj2jX@skedyG^ezu%OKza7kr>FM$UsyB0@>jfNSI9^PmKc^d@_)ohJl3c zkn6S52X9>KvoS1#J+nV)$IdOY#xZ#&j8736F}cz6 zdX)iqlZ#3X>8rvq4iFhKf+0?6DHz}r;;3|JVz8qEMK zCI*l_B7ipo1L&tB^^^iIZV^DzFMl3=@Tc>0e`enE=g<{@0;>F}FYxD2nm@y1{m~Bg z$JEoGM03+BRDPO)E@THx;FM~GuGG&!7%NF>u z17A)}@Wp<(FTn$RN$>6}zaL-jHS^`e4%VzR->o-$9(i;4rZ=bSy)iEJ#xmO*heU7O!oBhF^(N5Sn=ngnqR)F1 zf7F}gJ>I12d6Tuyo7^SdpMc`>KybpTertgLQCNC^kd11W3i_>^< zc!C#uhI_GXfEVk#d$FRu7xS8VG2@3PH9i@Fs zPwM`7kp0Pn@E0C9-S^Va!p4^Aj}u<@Haym4p1BX^qJbmvK( zJLM(rL}a;Rnc&W@Fn1RCxXW{{JFP6-d3M&Fvcv9#>~hC=i#uD^xHEl`J1Sc4e3|G@ z;|OG9KzkMG>5e&QzK3T~WjbYo4q8zXbwXp!v3od`FQ{oJr} zaYNV2jfqBXv_0m=e|y|W)symdZfsuS#+X@Be~KG7M!6BC>c*L#ZY))HqrajXAAY$~ z^uZOUXRd6$>&n>6t|(Nx(vathe~K&nqFk94;7ThuSFT#S5_G{8!{bu6&lSaOu3XY~ z#doPI`m?3&R9Aj$xKgU-id`>P)^&8He@j=M|8^naqYKBMyCCkl(Bg^<)s-$d=DV;i z)rH>CE<6ZuA=J%LN(@_d&g4qF_VyvC9L7CK_C>By*wj$9e;$f*I2^zZISX*)-DH+4km zyMxS`bYR^h2Y%gfz^~2$tr7~V0QotcBgUOTY(paZXWI$*QW zf#ECV{5%JVe|JD}oC6{1(!Q^Q#5X!{y0rt{|JjrL*`8%D?Rk0M9@DG#^slxjtH7Ss zY4*I0w#PhB%G~YAu(4;ku|3a^+herPp6=W1iPN@c_ELLp&9djf6nk1|*yF8gk48^> zN|fx;ZecHdiguiTZ%3!6cJkS@ZtkM`!E^7%z2(*^$-Hj=5d!xYWjuO-<~0{>7HVuWb4ApDpIs zZ0T5Ii+7=|d|%lT6JyJSAX|yKvt^F0Ej7lrtU6)Kt$nuWZnKpfRJQD0YRiXNwj7&c z%g<4^oL9A_Sx;Nclx$^f1zT)?+Mx8_2FE8hbiQqaYl98l%4~4YwxLI&4IW|g>LbUF zQf@Bi&)CrAkPS}yHYjhh!FHt$ZRguyKEsCQ<7_Zex8Zjm8;*Cj;bSWs_WiZy`6p|( zzOd%bJ!{rnv8JxlntA!wj^u3J%3W5t9bD?-z)=oV{* zX^<6P+^yJdYsDpFE3{5n5x>uhKHIFY(zcS^TXJre6%CWEm_Evih(T6#RCLlqEifQnteq zgY}lwF0*9J9827$N?Q#}Hmg}u*wYeKWlPLkSn~3x1&iNX5c|XerP~%9Xt1EM)PgbD z7C0tY@FCQK72XykILLW33-+D1p!$FXLw8zWzQKaW%Pr8FYk}`H3x15YkTC}f5_?(D zuA>F|iWU_9GN<W$`HC^P3)wmD-H&9MqI=b^VbQyk54Ff-@rX>(>A zG{v2e_og&HF_q_kQ+70%5?5-3z#)ZUq3@YsZ? zn`%T!t&4d_j6J9PcL4B49J0_bD zG}46o15N1N!vyX2Cb%>;q5j)N+P=BS+=mx2x_*(Ynu~lcyvV5Zi|EH(Bp~o2H{CAM z(dHrxFI?opv5RExxyXCniws$Nkxh#(;;ea*$_W?wH|!$g`(I>N*NgbJxyYq|#wdO< zX39%r$$wxhF@45dsx+oWzA=+hj4_Bb#>>x`YG-49TNpFqoG}{@8)IW&OwJ}_Uad5y z=X_)4&oJirSYtwmNc-N#H0fl_$d<V2tSn)}Ok7vEc=xw_o70&INuhy}-cP7g#Xm0tZH2z-`b4a(Z0gVfzcT zYIcE<-;G%L#)xANjqtv1M1GAC4-1V@OgCa^j1h|ijo9yIgoCvaNk&FoIcmh0-9~iN zHDcl#Bi1gIwiw|y-iXwpa=xz-pE?`SskISXexJwt>3Oa-oJTqPJPSk5bJ6}hIVaEa zdE0r0FFnuJ$>;GHc%IsJ=V|)w91|a$V|VpAd{fU+?|%*jt86k{t+F+b@Pn|)4k*z6P*2TtL$ z{uJ@EPf;}L6jyqj;z`p}e0_bAme)_xt?(pj(I*-2dXkyvPfEPqNj9!JDc`FnCAY*$ z&UHK~&od`*dU67v`V)j?o**Xp1j)81$U1(40=*NIEjmHFJ0X1uC%E?MI5+Md z=T`Y~?j*|QEt{!qhR3l#X%o$5Hk_I?C4CqpVFo%7Vb7Ot(JDsG~>ex8*3x3y#uc z+)>{3KFU4Cqtv`VLe{M#gqIw_CGH4D9!J4XccbK!Ghh>i5VdkDZ%&={TX}{z!?gZ<=R+L1cZk&$hZvW1 zh>kvocxQTuTEjy`>Kwv!)*Asl0NKpuB^eia5whr-P`UImo{q z2f4cJAW>5ea&C~6w?D|>ZwL7C-vO$t4oD831MK%ZfUr0~heHRryWs#aa}IDy;{fwj z4$!sP0Uo?IB=(viCkqUj6=g_!7elU}H6%da5Q7zljGku5H&t2hse>UV-}kfd;eM2A z_H#LPKkokfS#K%pKpo!C{f)A2iL70sH+nwT~;0HrOX?3GKsd+CDVZ_VJ^`K9augWzWOCl9P2Ww^H}w;J=r-mV5bqXfKHy_p)Q| zUQ|Z!rAB2h=bPD|?S`<$>;2`MJd6kkIrg(78rlX6PrAycdUD|ik<;cG++^+3 zojzO0Qrtq%_nSF&b2B%KHZwV9Gj6V%`E+hGD-1TvyqL|jp0=6os+-AgznPxjHgWjB zP1IIyLM?d{=X^GC)pQdh3^#F6dlNUcHlZL%G`)r@J5c= zY^37oMtW@7$gcSt$r!VdR=qZ|w)sXv-fZCGwGB|P0qe*OTzA^QpfelTzheU#OE=JT z@&*E;1J?+GLmJL~tlk$45{?MWO zBOSDBbnr~o;ijJsDi%8E9Mr*my$;uA>Ckzk4lBCpVEa#-s^{9YxTK9{wl=3jv`Mwq z=G`%E)OEGdU7(G}SZx}5Y16WWHZ$I?8>$UgSDDIj@s(w{@J{v5uIfQZ{KF z$^+J+)n*-sKCLC_&RQ;&u0k1}%jOGfvDv+r%vEc7GJP!_2d`y@(pn6@ufh4j z8gi@F@HBZ1O1^7kF2Ndf4cB0*BDf&;B%Fkjcdoq@?FK{XQtzuNZBYk*Inu~k-9IIu>H~! zbhDSRF=Pqawo7CTa|uhfEMeaKC1{OV!qlEi7}snG!(T6E;MK*bGWvwk5zQp&<$Moww^zP3?RLnyqaUNeh=h0w1kElKKFj+m1O*7^(aqv7k zD9z*Px4Go~Hy78+x$H@rilnXWvS4nOAb;K3Y{s^(yl zJcrdjb5Jv#!{>c-C|NrPXXc=%J_n7Cb0iP(Y$_kl#;tlbTT^B;%6B$DOlMQPf40QW z&SstFZ2AwK&5Mq+N&GpBlaFShSu=~4sk5l_oh9)hv(Pb|MPKb%Jk*>;*w9(*?lg;$ zzh?68(M$>1oyp@qo0?!T6ee|or#}TQj|4Mo1n*LW^b-qY z>2^Nv7x=FeEYy^Jb%9?;DgQZx4-aR^9F`f(Oqsz;pBXrs&S3KX8Qfbt0~2O2RDA|@ z$}>3pW4g>!m@fH5r?WYEI!%106KpbF=GRQ;>6+=7i|Gs*GM#dz>F9r-hT?;1gj7yr zR?;;7^P0xFi__@2cN*!dr?G0rG~TLB!?MFPRKHCn@BUQQRZQhW!c;6hr!vrZDp|Xy zvSQU#o==-9eJE4u+I}igU#7slDO@R=f!DtGDc1u3^eUZ9RP1D?xJ{<~++^11Pv+6G$sCwGnLqs}W7&E#T|Z7D;MOFD7f&KB zdJ>v0lc+p1iIqDhaeK)mwoRPGtG<&s+;S2>-%Z5m#zYhgCt?#hk&aFiaXU4Up4%qk zw`d{*#!n=q_e9C}I+4gX6BvGN0x@|L7#Ti+SbKRrA;-E>zF-1TV9a{^&aCrGZ~ z@sdApJbiM;;~6rZF1F*bKRTW^o5y1^cRYVbjpumx@x1>xj$O~k@t|QGI+^2W2pq>e zt8wHW8ppT|8rsPMGe-y8%4(TQS>Mn#mR_K+;AAhN%`fG49XcP_evwVWiyiTM@P!I#7JJu8Oh91BPAEdNLh1Z1dE@IAf$c- zztTs@JdqJZT8xl6Gb327GlD2B*&jNBRh>o<{&P6L9u8+|^>7*28_p;1;mk1^F7aZ+ zq@-QCsAI8Ym z!z4CuC`C7i(ynMIYomq|;53xyr-m|S+fYs}8cN}~p|t8flx59_;`&;hJ6F^hkgJY< zs5;TM>byUy&iKvh5|gJ+_9%7!c2h_5-w=$S4UrsoLuipPgt-AjFtZp!*?}RF&tM31 zw1!|Zbcp1R86xq4gAor0bGm9U8A*fr>@}Ft7Y9q6)?mU{4d&sr!Sq%g%-VK?vHz?_ ztVXMn-9wc(O;qXgVh~Fk2XQWQ5V3)SxNA9xc83Nrb^Rd81wIJ3VS^~{ zG>G><2TG3Yfh?#V$dTlM1b7dm`r<&o>={VE)lxovAcs^3;@xf_C7%cI`py8lln#(Q z>;u^9IsnVF1Bl--fU8Re@N2>V$@w*a*@^?$^|n8@*ZPx?*PqK_{rPIwU-GW?XX=*z zY@FAhvl{*J>)xNdfBm@ktRH{t`_U((AJYT+vB9DrClB<)UArGCn*C^0@5fu^ezf_~ zm%$JEqE*?Kjfs6Z?%5Z|3w?>+)t8bLedS+OU%n3Li&C4u4EfjxajOq&i~7j;N*`Iv zp^xNr=tKP0K9bwB4>!m5k$D__Xxgj~-Cp%(=;hu_&+g5#;NIw2_vY~7-k5IajoYl= zgb(jcdgtDh|LVo{N4hxaBQ|-m7cD>m0xhH$> z^pxCwJ-HCm6Kj{A(zo0b|Lr}ASlpAu@jc1v-Ba@4_N3~y3XNA(xS6BE{SXzN+NkjQ zhzcJzs_<>L3cp6E(4?yh&HwbE)sr5yt?faF)E;#7?LlYL9(3K;gYIj3&|^jqRMcc^ zFWZ;ysNC&NkJ9dRkL^x3*Y0#V+nr83x}&_LJMAZQr%j*kD7NTM(>LAtd!-vca=P(3 zq#N&Sy7A&jHy&;5#@*T7xHh62^`{y40q{5-!ok#-%l5sF7CqTab0-Qs|(kfb)oE4 zXVNcsCM>%%Zo!=~weHN3!=2f>p)<>8bw&*D%<#^g>G7)*Egp4}`No~No79O)uTG>G zcfx;nC#+U>;>graY#!K&d2Ko|`eR2_ZgoVVs3R{TJJRUbk<61F3DD~(V-g+NH>M-2 zR5~(Qp`(0Olxf0UnTMsmGF7nfs@xdur99y|llsRJQ% zI&gku2iAA(z=S{TQF_vz7d7oEN@RE}?YQOCj`&mUFxlD;?S<_mZ+|`iNqUTrP$GOcMB+M4S&tqDBRnmrp^GhudX{tj76`9^nQSL=rka4?( zx9f_uR9c;>Cou>TNY)ZU(Q*@P^(($_jMfVjrRIb3lcm*!G zDRAMO0;6{-aDRycb`uns-baBK%@uHe-Gtd!n(!gJ34Xy%SZLjZuZNltxV{NXW;Wsb z&?W?RY=YOvf8uT7KcVILPq^s*6VEjMiOK)|3d_2`;+F4UF>K#oadP@!QPK9V=yv;$ z*cSCiB%J&se$W3S=J)s`oS*#`chi20A!fhDfi=HHhU#z8S`iD4h>W4^J@I$=o@k5M!{$1=z z|1KiTzKh3ezKi~9-^GT{--KK7H__nqO|;qiP0SqgO`LA>O(fNS6)*k1ivIh*inTMo z3hQ=XMZxVa;&ap&p?>O%*s$P>uB~VBh}9${?jLMx9F2- z>-0%X*83#3kNzYa{(TfVbsxo3-;Y9h-$yZZ`bV*??MGpK>w`#+{2*?f_#hPKe-J~u ze-MkGz842m-wQXB_abxEdvSN*d-3nXJ29Z}otWkDPHfxqPMC~(CxZXH6~#4g#RKoR z;@|GKqW9FdVoK|`V(pDL;$Zk2VRP(_2%qyt6n1$dZasP}J|(>tZH-@xK`UO1sr_Gz z74Ke&oq4as8QWLFapNlyI{cN${P|MURK67VJYI_T`Y%P(NiRib#g}5x)fZx1$O|#^ z@C&hG<_oc<;|sC(zvtp){BvP??zwPW@?7}zelEgaJrjvp&qTK6Gf|@bOwr=8V zko_KyMayT8gkstw(cJWrP+0v){2lm6{QU4xd@Xn=KG;7LuQxvwPe(o!|NVX-ZdN}K zjb0B#<*o;!aPk9@(ei2Td)yEocis?<6K;t3<~M}Rez>rJg!=Xze zU+a>vRlX!P+;0@>agE~hnMP5ts8Lw=Y!qu>G>8Ei4dRtqgGgD^AkL~bh&i9?Mf;+9 zan+$-_-v^cTSwIk^*?puO?90}@~RWZch!k$lk3D^#X3=VwN_jVsTFe$*NT=iYej`} zt+2RXBj(4|h*oE7MERl`VcN4s%z9BR6f&wso>{dxwWeB3RIL^tKURs@!YZNfP$dRz zsS>wGRtcBim10SCrD)+*DRK-d#gR#sVwhs3`0q-Ea0{*wiw;$YCR!CDMX5p<+$$Ho zV#`I{>2h&lVYwKqQZ61pD-*71WnzwLnfS7*OoR?B6RSRyilzmnBEhayY~EBV+Kwm{ z=|4-vw#pKr9(W_OB2R8)~zezHh> zomV8hyA=toCxzlka-py^E)*kI6pDs^h2rqr0?{?MK%`q22<`O+;)i;H@cNc7rj+H2 zn=bj{#I}6VeQdr+ZIUlm*5`?LzInoCZ=O(}mM2PD=Ly{#x#DM7u5dk?D>P>3ii%FT zLhnJ2_!*xgoX+KlVM}sEVXqva{W4p;&Bzue=Gmg>+H4W8nk{C1$`aQLv&0^UEb(`9 zmT(-IB?kS@6sc92Vy@^m$Pk6?GsLnx>EcdQ zx-dAIES`0iBEu0rdixw);;^?y|@ia9`tTl-er7NSv z_yJKO_+6yvm=`I|+eC`j>m!BE&`44CEkcYfix7S;5u)|B2ytXggt-4NTr8*y7s)>1 zqW7L~VLByTylojS)?Nz}c_Cp!?Qoc|(Fzlvl){A0y-<-K6Dm|shYHIDq2g`#P_go9 zh)7Eb5h@o$#F-T#;(osnq4hRc1m^^c=GMVthfc648xkxAe+?35B|+keQ;?Xg7bJo; zf`r1~K(VDJP~>_Aik`ay#j#0&;&O{Xp>ZWZSOo=$CkFzACIP~$eSr9U+g~h=@)zMJ z{6&*_{z9j#zes%KCt4->30)&Uk-pSVwD035w!QKdnVG&q$--A`U+XL1+rFaxCm*3( z=p$0>eMHO6K4Sd{9})A@Tl}r?7R%keMc@u^@o}8DnAy}@I5&8ShkjmS>^?7XVVaky zZ|x=e-tZKA!#qXi5l^8w%TuiC=qUp3dx+Pu9%9lN4{>p!hp6k}A$mM>7h6-^Ma)Ha z@pXl}kf0-B@zzZ=fU6^a_JV$mNL;ZW@& zu6nu%6$2NsaiWU|Xzn5&U2+y`fzHCf&{;&ya2BuHI*SpvoW#BeClPndNxYryBt~_X z;|Go+Cf-rJI_oHgEp`+JJsm~pa|iJ#%|Y}xbr2g@IS9`I4&v%Nd!d|XFBaL@3$yk1 zqEOvl{Q7DqCY0LA=fO@y=-G(}8g@eEudP^7V=FAZY(=4gt@u9CR%o=a6+1552=71} z(P(HRS_&I6y`7CXc*|OZMp%oR$E-#BIo3k6v$Z(yc`hTr; z*QcJ>z4x56_Zjy7e9nQav-6;A**v&0bsqd1I1dK=nF|3mb79V!xlj>37wR46f~Lk? zu)R?Lftw0oPGSMUcId`e#G(r!3g9I13*3%L4uCOmL6LgxtRwP_Z@xo(|0b!<#d~ zEomlX>db_lJJR9qsB~!4kOo7gX)xV54VE2B1=WO9c=s*^jOVAosNN}%cq$oIha|)4 zA4$+yk_3i>lR#3N2-9XH!UC;CsN9kOw;=(3-H!*e%y<}O5D!rmaWH>e9F)JB0ax;8 zzk7gQSJV@E=_moA`{=K`NhUEsm-5m4A;}zngp)LOW;Ub39Q}b4Du1q5b?kXT(g{@ub~rYS31JGagI>?YB*Hn4~HVN;gD1{ z47?`~gMrOMp+nJ7XtW**7pom$dxQhz{~ZET*A4;6&>>)a!ycLw?4h=uJ?tzS40$et zA^4#kIAq&Fht78JveFi~r!ADc9t81o2Ej=4L13&L2=6Bkgfq=Hu)4?w68hVK%lQFd zIBfvD{@Wi;tnCkrhxUiC8`fZ(Xbr8jt>H#lKiJ~Z4^kiYg^}5Pp;PC+&`{Y2_IdUJ z>1!+Sm}3P-=2q~msy9?j?hU!kmf&7w3Htpl;X${l)t^eX>Bi1AKD8pU+)Pk z5_&>#yPjZKW)6)b%;CTTGswy^128lLjmjQyaa<2r^2!u^^G%_PnJL^q(H%-Bb%*fJ z-N0f=H+b2v8|*mO6=K7?g7qI0Xk2XqB7Cc9iS+^1B~w20e+OXhkfqtA>x@17%6n% zQdb?29nl8ciQ4e2sU4KeZwKzZ+rf{MZDDtCTL}8z2HLM^1Ij^dAihQmx<_ll<4q5(rXXuy-5>ab+AIyg79hS#~RVMUkLFyde-`LLjuk5S- zS2l8N3oDxah21~a%zA(P%#!nrAF^NJNlzGN5IyX~!FTVm61{uuirZbLDX(La!*^KP zyW4D+#clRD@D?*%c9V^{c!NpRZm`N>*V(hgYs_f-RW{~fEz35nWxK~+VfA^Jna+tC z=KSdro6+|YTOD?honLu@eYtX;_0&Aiyd>2uC+!^DzWXe@{^Sh%ZG47VO*qXa%sa($ zgp+J*i;C3@P_gD|0_(PpvynHHET)~36^*E3hcZvF`}>Zwzb}q43)5rF-R~%yvG536 zeEKk}{Belgusy`SL?2|GHy&U^@9bxjJM3qfqbu3U+zNK&z&>{C&0f}QzL#|h*uw@E zm9ufxyIIViU2M*fU2Id_PNv+lgVo*J&OUYA&f1SDW4#sI7#`Wm0-Cn46w57ae$ZyN zdD$j*?BYgtO>HB4IjofZN!-8;wy$S>AFgA}a2=aCZY_(>Tf=gXuVzIbSFtU9RciO)Xf$l9Y>?ym=8@WW9*3 z4PVH1u3o^7T%FI(Xw7F=Ss{CnK99XFpUb{HEnxpl3Yd=19M-uopP8%jnDy7$Y>3Tl z29dMalA#K=X`77g*O#)>vvSyt_gU;|a3=eBX(szOJe_sek;=MuPGMI0No??^1O{R8 z%;U-o=Ib2GLUu*7s4h_~u^^IVHb*ddcsMJ#8pal}P*z+X%vPBMvGwz&uuUzK*|uqu z*pBOdY&T^Z_w4my`?^hF74yAVe;gsVm#Pa1`75!-bVa zk6@c`1KTi)u{Hah*$Oi!wq)^eHviX9mKW>5q;>Xert4sqaL|@b?>UHt6xlGpKmFOb zIBVu|uP+g-NQD|SX* zjfFk?Eg7!*A?dj8tK?NivqUxVqoibDlO#_2tz^W@my*t>pGn?qXpr#ihmxiK_azZ_ zbrOdTwF<<`d%sO$bZN7sp{!K0d-gg>ddO-Cb1ac)bzUa9`f-V5)#Zhfu$_ex zt2qUd_hEUG*i5

    %c5Y{>v1JUTK_Uo&R)+RfjN1<=FsDCv(Z&@dkacJ z0v#pKJK0O(E)I}| zUt@Ur90jKL&*cfkUDe#Rk_YH2aMqCuo^Y19tNa45OqSCgE>F0nfgIBg{N$I*WjOb0 zJ7JHL4D&}A2^WcbdZfIU(AQatTRILBuI$OhtBKBnV3>=i&$$b&({kt>1V3TJ`D`=@ zo+_-?&n8`Uyzt#O3ol>I63#8m#FMf-q0Na5T)w1GsD3mPd#zm}==@Bly%1Ii4|URU z?xwYZyI~r>Si4D>XpoBfMcak8?NacTbdQkMl7t_o9S}tNW$10;Zd^3ZdVOCg)QdvzWevg<;=0YWe<=h? zreRf0qp0kH2>k3oV^hfSk^VLkH{@fMUME6puJspL;Z&<35@4Dcmp?y@*v;|e? z75!8{_AwmW*k9#b>}y_1UGjkIkZDtcF>cUIB6Bb7l# zWubG`yj4^-q%x|gti+e}RZ-cI>Oe(xfmA0dsvD#_Qc+zY)tQRw4yg`RRF_C~s-n6D zs$&(^HBgYEP@Ai$ z?SX7SMYaHB6DqO|ARAGUtpM4KifjkShE!xrKsKc!+XAvN71Mug+I`vb5CUiyrP~e{L3gR^>unS%ARe?b*3QYW>z|3a4J}WT(lL7-iD$wbJ z0`=e1J*ltR)=2kxt3bUs3OZ*?ffI>0|Kd6Q-7^L4$xA%>1_jnWQsAJ63Y=H3z}xre zd3P1)dxtpnw-mVRh61aJXMeAj%5a(Pd5OMrf!?cHfm_ZhF#EIu-A^h|M^NCoDh19w zuE1_b6?pUz@$wHS@J59KefH8lb}P_sr-C@O3VgFgfx|W_FlU1T53N<;^HmDeE>WP> zG6gykkKbjH0!PeO;E=frG|N}exi<>DD^*}wwgO`_6xb_`?wh2*tat?)#wu{fbb9{? z1?~%_{|izO4@*J%WCglTP~dV;(g}$#y>eO`YA`9uX3FANsf*0NGtGKj@zEe z@$(}&I^36I(rr0zx+ceJ(i%Lgmec+@a{Q~5KqfUSOM}{50$?(`m8BTgDqjQR6 zIP;+lTkgm({+bN$Uz8y`Bg2(S8NNI$!vUmyh}kK_b(>{)cC8GbE|=l=MKV;MD?<$h z=^`@e9?3GSjg{f92pQ%C$N8TjR3*i;2c>wZT#DG!Z{uMrb_W{tQ1qirKmPViUkv-*lLUv(@;uhYf8~^ppGR}VtcuD-r;uE%^v%U?V{=h9BA2w|xpcNO={YQNahnPKu9u5{ zHFL51?;N!IoP(0rImk%QG2~Vb_PUgVS|@Yx$>AJ4P@aR?n{#m3svLZ~Cd_8(HXGorQ@fvT)A6EG*uVg)3HO z;o=2ZD3fR5wA3ubs4UbE%pzV}7Or#2LLbtR{Oy~Co4aSBQ^zd4q)wlG%f#BZndtH; z6U(n>qRzQY3_q5M`^qzEpQ%h7uq+dUNnetmm5H0;GVxGoCJH{8s2ZJ#M}}qMHtS3* zG|j|m9W!x=dM5sA$-v{UGcd6}15Ii(NE4cY6Axx!Lsz{#9rWv@1v?#k;WuUToCZ2miSKUn7yLl$=s+x(5_RhqpjWcmr z@l5=iN1vz9#N?=%*e!s5CVh&Z^Gtj;U?#@&Ak>?Q{;g)B@Hw6K@=eFI+v%vPPN#iz z($RSrX;s#yg==~fQfrIU7v{)V(Gt{Umsp(PD3zevNp zJ83xZd>URqnuarWrs2=kX>|Ts8vZ36OX`d?d=Qw1FfI*CoYU}m|1|8|Jq;t*U}Ucp zRCG$gBDEA;^&uHc9wp;~E6JFlOvWkY$vAjzGPa(dj2AMKac)#HI{7E#i&6CR;AAxG znT-4Nl5xo2B&;O;i)DQhF1eV5?~f*-+x8?}u_6iY`H67KAm zgh#q0VU;Ffb0Y41l8D7u6ETG+qI-EF8m>viyK@uiyp=?BjY!1z-if%FC897tKKh40E4`<-A zi!-p`@C;1cJOjNK&!BxkW?)O?3_LMm24+fTpmpCFc-vqGX8emqUDC^x-ibxa)3LaD zZ!8+EiN)D-V)0p0EV7_jT=}dY+tdGljm9}oqS5|xG~PQBjTxJxQF~D|mSjYuadc^(j9%-bXQB21nvD0a-=t2fioNl!%=-pIF48lj_Il4xG^vsPmK)6dTY|l=!av=&#Bn* zbSl0h%}o7)sd#GbR4mP#ifJ=QFEeo}wsx9|%AQj(vE5WO{uGAC?uMby$uMl#5r)x4 zVfZ2=41+?$@Pca?4zLNsLc=hu{}qZ>&q6WgQYdcTABs0thvH8K>0+Wo(atLr(IFIF zyNBW^^-vu4HiUG&A#`S12tF$f!Na7JQN)L!i*E@2bPU1W<{>z-O$dH&3dZ@jg0V|g zFmBi!Oy?g2V^Lx-{`L#Tsm{Sz)iW4%+XiF6`ygC(#je!_^JrG@v24as5f%rKu5QUgPob45ek|BZk-XsuL|C@qNFQ(wl zOH(kiatgjHnS$}TQ}FrJDd_7q1yA&!g2tVuVA9tBRMrPz>r(-U+XFCtVE}GQ4#2bi z0odRafX!wB_*WwUTfLo(ziKCA)4|DDw|X)jlTF6rh{+h?J{heCOvc8JlW}XyB%FAE z68;b-;hL?Ja8ThS6yhi0XrD=V+F=q7?>Y&~{`#Z#Gk;pI`O}$N{@8A*KaNlL$N8jr z;Szs*ZSIflHT|*A8$Wcq;)kR6`=NV@AG&1wp*?9`OkMo&pQRt(YwL%*-}z$tHD7c% z{M;;WIqILpcxJ8Jvl>ZXZke0?JAb2$e-H^$m}<70i&v$S~O z!8$M0KjDQj>%H)Z+zWqC^+KmnUYOk53pcj$!gHioc~&zXf9@Smbu%9IQpcmN-+0s< zIv&4t8IScpJn=-mCl+&0oVw8y`_A^nR}r4LakM9TS$X2uHlDch%{UxXGY(aI#-aO? zad;tV9J=_7!vllIVK>8ZC~X;wx9^O_KF7vl%9^owFo*OhL1WR3jm5D&#$v)h4=il( zpgk2laQhYy+?`Jt>49rqJ#em-2gbGWz%j4Kpy|ai_;%MAtXx3alejTx={W{(4j6;k zq&G2s?~awV?uZrcc)rM;_U3lSlM~$0&dwdzc5=txpWJBQE;rms`jXGf+|VJ-4U>J{ zaGSjwUNdmRFU_vl>6R;69df1fE?vk*Fm5C!T93pX?M9Nm&IL6uxM1HMF6cVf1*c4R!Kl$L7;oW1dv&;A z_>&Ph;p7M$zHtPa$VcGk;1P7j*a%$Gbp-nSKx}`PWNt?gX*(9wPe-hri0E#IG^a%j zeGmAEv>%hp0WZ!6w2uL#v=)B01awme(uFa+r()Qpl%bcDp*)b`j^PY17%_bMMS@>$ zkhWvL1T~5z*ow3rU&l)Dd0z?EXi2dAxiii=?Tr4LoY73~j8B7{vDDESCw6hhe_x!i z?1mGLCJjgZVkhF3J7LQhC(N{R!q4hXIQ@wu-Vhw=yfsHG$#%qdlN_l(am0d7j(Gn4 zaBOvXIGvq49K+`h$GOvnoSIMshB8V(+cr*wy6bfW`mU2wqCZ4NkSwgc^t<$w|=2Rvp( zI*jHaxbEr@Y`td)MidUgs>mVO!DR>rm=3`WKkV`TZF}r^z#c~|vB#Jh_B8g{V_7d^ zz5E@F=k5>28q!l-S~i&8XD}WbI~Yr?24i09!5H?)4joR|p~gx(yqsc(i^tpHn0|Kn zOT!L#HrS$<(w6!YTb!F_i^krzxW(EQt+Z@$+mk`ql@G!Ns|R6o+934z9)y+FgHV%n z5x!3b(q1qF@&2lTXqYw--Mt24TEBs~MuYSck8SYU2^)M;VuSCJZSdnb8*H+&!RM`P z@YaI?bcVX88ZOQEe7E0KmBp{-ToL!8V8dl{joZxKPHUokGehj5Jpq^u?ejeQQosURb}m7i#79 z!v3Ts7;DoDBeY0o@VF<=I@S~C7Wc%089h-xswbv&?}?!;=IB~$j=gu7Q>?=rZv~j+ zW;=6?)i%fe&&=>;l^L#EVTNN9%&^(j3|ICr!@=Kr;Ki#waLUde_-s}WjG58{U)uG+ z5Yhl#eQJu%Ri?CWmno{nn_}Q-Q{3C#l+J4Cjw7#h$NaMHsFHQZFaF)pVqkal)as5& zkGkRFBi(S@l5Ti7svDk!Zg|e98=igN6@_Zz?U#1N(u}S+*Q+Z=TXn^ee@)Q%jtRcn zYl8a=OmJq13EDfDU}Jj|-0<8OJ(R}yVYx9D#TldZC}R}58sqrSUGUDuE_AjmVOAIP zn$QJReY#-(e@0k*#|S^|HNtTPM!1pq_wVhEaF~t}<~$|d{qfHDVQFXV8PgfZBXRAG zI^*&tL)=Fk`!nkd@kXj4KJYNa26IC?lg|L})EeN$G6Os!HNXwN2B@$$z@SzJwCATj zwyw~}D+T(vELa~W+UsL`;>@3F=tT2x;>|DVgv!WH80g#yn>%&Fg4Z30+~` zE?WHRfS%VoV9JgTSS0I!yL>w!@7Doq{t;*Wc6+=_oc24j+vC;A?eVltd#qG%kE`$L zptM25pE%tiS2In4WgU=VXp?!DT;Ig4@ zutBE{T0hak#3Nd`ccB)(nyQ7}hiajxjuvJ#5O@5rCMp+bVqKUfz8j*6f7)qcyT=-+ zcSr*}&DX#Vp&GPTkOqz48u;viI@au0$9;3vabb`;M%t?5FimyTy5AbF?Q4xI@>`>C zKx@>sX^m%EwZ`;2tD22ZEmRHiS24QDpw7wz17gwQVnIF z{z3HGf8aLiA9R2B7hbRUOI)eH5b^R4bSnA-M~3|YpN8M?wD32?+Wm%C_kKZ8-Y=-O z{smSye}XLcC)8N{1l`L&z$5(!WOx4oo6dd*9{(M#8-9m+Bw7b!mn8sKEU)lVk zJ6K4Z>45Kz(0yYg+;MG$!gp`McKKVl=J*z(8s5N{xo;rLhVbTVh{|~l*UVpo-T7Bg znD7ef3|@ihiI)&K^(8FPdI`t(yny@wrW2ppB! zc+Fk-&F;e8r**JrUL9l(r~{|#cc5kF9oW(J4op{l4CW zEyN=>z?&d_b^{*Fy8%N6+<<~>*WpU~b?9Jn9bEY}m>GTzHfUZ0zKb}*Cjok#1f5eVxJDe@ zA}tlT?h>G7oB$i%b6~|B>g+kh-ciDrEG1+T$My@ag4n55aHn+@u(A`d!TkiZydf^_ zqT{f1;BmNl?HK5$9fMJwk3sU$qp)hqQ8@DJ2-I#k0u6Ws-aa`DP5Fo6P4C0-==>qL z5_<>^=^TO;dk;dQ_dyu(=>W7}egLiwIRH!U>?hvPerPe-4;!m0!6l>;9{#O>)J+wj zHnIZdJ=+Iu3-&>t)jnuBzZW86_riJYz0haR9#D+m1J~b|L-(cS5N=lv8*l7}J88S2 zP3PTUcVrj%Pu>No-*>|NH9KLA(@xl0zXP^QcfeND9k52&4)epdLz>!ln6$YJ>_?VC zyJy?r9&t~%T5f}=b6de8YAf8=+6oJHY=I$Tw!q!j#4DY@89G>RhSE!$pkLf3*r&4z zZ1!w~GS7`*+*As47MH?Xn^G8Cy8*T(Zh-H)8^En%JuLQK4_7~|1D&Poz{PeQBojAu zZSqdzM19=Ti9C zSOjSci{PVm5yV_t0`;*=z`flPsMxs}I*nNj39lBxxw(tL$Z8QxJGT&aM=pd$^@Y%9 z>jDTJxd4_vnGecY^WmAE z6@Wv_957um2h{B6z~k%ra4b0=7U|_f(7rtAJw6ZKHqM6K3uY6ac{X&rFbgh65hqe} z7O*i2$SaV8^0W+^{z<`*Nx?2B7hI3#fcKYd@V3hax5O;4FVBQ7uQTA2Wd@uIp9zJf z>EKqM20y!`L787FxEH6u<15LKsGSU7+>#(UKM|g(62R+sJX8#i2d$ZL;J<$ctZRye zyZvH8Cn^SpZi$9~M^TW{H40`=nhu4_B4J+bG>~dfgIKo+7@rpo{e-FT`$rg5JA}c! zlu#J4Hv~St4u&E z@P)Tc6TzzALzez^?n=aIUjA+?(J9&liq|*VUfzyp<>1m5hV4nPXws0S_o> z8UulS$3Wj{?$ETs4a)DjLb!n|bo3exM+-;6q%$Mo{T~-l40nOHX(M3%UfP!PH9$r$ zfTzI>+*V0o>vd=Nq2mnhZcfA_b%d)YhC|zyVc;}q7)*~H3iG!TH}ByPP<9ytH9q!m zbKzjPbn z;XcsogB6_YYXy@ddc&)AmXLbe0>0{6K>C=nj`WyMgxHuHdRNf$ZMuFvQKU$z=Sr-z-PpHXLU_BI6fLIW6oN*}y_ zb^;IkP5|*8VPKga7(dd5KSsLnz`Fw+DQpi5Pw7D5Pi?TY*M`?|?O?~Ywh;cX4Hy}< zfpcD3kTg#d3{Psnq3`NsW9slCwl!pIX$7t7)u7No4GdTRWxDPDu)o>A*o(J6*y*6} ztmN`n7RFkb*}i6Wr^jcOU-XgnRr|osBsVdC;*~w}dCNjhzh<`vzhWb|zF<2Ho-_41 zPub)z4Qxx~WA^;kL)OFf0rNh5pJnyF$5xlru}aN5jLvCf7hc?8=l!oU)w!!|pF=HM zS$3Jt>|Ddf7hGhfE$7*b$ZEFz)>#%d`V8xM=oC9)agv2B7ufgKoGnVNVkS?IvyDE- znCYn_ti<*()7*5BCFvbtH{_Mf=KVgFAF`KSzg*5tB)eH)`A$~SbqBjRzl?qRzLlB9 zY+)nnHnAYLjV$@_2BxrF&kC2XWeZ!cVTCEHn4+PCrFgGkA;K~?%BGlEtS@4JwU@A4 z*^Ah=*9%zUtqEt|$(=3nar}k`m(V%CouiW@$AN;v20-E5i9X>XUxs(iH)hTw&)oUQ**8SPQHhtNeXO`@bswWFt--8{@>c%wv zjhT;KXSS+?KD+xyml;&+Fpn*5S&m$jl?AqDs}lZ7?)UyKF?jSzGHPX`WQNxZNukzb zNvUvGQl4=`QaSLlWbey!lC7mGN%5rPk}TbWl7Q+xlEL!r63wBTBsZGYNY<1smjs3^ zmKb%OC%JrimgINanUYCaF_P`Cf+Qa%c}oUWkCenX43(_i)=zTIz*O=!ucJi!v%19N z^n2%-n{GR=kt>}K2XA$*aa!Pf+%CfTdeb21^S-~Fp4O~%y03Tf|M@?&L>>_FfsTuO z0Q&s+AHrufMkjs|-qZ6q@tyFhZ|(_^D?opH;uGP6riv5q2yg3MJn>5Wf4iqAL>>X% z|3p1ugOhgEEyDU5qpHhWLsxm8(&6F%oxiQEJ#OH~M=TmI52FTztbE31&u*>FRZ$XlTDR+$kFD%(}1 zOSrSCqUz6I1@;_zq)Oy8P@PoWCG2$mbk$kHLcNPsm4yE$U#$}P4peVda|s(?*HQBhETdE8QZGC@L{rp4ax}v6RAf)aZOu16zkC2@!4-!5O%~Q@I{QNOr=}D-OU!WAZCFBdrr^GMmv!hVC zhj6�_99XkD7%_k#|D=qSPXs@nMOwwuN{cvzIDM2}G$~?kFXOAkK2&u17ej@(N%GW29I|$e1 zD3u|E8`}#?kyk_giL$zh+R65mGKX;2>C;LZ!g9Z}N|AFzeU5S&VMW&Y|M-4ih=)_T z{*qGU<50h(^cC^s6=iF}iiua1`-!8o_xUxY$km~~OQ}P+tL-i2G2-oPUwc~_Nw{S| zol@lSQ2(Yp{+jA}!hPj5!WB>Jl^qC+(jO{Cjt}*L$`Hc5)eTBb!W`?T$~`ZMU!;7d z6!|~YPb$B^p!#WesoX#qkosEbLg=OORw;6Ws4rC(5)SX%r0h>P;KY0772*q-dwx`k zydmmum3o9)$<4}&rwaVuszvEV_-6T6rN}9wK3Tbt@Y2yA%6^0=Jbo#w8>l?>zm+22 zi27~i-^U6p`1en_hVb|WH9mx}qPP{WeMCH;z}7sPaGixZS0h~dPMxoQNZ&uK!3Pmi z|Ie!*5QoWKiw6@%bZo;v*OOn|Yr{nj6O9qP8=)kw9j~}g{y0RNk0k8*N1NZiNAF*) z!=ni`i`w(=cNO?`atA)2@RhkPHzB04hVQIX;DrNvd>G-e+>ZR*9qQ*scj6*1ipC?} zaGUJrjy{hkoVn3}f4`-`X)%U8pOD5Zu1knNJM;hNdG@@iK;uPSxX7oXag7fq{A6mv zk6%~d!u3Y3=(b&g52{*WO=hv@Ndup3iObS~Q082*T%uz4+4_>d$>FcsSvKu9jTnZ_zl*LkZ=3dh-Vt6&N|w ziccZ*fIeL0cF|bOeF*ih_2rk(Q~j*&$K466}Fg@qcNbW-zEgQu}UK`D4xG7;rJy)K0km|Y4mA^bdcCyKhi<~!_ z^YFd<6&Nyj%zymeluF{2o%P@%ACBfl+@5f&|2V#UANgeuPyTr?`Q0l|E^_5)?!+th z5Z^A#i+3QbaPj6d$`vTpp1?&O9nG(JPeP;hK3uko<_nP%dEHJbpN%gUId(J$;|q3> zeW?8Sv+Y!_LVxZ|cz41iF7oeap2pv7qki$}WIDuiQ2pgi<(Jk| z|35CA8xzJFM)2r$3bcM0!9~6w%^P_u!rh6HeEb^fkA_X>YgQ|;pIQ_bxqvjc0-99Lef={7)jir*$E>BD}GrkWWaU@u9hpi=0eaQ}9i3v>$WT ze13igJ>Pr*e;=#B$#WKPk*`VX4(=2~?cuqQheeY=?O(|Aqo|+jyoifjPFkDrOOe#x zj~4NF)2N&y7js?0L)#Z~k>^S47d|0efn$=E@T95apEsBAqA=>8h81y<14?TgemR8d zO>HTE6HI>>xs+=W{<^S~_X;9Ev!Q@mpaK^Z7xO7o6nL$rn5P9$eFrY%B6pP5N__hy z8gF|o=PG})$GOXSoga;Zjmx>nE2Z@m*CafAa0Tx+k^H7h3Agj1a!5(`sJrLG!fI)m-GN(%Ox`bSHa^ zTEoA%(f`-1;p&8A2d(8IkCoPU+;lXp1HP^0{YKGv61VGLwdh=>v;%}J^O6nQA~lfPUMLa;uD*c@|n(5K3OT3I??#}w3Lh7SXxW+!r=-m z*}ai38b<35-A%lBr~=!jZQ>$tme!km)exFTIdA4`?P(sfaWh{(Sb?wAx9|;i)NV0b zc&V)d{V&t+gJ@o5yOnPkNcFK|D;N2;v~J~V2T*;6Y~!o?(>&zVHon4|p4YpKi(Fh< z+ww(yX&h@RMd1PhvfJl(;k_oDv8eJ2+= zytGE_2~N(EB@1QjP5}5pRSc$@aNM?uC7h>?!KSDYfJA_ zzMqR+V_N%ju0`ccJHWST(l}IifG^ab^`7%VF7l8mKENlprv6mp5SO%~d0WgOZmvf2 zgUg4w$Wf*k0)O>Kj>lFU<`;j<@&5P2y!@9Oe+M7oB7d3U3_Rh79HIA7KK{EL!{#65 z1HQ>o(R7rH+-8bJ@Hb!NC>%b<&o|5Qp~-Q+?Xw(z$&Pc8_e}8$9{f>`!`x2rVISn^ zxBCR|^j?n1x>a1{L{m(IpKX-m&O23n!&^C?aZ>V`Z-|Fns^lVHn&KYZ;*}irqdEWa zLXHD!IKTQ_PUjK|T;x(yY=mb$mE+8B0{5hS+ZP9^xLE`7tW_#5@~kO-!p}UEYyiakFgH16Ou6a+6y^T-vTXk}Dl%D2W?hseI;WQWd*%XK2l3T=; z-g$<%yD7)~_GkI6>r`*aXSvATrdSQ1aaE2-hM(g@YKhCe{v7{vS&nzqs=3JPrg#ot za)~(F7pl4cMLD*%InTRapyw8!=OX8uVm^H5IXPNSx$vKU$L@@r_;MGy$Oosm5I=TO zjsb5j@>~_|K|lTyXM!B#_g~^7SDa!;Tva7Ud3Fs~oRH((hcz6I%W;XzWiIl_DZa$3 zj>vI+yDL2VFmbyRuJECU9JiPff z7y0fKH{*{esp=CKbq*B2ry>E{Kdbum*YH_-#ku7j^oOHb5W~7v1>k| zE%k5lfB0!FI-la&A8xNn&l&QUi#iU9Z*zmz)Xu;D@;o)tj)eW=AOFg5;+cP3)Ob(~ zT)6y8hS9ES!tkFmbj?%~%D&6ca+jJQ>OUw>F66ez@NxTA!i#1ZDxsC&{aHq5N4FA0 zZ3xBE1@jMdzgw+@!X_CG)M_n!Xq2J$@YaH;8=-i+pnNUElj~XwJztSNA@Pp z%DbdJS)w6`S`>=y3x2m{*!W39IB-*jr!6#vjyLH2{51tpr$X_6;bJY7>$s+1c}0fZ z8Z`w)jf~Fk&=N!q3*`s|`wOHknWZHxs+M8m0WIOhSs9Let|f^27Rnt|GAt@@BZ%4;$~6d$CuC@^*H##DT!xx1ZH47WWq2pGtsv@RC?6p>9+F|! zowmY)12W=Fw-X*z(pex*?F3OXLpcjUx>trrH?$M}U#Ho1w~X`v+JdO3p}dB0WV;MM zM`{b|WinK))E2zAQhi*|7DTNLM`e3=Mj85JdeB z=5j><)r_z6=u%b`Va@lcB?l4uYudpFEi1xiZ}5q9>@bWf+^LCy1IL%IOG>8C1SIdO~_S)kE8kLS?Fq z;5Sl>Gx!O@!8Ap27R-FVD1Rh8nkqxx0s4YL80n8f^aZyN87?W(7eoyb<(Py$Q)Jk_SzmZGna*ml zG!QyYlHvSG27;(hqCAw4GLbY)Ck%v56J&U*(LlKBB}2KXp&)9PC|4y67$?JTvkZkP z9x^;|z)&b~Cp&s>D2Tcy%4Z1=M#=EGduO4|NEw!9cNXkM$S|P1vmk1oDCZ^2k;t${ z*XTce?ycc6l%yI7q8^I!VnR;`8Sc4lB)Hqla9W!#LcE;}yE=9eM6DF%&V<7@GMu-* zi*UC;`9*CP;a5MhgMVEFQAb7jH36+;7&6URm}*JSD=`*k^^(yZ!N!89v7#KDpz0x` zbH_}Chuvk^5M(0!>MFx!i%kSke?@sZ!J!M4@1u#})0ytqtE-S;Aj2tsT?J8_MY%j- zi=GUtj&>E49b_2yrmJvUhu*JSH$l{GQNB;mY)j9PcN4m6k)2j{6YMo)c>75=LDY0n zPEZI{lcB9^cOmVs6dz@D7v}vYt=7)&f~fbRyrHo7JL$f3OofwQNt?w?h3j8PrGK<=g8BzKLr0^Bpx;E_cjzIAIx)&W3WMHAambn;g5;GHA71Jqc)TFp z*Y6&Js3D^qr4ar^inqedg!so&%q=z(G9Hq~?2MTp>dPpPDa^ko#RMyJVOgCN4Fb%C zwRC>ZvH9kLs6C@xr?B%nX~>$)g?(40Sk|MbaOjE@$4uxch`Kb&hYI{6z2Cu}!pZYe zw0+T2ID1ZtH;j4-qGpY9rox3&QtX`5OZb0X_9ZUGNe_DoqMnWNs=~$NQY;x^AzU~r zMTb-iq57~CZ*H{^M6Da;UWHTprP#5JrNArbOrhbH!tuSNdz)b?h&njR&k7a0q&Vk_ zrLb#<6wUux3R}vgsI=`Zh#EP{;R?$)OY!sa-ok>7Qe1Sdw=jEyl+K>%Er|L#%JT{d zYv^2}Kr10)6@71^l`y%4+J{>SqPC85!2%RZ@q~FF!LEq(aufRq7K^3$I=_z~>h36C zENIRr4c@ChLd#q!?l$f#yqF_J9NSkAHF=a%7EaHSV$9yYLZw`azaRA#Hb|wov|~R( z)ay~+S;)vDy?Ro15JK+16olftB!S>0c73X!75_x^%u zkQ9si4G=_qAmzb@r<3Tt7Yz{3`jI^f1B9}PQaVp~fFNoIDOWB`_mbkBi8jJ$Pbr4a zu@NlBO7ZPs8{vPt!dEuJBUdVy@j#(!6xrR_fx;>mDRz(!6hzG-<=h1?CdF=#2mYtW zZ|x|>z9R<-q8^d*^1{I(WWQyDgoT6YOsG49ga}(IPg`3-)GAW$UeFsLMb|i6;YB|w zUR-Z09PdN#RckAVI!4Ox3*i=0oM2}s4CzUB7hxx~F_WV23Ohm6I1&dy*xgl%e&6hb z9Ao;u?_go95&a%GSP=D(#1jx+ccOOXgN37dQoQTPSU@;(FkN zB}7PwySuwA#frO2ad&s=d2laM+}+(Be$V^6t}lPhmCVdL@67IIH#_Itw^K7#_-etr zf@Zw*$%5ZkG^6QMY9@gR?<}ZQwmF-;u_*t&Ip4pupnOJin!csx7C7Lk1=eSpv-@KU z@`|=#sfQLkYuSRPi>cWLj=f{SrN3Ly^OgnfM_bVDhITW*w4mu}YW{(fE^8+EqY_CIVv$H%SM z_MrARYqsXweHQ%Cvo-&J_p@JX#_iJH=GxZ$K`cnR)mrbkSa8v<4NWgp^BC;5#exmF zZTNYk1+|y9;o9{UjJnu{rZcLU4OUxiK~(#;-#HBZmRZnxPFtEjspdL(d!YrT3%BE> z`4;3fYsap0Ew~!pj;3p>*$*z5q33t79X7w4Q1~@88qBlXd?E9hsMC z!QL|+SuI{4hhm**Irl`s09;_cGB0Q1)6)|g#aD5(f^p^ zr`IFwf2`f4#7XRG-cZtQMBnQfiv z)>W_bqt3khKZ|n3yU=uSHDg1&4*ERm+l9;9s!wfA7j|r|*ZXD{ntrb4aG20cAHObL z`L&6TpVO7&8(HALxGPO}SF<|Y^s5D*OLU{-FY0G&+l?1~wqRybH=16r=6U$x2MgLA z@5Z4H7L2g!&MGzZdN=7#)A`lR5C5oQLH5M%-}xKP6?DGuy3_Q5H5bJ2()v2_cjTjz z7Q7hl$n4@4wB6xI(-qe25C<35=c$7e%UD}r@9xCOUkec4--)J2tob6&`%r-Ax19LP zy8^VT)PpP46W6C(51Nj#W{|kySpiBe?ZK8$3efXn4{m!{fQhA?Y5K>SQ{q2&3Q!}( zneA^CAau6=e7ykkPUz293pCU3!X1|iP`9ZI+gvC>Y?KQ(pDnkII$TTdQYqvw~`lUP-N^rby%deWM|;?GO9 zH(kn|Qx+AVYI}DUU!doi;!e|{){GV(%qqZ+6Ylh%QGgfL9y~bBoR0@hzglx#TrjZ! zqbGT=!uSGZ8F;YIm;$_h=RwoG)~pwOh8MsupqG9wF2Jx6z4+Up0&LsSi>8;Yc`$zM zTYze{JQ?$6fqED`d90uSdHp?UI@_8V=~RGE z+kDx(Ljh_&_T`zj1?X7QkEUC$SvU@EQGmbt`teHB0xVeL$7W6Rd3D2&rgyG+Io|lK z0EN5wvqgPklX!`1!yJLQ3 zy^co%c&K6lihK=V)$#?X)hLjr%dXixZYos(k8y#tDWT`FJCMDK>iNG4r0Kb9evc2W z3b4jIh%LV6WB=eF_WzWR%bSB}I`EqDW2LwGC{it$A+NLp?;OlU&-2lscQ8#qUUPtK z@hBgjSA*I6zV_V9hH&?teB^Wtq3OHlj^ zk~hZZW9YX?+Kp8YWaB7yAEnFiC>l0^W+}ORh;FwhikAoGWAN)J+78Iaz@MXOxB;5C zWMc1p^cfP(zw?zFuqB!YbM*Q>h^Ao*XeN_&(({qz97DI1e8lvQVL@U(LRZGn@CG!u z$>Y)aa4#Fn4-xrr>=?^BVfjFMEDei5vz^Qg$j9%eV)?gkKI+)SahF# zwG!&)Y>>>iMfLd^l1y70J)hCZG^_>9zUuQj4+ownv&W}AEU%rykoS2Q-7AHL!=U+C z{`E2sy*8w9(z84?y_3R4kMm$xIhBUdpcz^oxU0_2+*F>um4|gpQhDcko__z8O2co^ zoGq;{<-xga8q1u|!!Jo`tac_3HZ#*`*bbV-WfOIRZu^?Xwnvri&?uc<59xkk=``F2 z&Fj){PabORPG{K8JiL3EPQ6o$V?SolFd;P4%k0g0unfweWrK1aHf6BiTIELE%b?*! zXzrIom+SV9nH;%9nGpGz9J4SFS<5nMSQ45I=J?rpu(!?Pgc*6b-!6+2r{!U5vM!Y~ zq4{A>n2-nG<5?UxR>!r<=9p1>-i@QqZF3F{yF#?C=FuK` zC>N2>9o_SAVthVVbkWCWPd*JRL$lKy-XRaAe=cBdTXnE{7cjb&p7-Da8jgnMtJ(gK zJXqf^VEsmU>fN=_?)N<8I$3BK8=Ar9{h#yHOK;)HI_h@4WZ~9Yc?h!YO~c>NoHmD6 z)p3)1GqtkLdsc6HSIk4JhWDYl zaW21?i${5VIrMferY`Nv=o`7{azE$5Z$Abd$wk(ber$Fy7YA1NqhW|>Mx8fy=X@6S5(a`E@6 z{xnrl8cV-2GFohG<#3yY#p!OU#ys+=il)!UQEeFvfp1c z92CvxGbS!q`5Axlx9D7TDgVXi;klT!^)DJmie~tk7nqA*9{$BPez{01G>~7sbiZl? zY4|Cc^JibTTsS%pWJhOxTp|b3$}tybEdy!TD%u5LpH8`mS}~CAI_UM-JCGmRK;14cUzT=6moGhPm6;IkZDEIEXw z9_PUR$00O)80|qY_KtGyJcqE-%^aLa9Ku~!b5MHV5E^!jb|qN#d=3V07{a}$bFk~^ z5T>5Y!I#_md*#Zs`Z9#O59c7G(oiNI$id16Ls@Ze4(@dwO2eGd&IQB&$w5HQ(C<9G zm78*KbkR^69*y=g_-=KM`dx?e?-e=7dN!0D)Q`NP*f1JajdnNq*F0s|v>L{rX6L}& zeHiym*ZIT^qv61BCVO%gS2X)sDW9QL12s|{5hH;}E5cV08gS{VyvHHLq zyemJPoBQS9w_k_T@Ncvy!l(H;7#A>{Lvz&6oH3krGIQ`|_;4CFj&@1tm6QYj?Zf#v zE(gO;4d-9c%F1~(oQ9jDeG{$;$wBoRBiJo42hPn#@RDy13S36eFm<$(!onUo%Iq4! zDXuvvHfaRw_sBu>l_O|)JK9^JYiFJ3l@YuObwj@y!IXA6cvyNQzbcDIyDc2mJO}^l zFp|~(P@a#^NG@%dgTGTo(r|jT|H3`>a`0@{NV@-|ET7FIdFh87bU8kfhT)?f8NR5h ze(7%`Sx`9#JFASMO~o8MXf%q3@1s2$+S%ryb=WA*D4v7xyiu%EBnLysj-p}zXxD}f zzh>j?&QVvv~s|8oo*N;W(*$Ix(yv>(JeTlBc|$8g4mY^>WphIVVSaq`p{8b*o~3r%to)u<7rq* z+Ku8suWa<~Hl9!1voSGbJiT4Bu`Fji4QEOFQ~a@8w))k^bJ+i~agXEqtV1?FogGiZ zVA75ix3<*BtJnnAY?h7YwI;A%V}0COPN3m4X%CBC>t`b|b^;guoQ*&GPGGS**%&=# z0u8%KyIMR@EgP#3Oklk#dc12BIH+Paj=j_UmFuK^E_Slb#^ZVuIkUJP7Zdr>CL1OE zCekpUwDZL^U$XGi(23vqnbB{v&|%9&8XlDP!dT^57JTndWa^_VL|9GY{(D(Sv7bc4 ziqh^FGp}diFULtdbU6#7!Y0w-LKddv>F<>zrTsDim*KNM*eIcu`;xZh+xU6F;C zQzz4~skF<+p$oI{`QT)pnVSWx81VzN*esWbau?b*B_>FXqPN}Xf=(7ucbXc7HXe`r*YHRp>-A>^qa=~ z=IV)`I*o?CrCmQhX^^Fy!)dJdt8%%nPh(i!EbM67TTSQX z_nC0DpH9R2((WNUyvRf|$LUOYl8Jg@(>d!wCaUI5r{REUKarnqWa7)>>HOttCZ5W4 z`drM!wR6*H7-8CBA_Y^O;G*B-2hMYfj3<=)p6Iahb@QHIreZG7-LMCJnDldzYL$NXNfBle_w7 zqWagFy#8k<3Rj**!!pxuCTrv<=d9~2w$8}Jmf%_RNzwUd&!XX+X@8TWV=@uHa2A(D zWTNLkv$!Wj$2&8NhJj}PWES80Wa6{UY?krV>r!Jj>-NmVo@TRY_-NV#rC0Y%42_!2 z#LjyDy=Su@GT}0DHVr#XyP{myG81L?&L*4c^}RHkCmUtr*sIwzTs7^J@@+jmzaQtY z*iV^AZaateKV-t$a}Eu2O*^M-WuJ*+f6e*M%k?RjiQVhw(D2x_m&)|wnXufP!#*~d z@clT4Bdjv2ql~ZrX3S$l!-mr?Eemhe?PVTqHfEsdxp^$IHUmYU=~B6I+P9_6(hRJ0 zn6LM*Gtjrid|J=VfQQ?B8m63fa`|~`244R;pYJDTVBe(qd_6V;lUL5C;mv7pmk)<# zpv9H>ygg7^bZ_SKYQGGewp~EOqSJ0KkLP6|z1;#H$jSh`7LaKfuuWP(!>QB$FPFz< zVA1pioD-FSjP(mRDJ%mWjx3;I*l9!umFb7CQHHp;+?`wMBfc-lwi zj(QnrZNG?1e$3E*&LU2zm4Ut87tt{Dw6o0kDj9IgUG$xk+^%c}&MsO+!_(7VGi{4y zAn5EOzAlu3T2B}8;@5QCD6*J_wWr-@E_$mBz2=KK@@2aIKe3o;Pt$QXYB3FmPy5kq zc{d#~6Bo1EOy3(sxWc_6}akh9lBpnYEOL z7pT2&UKo&$d;c!wsy@2kouwR5kd9tomeQ~UwHwa*8R^*m`!aq?PDg5&W&Afj9X|#w zqu~r{f1Ih|I?oZyh~RXzoxhA_{nPPe+cFvkp?1u~<&()2^+g^}aN;d$*E1cBbK4 znN>9WMeXUc@s>3F)L|7LtWU#!?^T?;It{VOtLU$6M(y&m+~PDWnX!ud=cU1E!z%Wk zm4^FAR?%=9weQb+lhRQ4(<)9Mmxg^6Rh7{ui=g0G?Z(& zhNJz{u(azM8cwA02YA;#4HvT3aGXmT(nqdgTSuMuf;BV@No5ppG}6%g)Ec&In}#C~ z*YH}4G=vpeOT(8`jsY7qR32rMwLD!v4GvCgS@3fj)`hL5VNWXSfO~4B;ry7jjI~cg z;^MU|WtWC8TuZ~HR2~A|OQq@Sb}e5PP18K%I!-90^QyUyhFPi11fKqoiZGXT-?``& zUZkRrWgXWj&r-Pxbi1F5Y0K8}(XCYF8m{BeYpK|9VI2+YQrQcXv#B^*d_4pHONHML z>-qZMRNQL0o`!>|d>nS@^F`&FV0Ox+aEVDWo9aNwb{Tz(^ApB*9IE4rm`SdcWf$p_20lP zBT{j8>IOOuNk!nA4f?uGh4La8-zOCj*EaBdek$&~-M}H)sfaDJk%q~sObO0UN=0J( zjcgp3ipO3Xxg#yK2NPuawu8m7W?@Fp4ts4_0t;OA60 zZQR5)Kcr&M(M@btBNgp$Z=&IYDhGqDDyHi9x|_MJOez-tx|wZCrlQvWHq)>}m6gFZ z)~P6yuIoRiVBpZrZ1p|`pJs2S;fg9xgH4~M;O?=_T=Osmfp<6a_q!=L{$(=_b5xld z{P9W(HvPWkI}hLfbP8q!ZlU3kDwl&LkEEdA@GTs$KLs!5ZsEsWDTvs*g@#qC><-@B zqT}4(!r%=lSoduU|684c+EupFa7>l&!R?Du@U`n!Hky}$q~NWbH#0?F4_j#%r^*1~ z;EB55{H=UHCIt@Lw=!--3Woo;m4<(+oDez=NI|IeHg5hi1&8gov2K0}nl|1>!$wt> z2(8mnP$YC4lM_>rlCzB$Vp4E+)HWJ!s`5s-CO8EPc5Guc{}hxuy-ojLQ_kw6Z8S_( zWs=axIR)*iZ6~{>U`~_mtouJ5&uKdiZ&kS^eAOxiM{~E+zgY?zjnVBIrC|J`?KCV_ zWt(tF-4uAA+0I9`^*TP@PPdvVsA98&hSRG26IQTG!MQ(nFtcn5TJ+e#(zFqUc7_u?~`FGJ81Z>%28pdXUW+2WC!COCZl$df4KKfGJ4ne zhlc&CtQA@=C!>k;KRk0T86zV8VWU&YxSjtG4Hs5&My)br z=$)h-TZ?dRY%)^E3!g+J?7&3uz>+y^3q+#1Ci-ya( zDfhPdPQL7vj597f*}A=s7qydyd#k(}?r)lm4dZvxwox*^EZs?uU-kTV?WAGiD$|A+ ze@MpJXFFN5Mlu|V?P6G!WJEdaqT%H#_lCDiC*y_7F8*9187-rBF~&x(zhxHb)eCFSeW2ZY9CfVK;rQCMnZ>Hw}YV z89V&@U9|SN{aLlSC6nEIeeM^(jrTHFyT#$r*E_-OWzRL4qv)R!b|79bV*Fo+`wKM zRzxHvos6UOc3>7XPWT(Xx|e##S;y)+zQdI(K^lf~tEvZiXI3Ht8z1DSX^H6F{UFOtO2o{NgEV|)I7UdM2XvyhGo;C-&VEm9c+_hUctYDK=`Ch*@6`v31KtY^-#c zo&V7Bem_jZdRF!ny?;r>$AH5O`7sgYG7dA^LD|s54%2X;l~2V?yF~Qde3m9vSaGOTB4$)P!jYd6u5-(&-2dKUz6gobWgSH&Tyq(!B({ z7<`12ZzjNMmM)bott>3fV<*7jsIEVifZuN&;lyJJX!G$14R>03Ssb%B0iM4c;t-wge>l9Hn7WD^rX8)+8un`Y0{S6EI@>QD!enz@&9YX?WGj-D2#F1T4OOlwng6 zu=?Fm`i)P(rZWHP=g0&on~U9sCSY&7f7$LY^~HGp%O-tv-UC6`~S=8SqZo} z^h>#+vDY8E|DI#)&_Kt#c#MXttvoSS{!x!t z{5Y*0^!T-o^O3#Ir^Rs^=C(4&$TB+LsN>&#H)Cw{e8wNA;c+XMjKLq{v1#XVc779& zRp*Yg{_}V&dU~9O)vfF@zPb~Si8W5>|Ml@0-t+{wUy4V+9w%rx-pV&)zmxGu$UDJ^ zqwxqCbAp`@#G}`u6Euu(WuVdKpLn!7eS)_)$K%&WC%9)_JZcm=NyGnEP8$0ziO1JQ zCmB3H9#6ZSWb0Y+xEg$th7GPPHNKb-j~ydU^62PzESqeiDq+;HWsF`#ce z((j#Q(*iyI*ORo(j)zmF|7e)v%4FlVgm~2I{2#|f$D>5Re~b-_*M7}^G`w-;wz0fV zJoe4{Pd~@UW93HO-dWH0=zlaUa%HT4~a+<{+#38EhX&%3&yz|MYX}IXh zqhsiWIDFc3nsrad;oQa3e0)rK=`T*xFw>P;$K1Vfh^uvm|K~Zf+7^fEu4ia?>dLj_ z;MK}aFE~S|WpP+A?hH#VjDuy#85-8QvhO(Z?>PK&_6%Jn#o^22GqfEWhf{^m(s0<7 zkH_JIbo(Y}*}Y#JdODtE5lbBEgr22gv@1i8ebVA^VB}f0PK;BI^;y1&jzhw>vo!p6 zfx3-PL^|W&| z+;`>m@#iLS`n}#cUi>W%oj0E2=(=$zbMzby6JD8qd{aFR^FEy8lFD&NEO(v(<>Sz- z-gz2cymJ5ePtiE+^*YaF>o|-^JkOe+W6^8Cc^a0y{j~G6yolA;^?BBR9EWT*7kK4tEY{V&z@aB&k=^P74TD}8gS@&w7Vo1kaLBG$Z0&u4 zjd#Q%f5HVCKD}}X*?(;;KJ2`}`YU3w`P>DbSft$grx$40^~x$_jTy0cQT-x!O^(IN zKQ1z6Tr3itF4A!Am1oFRgJW?$=OR7&$71@Zi+p8?h4+GsG|YQt9_j%~7K=ZJT;k!5v1l^u z5@XuN;?9OkG#q{9D{@BTSUBIj#1_BB;>-I>Jn?fZR+qg@!`N2_Bdx2)qI~IdaypkJ(!?&-}I0Oon?MdZ-Lu&8fSqr zGg-1yjB-P+fA^Z%l+@!cxlZFVP_8CFe~m_&v)7sXAsX`^U+2qL(P&Zl294`L*_*s` zKN>-eZ!qLmwElg*!LwJQ(Kq-8jR!&boZR|i zlQVWif6*9m`WB7L zLD{5y(jpq8tZ&n+iC!oB+uZhBG)6bPP2+h`eklk45RH+6xA~}AG)iXNX3t8|7&`Pe zjRQg%r>tBu8Ur@oX1+}{z8<;FOJAduC48I451|}X&UzK4J?lIC`XoxfueigI`%#E! zcZbFup{!KaxDo}=_&cYs{L*tcDo+`)hk3yq8cldN?6c${#!yenC zQ1$s88s~&ESNUyq6bjY6``u@^Zb208Io+l4Q7D&{k<)bCoV(mUAqwqA-DQQ*QCKOPG(LwU2bDX;S%d!KHlqR?>heNHVB zr9A)pG)@g=((>1jk?NSb&&=16*lhKH+nz?kzRCj{--dE)>3Ay==Q}^(=qr(E8SsFo zl4?E#I8L)o?rJ{k#+nGZO3e#tWi6UUv46#4kaQXz`3h zLB=C)aE-)~p^s>sAIYW<@)l|uaQ_-<}n-n9I1@x z$Be8M3ABAo;~G)+ujXR)II)lUxpX9I_j$~Q#Uqh8@iC2uMESrR^Em=vcRtqsR0O)8 zd(3CgBQWO4V;V<^GKA@RCjvFAJ)z}V1R@(h;gSmxSlaCgjlV=W!?ZpYfj=^zu))Cy zy`S`ie!JCMGW!XQ+eBH!T)8O%9gaTXxit~!ck>CYmPcUM`zJKs6Xg}teRc%?_w!Tc zO^ZPPwof^GLIietJf(4>DASmahD4xUpQkK0AOiUlpR#%H2%Yy+8efWXkJ&pd0>7Vo z$~g%Uh<);uyQ3m7x9~F>mx{8HS;RjAc8#C0u4e>Xx;Rr1q088BhLPX=7hqb%x4Zf60V-A7vKGr%OxCk=`Uz}Fv^AIiS^-# znfZb@R)%Yj>;+#g4p&av3mR99vZGmXhI(V(zF?in;izx>l1;{jqi3C$G#(k{OVf2= zIHtJ0WMH3gbqc&>Y+g977QCc!%qWAJeUrkKfA^BZW5Ut-pO<=nEF4j%UefqylvB+m zUg22q?IqW`g=2T6SKQ_pjvK$dqH)tG%bJJUg`(zy$Y;C^29EMq2b^o(rSbO|6pPdN9o;$B;JUPnW z=7YUqxL5uS?=TGS>%HOiEnz6$;SG&LM;YBbvmy+26W;LnB0XNeH#|5eOu1%nX#6_L z@#fZvVF=p&hHFNLA@2MeE*=`DK8-gt?j2=)b7Jo>46F8*!*aqfq48V&JROD^-QLo8 zd6Wmvn5ZzU$au?ukT9$t`j#$!Vc0h7Ese8Bnc-~g5{CVU-+uR&R_GXp<8R;6_YErDAr7U&&2(qShDIpjax`r=xn|%6jLs~XVnd%82$V`zpMpC|_5KP)gE=2q z^v_T@Z2CasD^l({_oRj5>x~bbn-Gep?>?|kR4A^L{>Z?PP$-+7E&W2VrS(Tv=oN~E zJwNh^b123~f28po{b~8gc?d=PxR1274u$99kMwF9iuV6}q;ViAt7Y8MLSz%#f^C{}d*#HPh{T%S)YRwxv?NuRXG76N6(bJd#=VCpCK ze-?r|t3J`|K?sWM{Y2wcQl32DT@JyaXPPJ+)c)&-~1}YeS%1dZsK7fz0~MHVZ>AeZyxKogIRl!=GtfP0Ft4%<&=k?d@mA zjtqf~?H4u~9D*ygzwl$<5Ov>u;hy{ub$)!|h|CZ~M}DDaatPYyf1z!n2 zC?YWp9{w9f!}Cc zRIz`5Jt9{?tlfl?>=^KrwO8NhkwZZy+VI?`sgE63tl{8owjHs$s za%)zwaRkWJsllk*$Vyzt2cu{kE3qCKjJsW|#Q3e$BOvj8gSD?@CDrqTF(}$fj%Dcn zX;#uVDcHCMq)ALLY7e%O8==AYHr7hU`3K|5bSp7lEcFq{bC+ODS!*S;x&2S2br#6trokw2#Y+CqQ~a%NFyy6`7@wAU4aB=zFtUqV%eRWb=vmQPmX;3I z`^eT}TwCfskWW^@xZKoQ=6?*r#tzov{5lAuovg)pxYUmzQ||>qZ{SFW8|vgru$J2w zgYY!VT8yJh9SYLmSP*6mx0aI!f{;1MTC#Qp!D)`Q7=M>~7G&#&AkE`hOW>*?9NuXy zpBD#V_7Q6_ZZCB)Nc-tQaJ*qHS0)DO<7q9uM+f2gTWc}iFZDIZmi|GQY+FctEJ28` zQb=B91)*J?LSmd?>U5Cb;(~C!Wg$5b9)z|3D?UEeJnF7LrDe zL3o|4+jR=U-n>E*);7qvA>>`NAViKXB%>P!;g4yBa&pW z4T12ADJ)M`2BKzqVaZ<{h&z_TVw`8{ypXYf2O@i1;qQLx1)~CCv$(JrADVhGWK+LD zjN4IIIur!L_dsFUpQ+>gS6GZIP2CxCIwlZH?iH4Rus|fgEG*ak1M$a~!eTsX>erBm zE`iuq!A4TL1uD0|MqVHgoqn+q<5*J%hrIhE5C_`ZNdE7E80KgrAAb(ie3FeA|C)L_ zQm7)}$gbCollN&nY71y#sK2 zSrIXQIrW&x^X>ug+*w3II|V3Tt%w|J6M&s(iimN~sp~|RHqiYZ6_LvI0&w$95gG79 z0H#{J%&3 zXzo)~jL%NJDl+$~Kc*!Xm15`p;ha-cl27{MbHAcuTzBeTkyd;C5i+@`%=pJ2W#$$Y ztIht9fIpgA7Zc;pQ_qVW$@0gj%EhF9iaPdc7n32e{&553Ro@73j}ZW`J1%nyei z6_d&j{M7HKoPbJzP}ymN7RzQRwhe{nH>K=t6rsM&rfNGvWFr~08rPI0L>-Vf|oT#P$VT{$8H z{a`h@xRmPShq-f#i%+f}IxR0Q#w(~k9eEh3V!fkd5`R9x;?kz1L#($`uAZc~b7geN$Wbg7-4`&HkyUiC}PnQtm zMpT!O{Ib#)nGZ@xS&lENbtoxy(|obgv7`jW`>Ip2q!{0#dW&R#pf6(LO3EiMU%byKDUIBG zG5pVxVqA>sHj+sleX(MENjcEk7wu=3ln;OS;@`z3#dsRkev`njYSzoUATy{GZepJ_z{CUa;W80RJ#YcTmqgyFCvCjvK-Ajq_LaL8R>TL1Bj_6X- zW33OmrInJ5Wj;7jP)dw5Qk_jAGkkD!OewiD$wytkrKIE-AG}^rN{mlZy-woQ-v@=a zm6E&yAB@;rN~UM}pu+J|dPCpGxS!;Dv=3_CE+vIR)i?RHl>F%DgWo=s662v%Ka@oE z@Imu3wlc7@54PFc%KUad=pPT|_7-n6 zbSf>zv#I_p2~PILk0GTcDaIQ!<4TJq)EkvEON()Es$)y0czC1u(9*J?hd26fw@u&DGPnwzQmX=#9`FrR8cpJ@5Uc#kf1w)g>>hdSmyc((uQQth1=Y|E9A+RwevuUZ)~&QEoI$?rG45ZkDXG`Zx3 zi>=E@i_>0k=~70F4^+Ki(tf`en)sKIj^c%Rk!7Uw7BASPlo8_!Rd<+lTjqr~1IkGE z`Cf<~rOO#!I5S0;>Je4Hm~&cRrMr3X449WK&M8W_w~~nQ~$r zs_JNyOJhBe`C~abFw7HY8kCdu13b~PRXLfZepU6j$*?R>d~_)%S;?LV^erbLF`n2F zUQUdARb6k=*v}KabIOUmhbJ!g)A4(FqV0%sV!W*CgOg)zJ@H|7Ioa6E6TZvJ$=?k; zv2jB=G0s+X#z}N7Poy0xCrFsDScf9I-p1%1hG9Ua(6oFHVbkAu+$a{4~24cK=mgj6YUAcXDxTFQiT_ zFB^vS!oGRsW%PhvsJ61a7`Lpt@B~@Cuy>apFIl%gT3((-t84abc`@Eu_2tP-UmgEZ zdC7EFAMG1Gj#Dpe`&M3zlUAL2^0G}YgxFP({Y`sejY9?b`*)px{R(1ywd&myIP}8& z_7$Xj6+PeX74-Sj3!Qsa5aY5{H=hi&?uDB%6~ybK2O6hWke^<8ps%HZ7|*Tx`()Q` z4^$spLB?G1K-}LIB>1fQZWmM#cB(LK)oB1D^(0lVT-@NU`E5HfZeVpOit{3ORP(Zv!n57s7h)&d zrnqBLoShhNu=*CI-Y|ER{nJja^mm8z5IY%P;Eo~V?8G>Q)yXKI6W#H3p`EOba!2bm zb`lxvj;w8VVtm8uZIpvKBySk|>$y-}JpI>fBmR#rw?~F>)>%X2D+Pji`I@}XG23Hc}K33PHxa`pF zrdN{J8+yWPVI`TqvL^g&|^b2qq`s3IMfyCJ7y6*)EE z4by8@5#xkbr>A_L=!RQOs>s+;ZYb8Siu^cO_v=LSzUY7|axv8n6QZg} zVw@W`rs#fQZpIBNBmLd*en1te(aR0?qpHaA9&TtorHUBOwE9EkU|TojFRvm#&D=0` zV->mmyBju36)_HKb&SfFnr?a@s)`J&tgh;-Rm85W8yerQBF0ax9#W}q<%WdMRb>5p zR}3j?FYR8qVtzS$G45(svlrK!uDJM1ICHRyp%C)u^sJ&347kzV}5=#D~4XQ7vs@Zzp9LM zamCuF_ENH|EB3y(m!a)-{6ba5IJVWnD*YR}D#x*^e5tGc?b=l(zm_X%|5jCue_K7R zl2T6RkE(LNxGTJ!s!D{lt2)}Nig9zR%T+vIx?o^zRXOs|1ryV&O6OZHm~W{n#@nsF zS806OMR}A}WzkU={5!3x)Y#{Oi}S0BaeAv0R*GzL!RyU>+*K~H+FeziEOLSE(W+v6 z-|CH(Q&U{<#Aa0;Odr@srfE&DPB#AXSl$-LN&=ta6w3o zYGOR$>Yo*#Ko_Jot|oguU69+Rn*8D7f<9fUiE)UlqgG0_cfm+M-LJU|CPY+|TMb+= zEvcFqzqopAWvhdpPrqvNV-*)H8D33Bm36_&iPglo$JKQ!p;j)~xTKmKc<+oY>#9kk z7tYweqna2mx%zPB%MEAjJW)*|FFIrQ#cFcsKWFT@t=k=OHqKm`u*Vtu-dB_N+nuq$ zP<091piA58VtnT6)s;F6b-N#`%fOks->=o>?j#+jS#>e4b9L{^lEHc$$Ldm|uO7Eo zb&1Q>c?4A#<3U$Huhffk#@e*%GAPU$D+{X2Ek9>09avqABV8T7GRw&sv!+&;kDZ(` zZC-WpY2%CuE2@j}r>o~zO8@4J!8@xrIySFVQqdbbB!RjVQWuJ%B~pK6G4va3^A--mm^ zzEutBt8g*f|LOM916D3I#Q56PJ1hljdf;AY4f%IT4_u6|A+_fAz|qVaVqEU(CYIgf zdSK0v8d7n156l}^Lm~(Cz=Y{F#CYD-Uo3?(dmw9d4e?0qfyk{jWOif^ceDRuMRksIrRj4V( z9j~rrnNYb0rq!(}m&^3Pz{WM@=VCpO+NP!$ue|z{Wy3osbaAUGpPo6PpYIj_!T`S-jN9%R>)3MZX#vTsfCJ>-O~!)l80(W{qPu5DF6{mhzDXPpyL7uS@i zWlqYSsVT-)ukL2K|F;ur@2e^GCpe+#@tTq_!U>Pg*A(NiSHH77v^Zh?V_l!+geh-p zN?ei?ELIL;9QW#gmfJy2=xFC4wY{BC$H75DT%BO^i-Y{#)ya6G~wHK_ecl%SlJ16lO3dKStk_9b&$kjPR2Ja^S?P_*Kh~9 z_|6ftC+axQ9npK1gE-!IG)`*ibKMaw);Y-f^Ny&n!$BULaMaKB4pQ@wqw!XY$1X?B zO*qJ)t&Zq(%R#oR)%~70$it8?T9-iYf0bnj`+u}maG}>h{+DM z>`TT6Pk)9w4!k|qC-qVtZ=s@%4&1+ZX2uL^oZdJ+O8q(SPM=|S<>Ktw^K zh>DUPJBrvl*c%<`y-9}&0(J!(pdLZ2i0ugIv4GscAK&kO2Sa#M-o2l_)|_Kx_R{N* zwDE^sdmVCZ`#?uN|F||zY~4#m)7$uhQ+w%@g>8J>@xAoz$~K(8HVB z_}AYmblE3u-0J6wL(XpN+Y0^tV;f(yy+UvQ-o}q^snAP@we|e>Dh_$Q{n2X`%08tn z^MndDJFBhFTw0-z65CqyDh|27J!o2mYV+FqzVQ{xD{Jei&sXT^^V|CMQG8tgw%+w% zg~ktR>!U|h=!UAcPP(;1SvR+Jueypu4sl;Qq(W~!+?MM@g`R%8tzYh6p@C!DdhG=j zhdkr{yjO*Op5NAg6;^1;incy2r$WOwv~^lq#UU5D&+S~HW+b?qwj!Oph6`}7LE z_(NO2bW+73U%3|@Q=yIr+xnfuEA;)*?fmth<(hMHJMaIs{E*Y!|F^qbSqbf&{AIcR zOl{}FPs_C`r=9zKP=3gJ?xAm$tLWeDJmS@I9eGJRKeM7-8?J1}xuX1#8{I2smaF{6 zc7AVCxta}c=PzC=*J}^9^PZ>55BbyGzxJIn-wfC7D z%2YqHJ?HQ;CA`qy35&}Px#OKYy9^$6dv}{$M!vGW)5etP_ciUE@l4qvzr3>^E7QOa z+Pmj{Wjf(M?VWu`nbv;O-Z?jx9dgh+r>aaH{^b7-F4Kocba3{-GTnDv2lwn-cF0rj ztaHoYjC62DX_=nt+`(!2Wh%<(;FQd=LoR#fY-Ji--oXhS%hdaV4sL&Dnf|!6gIk|c zcF1?{mdBOp!s-q_sY#g*+}y#<_m^t=hz@SDuT*^>>EHuDlcJP#! zOZD^a4t{ZTsh-`}!H+*(s=R+Xc*LWn+Idt*H{4sQ2T$tg!NW?`^x1S9J7Oxuxngq@&+Y zFV*h)j$V^osz--)^sM%L-upZH`7=uO&d83w_vBJlztEBSb*YY<)X|q6QL5RqI=b|) z5}or(N2ly5(f4ckcXpTP!8bbkurEv0>4T2`{*w~sNqqkIOH}zyM=yV~MEig4=n3me z^uiw<{owKvWggMV)eB0rsd*>&nNgw}PVMCEi6v^%rjuL0SfcSsoqYI{CCX0k7C!c&l ziT)Vg$$KkGH1eTN{y-(__*5q^=vkuWqdWPD)DoRHrITwCOZ3&;PCmCyiEdfe$(>u4 zsQIg%-0Z{>jeEP3zid{bw2wP^%|FH3u)ULC`n_2Fc6IWNKNoA)ubq7Ux5c{cZ~or) zVjbHw!AEQ<*60%w{Moz3>e4E~i#HZ)WxE7Fwz^p7bV=~wSBmvXW`gtP6l+K%_@pVt z`n@8-yT%mjz6%q)`k7*#G$6rGKUS=9gA+XDK0Z%Pg7fbv*3w%N+~US!mE4`+uZ9-u zy+;zff!9#E{W#wK_`pJLTaOK{iT#qcc>e4w~kcdtlb@5Afckl=CY#d_-9 z1lJ@N>x``lE@)q@Nna$m`5DDZ-kso2Pb${@y$POnOtE?%NbpUE7i)F1L>K>Aq>>hi zKH=9Qy>WV?KiyTNe|JdqlrM_(LDxjrZ7Wj09*NG|T%=Ex=%#NJ>GHD^y~#!T;-W;q zu(U{n1}6H-c}4o>nnWi}E7G;KiT>}nBJH|0(Mz8z(vW)+J$z)5zJD~)We*hT`eze; z>~Q|~xI}NhiT^%5(a%;F>AMAqzVwwPmE^AfD$;8$lKkVzMJhZa$+M0v z!n=~>8;&S~TbJa{e-&y@k0gKhYoQVflRWwRLXA5+$ye>Gu;qc+JGtS!`@Ta(;;Ss`Cnk~hvP)b>Y{eAl!>^?5eQ+2afK#<(Q^`dp#% zrzd&F$U@Cuz~_CSP#sn#`Sjt1dVWI^Uw5I7c`wNiRP%YaCOQ9_LjC+jlJ^WORORj@ zPwQK#&3ltP@Z3Tb9Y}JE(n2k0*4Z2K3e~PfXWx=hs3%YF?Bp(mI;=xy|EGPSYPxpz z$TJG{c~)oZ9_FeEfaVB|AF%2JqTzc6Ij2H%cA%@cD=GaesIApsS@{nk4&} z0bmkNNcQ}Tq-8CW-R~Uf%y!A%UnGr4PWGf6>8p%nSENbh1``r{V=qW{ zMk}f6(qwNrQF?b!vTr>~N~ucrzYc~*-jwWBzX$!8WMA=f=-&?|`=4(@v!6`%_|HSl zM<-h!hpwNT?CtM_UZ0cfJ2!+nE#>d83f;3d*~=G&w!fL|OJ;@gK1}w$NulTdlk6v7 z3hntO+1;Mv^Zt_THy;j7`y<(d?+zVtL>C{tH8h}k7r$5+dgYWZ&KMFp;jAuxw=#5X zVi#X~NoY;?F8=4d&}q3{{9Jjcx}=L!BDCS$F5Z|G`d7a$9@s5ZU)jZbI)+{w(!~#* z$)7iL;eHmX8`i}On};^u*Tv;W2J_J_{`9W`RXyLuHG2x=30>H$73k!dUHtUU0u5f& z#VDY)WK|b0-CUrfU+dytZxra#OpW=$s$;_of!;#eH4e za$JFS9q8hz&lafXQC*$+c!BP3(benjE6|6hclCL96sT>7uKujCK-FEl`nsV7TAtO_ zdj}P$nYw!TWd*vhS63f%QGv!@*ws&;U7+tS>&o1|Kzn*v?(a96)^T7f1!)z#;p!0Q;@)mxet;PLJ1fd}$+^W3ifa$mkyFXi9; zF<(cn>*^oB%GcR%b#>im`5N_MSMU2EUmyLat8aZPU#-6F>c7|J>+)ZCUCZ+|;g7C9 zY(YN!;BLNqdcG2yck_`G^6~$5^L@|fYgX%SZZaxgKPB+LAIMiqcmDhEeAVW3^F24^ zYkqMzA6}iW|Mu?Yy9Vbg_2O>cKY;&!MK|BpCtq`}>*n9j$=8o{-P}-|ujJdi`RAN` zU3YIc-;kEC$&YpO*Gc)>`D`~=w#`@T@!kAM%Y2?ky7{6L^Y!e4ZhpI2zBaGu=F)%i zxbAoJs^9Wd`ffL8{*r?#YfIOYjnBoijT_0A2ct{R%Fy^X2fG$>c6-Xls(RD8lXs^2{J(Rwad)a`@5#}(dsBVP?i@8ckm_r8<|v_Acdy%) zqw*8GyY=QAUDK+&Z+SgO_qFTp57y*pQgU~9U6P}<8Qp#VoE&Y>@9rIwbM$vvclR8V zqgLm4_o%0Hl-a+#zk4J{7hKidaZiqh-q798-j<^W8oT?)x*WJ_-CaB+M=S5|?&m9W z^wCKEykCxfe!jbl&g1n= z&Nw4SPi^J(oRp*KUv&4DqjR+8`|eIWEJq*i;r0J7Ti^ZN-LLw>X&$p8TSN2GylX+W?kr7n=8SA|g=ro! zAzS16rTOjWvo)uZ&o?SttB0g}+*jkmkvSyp9!V-rX}>h3nJYJvCds-%0b$3EA}h z)4Z~Ewko%$`QRzp8uDG5OODG{{eRQ^;E~z7{m(SN^;b{bb40q2-_ui%G*9;h-}ls$ zr=Yd5yzNs(&cTT$J_2$o)r2G3~KF;axkjvkDBi#ej_&o2Y`-a6*jZJx7|D=1y{vKLnm z;f0fXsQ#)9e>J*?hTM?hQ=aaj%EkxL-;v>)?(V_fAj4B`?V-Yv8UDDohq9i} zaFgqLsPlvjr(e-St!HHT%8Prb#lj4aJhz9AT$$mOB|Y@}`V8;N?V(-o@OjgF=+log zT-dpX-rkbnd--?E41{5QkvPUxYre`ffHrako75t%;qK$eCz&vfj|(ha9% z`nn&o)W3D6pZGFM=nO;9SOH-;d{oPYp8g+A~n?I7J+wRJA>fKoy^iZZRx;0C^pUm`4 zwOPt|Dbvqio27rfoayD4XX%L9nf|nImcCz{>A!ntY18UVpIMTnS6<6>er}dVZ_4E7 znWYiiGCeFQOV{ko^h<5BboOpu?`c`;wl~vTj?Yqy{h8j|Buo51^ZyrrX8xP_81u2> z?{GcJ6raO#t{Ye+sD08h6 z*DQ1G64x+uEfd!?b8QpXICHHN*F1CW6W2gP zb8QvZSaYov*IaY$71v;MEf&{gb8QyaXmhO=*KBj`7T0idEf?2xb8Q#bcyq1iIXBx} z`^7!L+zZ4#!Q30fJ;K~8#682@JH$Q2+)Kng#oSxOJ;vN?#68E{d&E7++>69L$=sX7 zJ<8mx$nRvEdzZL}nR}VIr?O`%<}4=8Waexp&S>VWCeCc;>?Y1|<}4@9 zbmnX)&UogmC(eB4>?h8E<}4`Agyw80&WPr$D9()L>?qEV<}4}Bl;&(H&Y0$`DbAec z>?zKm<}51Cq~>fY&Zy?BD$cCt>?+Q%<}54DwB~Fp&ba2Ri?^Du>-{(%(IAiCNa+@;u*y}tB7Y7^X$U8A?EF{%(IkursCY%O*~_nXD#ww`R3V6JcF5MG4V`h zp3V4r^UbrGcxE%tZsHlvJj;n^I`eENp7G4Ho_OXn&wk<=&^!x@XF~IAD4r3`v!Zxr zG|!IW8Pcu3?JAxr&9kL=#x&2G;+fMtdx~dJ^DHW!NzJpVct$nPs^Xc|JiCf#So16^ zo@vdqt$4;Y&${B7*F5`*XJGRzES`zYv$1$aHqXl9nb|x$i)U!_EG?d?&9k+5#x~E| z;+fk#dy8jq^DHi&$<4F5ct$tR>f)K*JiCi$c=IeTp6SiAy?Dkq&-&t--#q(^8GxAu zh?#(y4Tu?mnH7kcftekM8G@N5h?#u8HAZdh?#_$O^6wVnN^6H zg_&K58HSlS7^GY~Ti5i=1p8xb=SGb<4@6EiyzGZZsR5i=Dt zTM;uBGiwnu7c+YiGZ-_A5i=Pxo8cTBW>zC+HfDCieJIQ2l9(x(*^-zsnOT#VIhom$m_eCYl$c4G*_4=3 znOT*XS((|Dm|>Y&mY8Xo*_N1bnOT>Zd70Uln1PvDn3#!~*_fD-nOT{bnVH#{n4y_j znpO;znXQQ#o0+x2g_W7Ti5Z-k#fh1mna!#CS(#a#nAw@xotWX7S)Q2bnc1G0@tIj4 zX)2l7pO^ufS)f*Il9>&%S0gHZOJ{Q8GP6T5Lo~BQF;g_NMKNPEvqmvzX@ zre=03W~gSCDrTx?wkl?`2V61dc?p*`0_TirJ-zor>A5h#iaBwZMZfHoF(GgE6}pv6C^o8L^`= zyBe{xF}oYF!=aazAa*)tw*cqAKk=P-b zU6R--ncb4uF_~SH*g2Wqlh{F-U6j~KncbAwQJGzp*jbs~mDpjKT^2dg60_S9J1(>9 z5<4%m`w}}avkMbDF|!*JJ2JB?6FW1rI}v0^7{cC%tfYj(9_XKQx1Vux#XxnielcDrK7Yj(Y2=WBMqVh3z?!D1(DcEe&v zY<9(BXKZ%IVux&Y$zrE$cFWw)%FM1=?3~T+S?r+AE?VrQ&2C!ksLifg?5xf1TI{gR zE?exh&2C%lxXrFx?7YqHTkOEiE?n%y&2C)m$jz=??99#XTYI zOg2Dd1WZ;yWCl!jKx7C^mOx|*OtwH|3{2KQWDZRBKx7b17C~eZOg2Ge6iik@WEMLRJ zn5>G(teEVI$gr3!i^#N?Y>UXan5>J)yqN5Z$iSE^41J>tlZ_D>8IzR}nHiIv5g8hj zr4gALldTaM8 z=`z_ak?}HFFOm5&*)Nd+Gg&Z^3FCR>ERhj2Suv3rGubhbAv0Mrkts9TGLbPeSu_0W zXPfMq$e@`ln#iP?Y?{cZnXH<~teNbZ$gr6#o5-}8Y@5iqnXH@0yqWBq$iSH_oXEtP zY@Eo*nXH`1%$e+*$k3TAoygRgY@Nv1nXH}2+?nj1$l#eQp2*~xY@W#InXI13?3wJI z$ncpgpUCu?Y@f*ZnXI44{F&^Z$N-uwpvVN8Y@o;pnyjG644Ukq$Pk(=p~w`PY@x^) znyjJ79GdK*$RL_5qR1qgY@*00nyjM8EK)gaEi#NI%P2C9Cfg`7jwb6UGLI(vC^C>H z3n?;@CL1X-k|rxDGLt4dDKeBMODQsyCR-^omL_W{GM6TMDKeNQizzahCYvcTnkK6$ zGMgs5DKeZU%PBIQCfg}8o+j%lGM^^VKrG+k!dyAR*`WvSyz#H zHQ85@fi+oJ@(I07HdbV0O;%Q9W=(dM>qBpor4^Z4ldTmQTa&dFnOl>+6&YNU#TA)c zlg$+wU6a)nnO&3J6&YTW}5B_wKSvT2rkzqGk zc9Cf}*>;g}H(7U)c{ka2k%2c^c#(-W*?5tWH(7a+nK#*ak)bzPdXcF&*?N(&H(7g; zxi{H+k-;}veER19HrafU(KlIrk=bXy*-B*iO_pC|`c1Z9Wc*FmUu6DG_Fr@WOcy|O z0!%kRbOcOSKy(I7cR+LqOqW1(3QV^^bPP<_Ky(gF_ds+IOcz0P5==KibQDZiL39>O zcR_R*OqW4)8cerAbR10AL3AEW_d#?ZOcz3QB1|_zbRcSLkZOqYan1%L10X`*9dx+WU7?mW{y5gimS`{FdwNip3N z(NQs7713ES-4)ScFd5}hH_9TFWP(0XHrmg!=NPL}CriH?@(YKhL4>2B$^iVIAa zOLV$Sw@Y-qOxH_vzD)N^bihm(OmxE7%bg-RVx}u5I%B3gCOTxMOC~yHrduXDW~OT< zI%lSPCOT-QizYg0rkf@@YNo3uI%}r8#yR`~(`6H#Hq&hr9XHc;6P-8HeG?rx(}feA zIMa<29XZpL6P-EJof928)1?!gI@7Ha9Xr#t6P-KLy%QZg)5Q~=Jk!k+9X-?46P-QN z-4h)?)8!MLKGW?J9Y53c6P-WP{SzHP(*+crK+_Er9YNC-6rDlS9TXix(bd=t-jE zYPznX^J==Uq62HXu%Z)dy0M}oYr3*{^LRZMoFqE5rb{b2wWeDuI<}^3D>}EPdn-D) zri&{&xu%;dI=ZH-D>}QTyDK`prpqfjy{6kMI=Hdliu;~KRtL|eOrJ^Hj zy27F}Y`VjuLu|UlqEl?T#iCrWINZPV2joo&ku$wNs=(L+|yXd%^uDj^Go9?^lz?&|-=){|Dyy(cAuDs~Xo9?{m z(3>v3=+v8Tz3AARuD$5oo9?~n;F~VK=;WJjK3=50rmHVH`=+}uI{c=~PadhS>Gq3` zzv=pm&cEsY3kHB;0SG35VFL(8fMEp)W`JP_2!?=R2?(ZuVG9VxfME^5{kqt&2LywF zdD8KMNnqFnf>B^t1%g>%*ad=NKz`?V!89;z1Hm{jtOLP3Fzf@tKrk!>!9*}@1i?r! ztOUVKFzf`uP%tb7!BjA81;JP_tOdbbFzf}vU~qQk@q)?V)t!&$d~>m3H3(*dVK_Jm+i7#4+KQW!RcU{n}Zg0!*m>7nQAs88kl_8iJhMgf88iu7Im>PzyAs8EmwIP@rhP@#e9EQaqm>h=9As8Ko z)ghQ2hTS0;9){&1m>!1hAs8Qq^&yxahW#NJAch4Zm>`A?A{Zft6(X1+h8-dpB8DX* zm?DNP!aSj$VT}mph+&Ti28m&j2quYPlL$tMVU-AGiD8!rhKXUB2&Rc)n+V2=(g+F)SFtgfVOw!H6-e7{QD& z>=?n2F)SIulrd}>!I&|u8Nr+}>>0tJF)SLvq%mw7!Kg8;8o{hF>>BpNm(ct@Mlfv* z+eR>M4C_WPZw&iJFmMbDM=)^=8;8BxC5DwFm^p@>BN#e{r9+_m62sOJj2*+;(W>VC z4SPp0cnph2FnJ7{M=*K}t4A<<47*1#d<@G+FntW$M=*X2>qjtuJo>kz)u&f~!vYda zAadeI3r3K6a2L!V!wwP*A;S_9Od-P-5{x0k8WPMQ!yXb0BEuq*@9S^aM1oOdSVe+a zWY|S`5c(UIkzg7bwvk{Q8P<_t9vSwLU?3S5l3*ekHj-c@8CH^DCK+~;U?>@ul3*$s zwvu2h8P<|uF2Q3uN-&rVi%Bq<44VlaQ-8y163iyUZW0V9!*XJNeW_tP3C5FQJqhNM zVLu55lwm;$CX``A2}YD*MG0nu<$HQJ(+ztrH7qc}1T$@dL)Gb}N|6f@mS0 zGb}Q}Br|L>@+X%WRvCMr%M80rl|`2smYHCh8Mc{VoEg@cV4fNFnP8w97Mft988(_= zq#0J4V5S*%nqa8WH*YGKYKE;Q7;A>LCYWo6y~g$aGQ(mMOg6)26O1;)Y7@*h!)_A{ zH^XuhOgF=J6O1>*dK1hy!+sMCIKzSyOgO`a6O1^+iWAH@!;TXSIm40@OgY1r6O1{- zniI@9!=4iiI>Vxa<9V53)9JRR0}QK9FzXDvPB82Y%T6%u4BJk_+6*wPJHfm&>^s50 zGb}v8#4~I>!N@bLJi*K}>^#BHGb}y9)T961gdY3=!`c(fJ;UA;3_io+6HGqC<`axQ z!|D^vKEv)43_rv26HGtD_7jXh!}=4%XxNB?k!V_9EQ% zfriB>n2d(aC>V`~)hL*ahTSL_j)vtZn2v_+C>W21^(dH+hW#iQkcI^*n2?4IDHxH4 z6)BjJh8-ywl7=NIn39GqDHxN6H7S^rhCL}5l!iqqn3RT1DHxT8RVkR2hFvKbmWE|1 zn3jfZDHxZAbt#yahJ7g*n1+QZn3#r*DHxfCl_{8+hMg%Gnuet*n3{&IDHxlEwJDgJ zhP^2moQB0In4E^qDHxrG)hU>rhTSO`o`&Tqn4X61376z@!}=7=Pk;U0VS)i_SfGLl zYS^HH5o%bWf*ESqp@Jc5SfYX{$~pQlIBAy~)~H~P8uqAQkQx@LV3Ha(sbG{ER;gf? z8g{8*m>QO;V451XsbHKM)~R5g8uqDRpc)pcV4@l}s$irVR;pm88g{B+s2Y~4V5<7g zUk?V1RWJMOV8C4U-i-$X2CKWxKNv7secek314gT1wFb;qZ>u>NFkB7GHDJ2ByyRfO zc=es#4hGCuFKl@*V89v{Y`}!&=lM^-h&8O(fEjDpu>nKYuw(+PE|C3d61q7`BFG8!&AR+csd_8rE&Vyfy6GfPrgRxB(N_ zuyF%Mu3_Z{%v{6H4H&xQ3J(NKUBlK57`ukG8!&g_ejNxHyoSXaFnJA|H(>M{R&T)U zHSFGi;cHmF0n^v8eFMg?Vf_ZoUngF^Kbo$&!mxk?Ca_@x2aI6D3J#dTh8-L*gbhnL zU|>Ctp-)Sj+*F*|3>oz!jDL{P@3O_~1&zZjOmJR2r6ZtgovyZ0Gpq z=1QNn8eH}2c4GTLC|Dn>bv7^%218&-F~>^AJ~fZ=Ue-T~9wu)PDuw_$w;%x}N_#qZIs{7SsvEX?z*sk|^?;a?Qu-XG=yJ5En40pqF518(T?H(}R z4eLE%z8m&?z<@U__<#v-*zf@(-mu~WX1rm?2Ml?`k`I{jhAkg3<_&8;V9qH}uIVb=!?d&9C1nD&NkA299>>po!K8}@y`z&9-XfQfI|_yHr| zu<`?DK6&^(F<|&rhNT}c^$lA;VC);#e!$!}?EQejZ&>^Rli#rU14h4L^#{y;!|o3l z{)XirF#QeNKVbYD)_=hK_wLJnjTbgvWn2J(6Tr9u0!M&x1q99j;|>TM0>&i}I0cMb zAaD#A*FfMLFz$iCL10`2fs??v2?9rfaTNs40^=?S90tZ^5I7Bt+aPcp7}r7IJTUHq zz=2>~2!Rv9xDf(Jf^j7T&IIF52pkH=r4Tq3j9VdaEEv~9;9M~7g}}jJTnvGe!MGU$ zM+5f@{{G-W#@!G&9E{5$a5@;bL*RHYu7|++VB8OZ1H!l<0w;uVLj;ZpoE64h5jZT2%OY@E7`H{> zxG=7ZzJ&fBUaC{ioN8tSM%C~=r%kr-_E|9

    L?5;#tb>m+cV823rwKrt?qz=>kqD1jrzxKaXVigBj|4i)2437jg% ztr9p^jB6!ut{C@9;9xN>mcYqk+$@2k#kg7mXNz&S1P&MDatWL+#_bX~UX1G{aK0G# zOW=SpE||ax!yal^;D~_}wJUJO7 zO%ph3$XV6F6*)%O-Hz7`IK}xG}DqzKM09;Mg&)oxr(c+&h7T$GCV1v-0;=@aGQ=Hm;t)*<;*2fy2kRd;+JB zar*?0ALIH7oIk!PN6gZfSiz#q288=hl zXfm#*z}aNnO@YJ7xSRr~lW{u*jwj=K3Y<^I{S-K$j0-AoLK!zy;D|D=sK6Oz+);r; z%DAKgr<8F^1&%4>nhKm##yu4{sEms$a8emJRp6*HuByOUW!zPP!-}c;mx0sDxUB-m zm2q7K&MV`-3LIF*g%volj2kO(WEodh;LI}atiYjVTv~xs3y#Fjz_DdqTY+=SxVHia zmvM0gPAv&*=<0*9Azc?C`{_vW_w5LrV}AVe9f5<)dtTcSILUm;{2hU# z%qw5q5je}-=H4BF!_4x*4}y;CM5xx4`*k+;4#c&bZ*BU<3c&lb;8UIOB?ovo>98+;M?J&bZ_Pr<`%i z1&%r6nhTtB#yuA}=!}alaMBq!U9|q~TH~qjjQIx)7UnYzxV#9ffLZU0Ru;% zaRmm>K;sS!9D>Fr7&rxuTQG188rNXp95n91z(HtSgn^ULxCsMCp>Y)k&O+lZ3>=2W zWf(XOjoUDA92(bQ;5;<$!@z-PT!?`a(YO%t14pBAH3rT`<8BNbj>hE}tD6lmZpXm!Xk3qh^U=5;0|%sW zK?Y7pZ88{}5YciJS4dMH|HE>WG7iHk2G;Yek zQE6P2fwR)MD+7n6aajgVOXIc-9GAv*88|PE`!aHd4lyoF&eKDT8#8cZ8dqlE%rx%I zz@ceent@Z(xHSXErg3cs&Q0Uq3>=)s#Ths`jhi!YbQ)J@;OsQ+&cNYmT%Li`)3`kY z$ER_92F_0x_4qh&fEpKQ-~=^p(7+LDT%mz8)VMn1`oTJ7) z8aPOei!^YO8aHX+C^fFqz*%bCrGdlLxJ(15sd1YIj#J}04VmDS3Jfm7AERRhPWajgcf$5$T&j#lGp4VUX_yy9SO|<9ZF8ug3ivIADznHdfqly>Y_^j#%T04Vlc>4A2?@?dp2;;dex)v2Toe!rVSjm##I|QYq>tZA2@7{%QkS@8nKeChjN5X(aqR}qUE|&j z9K6QG8#sB5n>TRu8dq=N>^1J*z~O6LzJb%%xP1f1uW|hb&R@SZY*S1-<_6;e4xGTo z4IDUvjVm~C1{-&9;1D)0;lL?u+`@rl*tmuR=df`P2M%K6A`YCy#!VbJis{F^7dVTJ zyEt$d8<%n5G&XMIz;SF`$ARjk&?Nodd_SaXkml zXXAbj9MHxE9XO$l8#-`A8&`DTj5hA*z#(m1(t%UjxTOQfv~f)b&S~SG4jj}z>z%g) zC$(`?2aamvst%mh#$6patc}Y$p8k>7-T&>tacx}Jf%Dq9uLB3RabX8eY~#ib9NET| z9XPX%J3DY_8<%$A)OPNKw*tquacu|AZMSH6D{ycd7kA*~Hg4{~(QRDafwSAVy90+e z`>Hnsr?+u?2aa#!`VO4m?z8;OIIj0l;{uO^=MOb*@W2snT;YK;+_=L7hq!Tx2TpP0 z77rZb#x))|$BlbDaF81pdEg{BZt}oUZd~Pov)s7L1Bbb{KlVo8H20dD-UuA$9(%w$ya zxYz?HyK%Dzj&|c}51j4B-5xmHjmtf7x*NB9;CMH#_rUpX-0y({-nif+=cl2@4Ien- zjVnHI#v6Bh;E*>i`M@b}-132A-UriP3!L-DJs&vejf*~T(i=B@;HWpQ`oLLl-1ULO z-ni@or@dD{u`zJm8`pi{y!XIC8>3?nK5y@hu|K!Ue`Rcp4^`zi&fFL?ORM}`(~U9W z>?&XV^M>emUX{CV-4I>+RC&KQ#9{sUxak|>qk&a^`pFG3?W!tYar=h2{n{!gUA-aB z9a`l*y*I>JbyZ%KxgmbJvC8+irsQ^8mH*vrLyQ_;VztfICp*gHMz>AS?gotj4B^} z*7_JVw+epE`nYsal}G;aYP4Tg<~{%FRlarOxCN>Z+n&dob_s)@l};iI_lNf{#}*d`(<5B z__4~5ZCe*t|61i<>()ib->cko=DPUiuPU#7YF$h{Smis0t&3}$RJ-TkbC|YR}4A7n4q|_TaPD#g#3qeb!OyqV<{8-tx=Z__S@cM{Zji&vmNCr?fUMOs@8U z8EfOX)M_t&YHhrhQSBRst&I`c)owd@ZR8YG^Lp3Do}y|$lC?HwmRCE@S{qmOuJ)d0 zYopZ#)t>T;w$+jPVYMF} zv^qZCTJ5ynt7F)Is=YO1b+p}C?K{p~9UH!>cDtslW617mZ~SRhH2jkY*LdHpt0J>mji0@0ReW@8jeDH4DjH9$@z(TJaq=lO zzJ;>p{8lw^!&k+5t!upG$CdFzyBhlbE91cg{{HHf(V^Z7Nd|6xVk*SE&a zKUxuITw3GFt5(GP%WGUPWkr+?;^Q7)5uaRJdSMDm8m$B;*BeAde4@yDndFMN4Pi|Zulg8G#>hk50I;qD0lr4{yQ)~Q0%JQg~RpWLom&XV5_^|miw>Xjc}`sx(|6W*(}AVY_1hW`_;zW`-(BNx-&-0Pztp&H>C#xT zx5j^uUmDqe)cC%Kmd1+xeBSz{k$ZTppTBfztZZ8AHpTq!V{1Jvng4!5tyBMxkN>|~ zFZp{(ENNNmg0GiE=9#r#|IU(_-?r9gzp^B{b*lAyW0%DA&b99Iz>?^gQp^5kNsLRc z^}tJ(M5~^){z6OQsk~ZWowOv5Ev)soEtbT+rL`XN=PU77uUhZk`AXFPyB2=yE3xas zTK~B4mAIl`t*b}B5+7bx>!0p@C3;ozzpGw}Raf)h`@Rz0hw$+Quf)q$wahDCiBs!q zeccJK#Dh20`kUVu#~-)VdeDx=asBXGZ-0Gpd~#2%2h3j_XFpi$EiWvNWslbSqPrJI z!V|TA_xi>0%rmvFxM*=4@nWslG4D^_2fC zihs?kb?c3b;{HXoerC?1_<3oqn?JWGE?HIUdxld|UR&!wu3Z#~8*5#2{-PN9X05;K zxhVF%TkHO97sX{C)cT#H`M52$F8p<2bo`8e=aYr;(2iOszPd1e_^Q?~&RiJh?W*;0 zPcMx5Kh}Equ!V8*ueJW=>V?txTdl7=cVT?=XRSA9E{x27YF*TNVLW|Ao#!`Q$b7uc zZGK)57c{T)$Sn(E?um6iux3FtKc&t?r!9!U`GO3*w{Bb$%pmL3B&0^KYjwhzHW^eB}`fVn>fU`0ewfXI`DNKAayTRp;?5=f^iC zbv}CX{K)H7=laLy$CKyQ@qU=kIlj(Cm(P#fi|ah2jE}#x&Mi{r$Ii>^e9LL`BXdxl zKmTW5JaBEDOTL>ITW_fI^iA_3skY9?FPj&)HP*Rd!n}CnmO5{FXkN6sqt3bY^WxeO zbsl@^yjXl+oewLX7e_o?=RwKyI7ilbtj_l&%#E8@ z)p^GWb7R%oI_LjyP8`0m&M)qm6XkF6{ds*(Jo0WGeeF5%-urc){lc6$X-l1tx_eIa z{gl^r{hWAqd!1KZI48D#S?5!8=S0iz>Rj7?PW1nw&aWRkC!YVM&TaS3jxBrZeCubk z+ zkLgi5z23{em>$>9uJ=E0OplTC>+vE@kA;hQoi9$0Ez9ct-rdvV&sFt4`G)E7uXXkA zchU4H*jVoubEik;oAvNKr^j9I*1Jvf=`sF&zAt;Hg+H$M%b!h)?Vr^9>-E!O|L67Y zG<#Z{@nyZQeP&wp{I=dx@0b>Sch~#d!PBDdXa4)Yr^RD?>ODAXT1@?&zu$UVtoy6p zJDX06PygZb|2#GJ9ns){Tc*ZwM>Y7xHB+Nw^9IhjQzQSx2A@1?YFzYx4L3#?x&Yd@yxtOz+U(oK{m~Rbqo151SgBx-@w9t|{?lYJv|4gTn_$#G}@1|Rd)NpWcsahlufaV&e>rwP z)Bq>v<@n{X20u6F<=FQGukYEHn#^eMr_ElDrgIwH?3YQ=bOB$_)=AOil?GqoNpa-z20t=wQXIaz!LN*( z6bIKf_={U6#r_QqKK9B<@#h;2&g?ZQetU;I1ySc#+wwe?_eAM9ihfRuawl#R$ zu8FbzKMg+Y{fRu+H#lke#Mu0GgU_EhG2YnKz&>eW_{Rp1sh=22{@dVJFP#{(_ceG| z(ZrbeM}v<~o*2*VZ*cm_6XVgt8hy!M6JmIiMi2XPLewAK=y7jNh{4A-`qhOKqF;+f zfAi9Ws5qt3N8LLivRgH}^Uw*AbY>&@qzTcgZKJF6Cd5%48$Ghag!nzN(Q}(mh_Aae z`n|p5s1Yvg_!wH!=!XW6kG>U+ zo^tN^h~AA}pE*7f&TsUNGsnjXeHy*L$@uuaU!z<7G%o&gS)(&P9vADcX!QB3$HnwP zjlO=$xEOhDqwjlsTr}Lk*KyOh=vUL|WtWeOoQ6ifUp6kzyt&c4yN!!~Zfo?Br;Up* z?rikG{uvwV?&kA-J2ocX-{^DR8yj~&+~}*8jEyTFZ)C1FHuNN4-veW#^|OthTr)QQ zdZE!P`i+gPV;a3F#>V0ajs7ZOY>b-R=s!*v8#hdE^l|?i6J@g--FC;AXfvPB|N5Bt zV^O2a=Z%T?mo~cp^J8MhO1}QP#>Cxj^c~lYiT>*w{rLG~BIR{nf6p<|*yHw zeWMev933@3HS&8kI^x$x7j+*U$N$#of43SP|M{cQmmW4cX6|qFHM?GlTMxU@b(>#` zvL-ir*s_=6Skq@(B zU|j{CzBL=_HB{h*W3%CT69r!1FdH`eDe&&B*`RH%z{feW0a_{WpOo2P#}xQBYBn4W zQQ*hG*^u8(f#1AmL#GZ3v~!vbZk-kA@M;#E?y5lNE3;rytODKk&w{Q!73jHg7P$9S zVClkH@W%iJmeJ0Ff&>MYi=PD%$qFnVF$)}qD6oRxEI631z={=Tfq6JlJPU%9#K$w? zorZXBCagD*-p-kjnnURp&4ikx6j*lbOt?BmfnLLB!ju99mg+qdA|@%&J#;3BrYg{- z!A#gTLxHkVGhyf)1xi280Ph6~6y2Ty7Zxe-%dr`dzf3{DZ!rUcS1R!JtQqjn8U;Sf znE?woDDXkb42a&Mz*|u>z;1^EuLRD3O}iENr}qpyJ)_qm`7nVEt4`siwqB@P`t6~Y=Qv3J+0aJR7%+qawwIlfA4 zUVSQ54NziD$EmQhr4l_}Oo48}l<&nU@B)>Zj6t0pM%%9_d0vQSCC2R|7OO;ghEs!fKdSxOu= zXfj-ztHi;bCqr_P5<3P=hF6P~*tp7M&@We_yL2*0S1Ix3(@8LXtrE}uH3`aWRMOwg zn*{T=C~?Y?N%Vb+60-{?(Ym6<*z8H*gGxG&KM6J;P-3aJlOXU2rEfS1_8eE@nbMP> z^&d)H`)MK^IIF~hI}@SZc_pTtmk()~VHiG0kO1zdz@%NRu zEt>QnQ@*Vz{WB$|*O&;cUsAt0O@uvfDBY_G5cpn+UoKC8&7YKbao+^+`9|Yl#ROO> zR$>0+2~g8sh4GpRFi)n!Rs$zM8CMmS>M#Mud#Lbn(+ME;QsKVx6F^r^g)_g8hgTI< znEr4)Bv(~oyEEhIT$l7n0Z5`%xN1-V4C|&sUFQP0)>DO@0tz6!uL>(yDS!Y^TBbK3j3(?A^vw2))n=EH##Dh&KO1}dIb;n#a(=$w!W_n#UAht5-Zwov$G6-LY(0~yy;=r(E$ z?7ykPvqQ%~**la^>=+n)Uxht_$H2}aeqqv5Q#8c*kqhVr%5 zSdcLq2Gmny`yQiVX+t$iU^F~#qDHJU8hrfJsB;?)SpjNn{%#a(YpKQ;*GIv}AT_Q! zGz#RP#zAXFfhkmtRi}*tY^TPH`cWY2pvFmwqadV{8as3v1?EUKikgjrz0qpiQE3!> z?WV>|yHOC-OO5rPj08V&<*Kpo zx?JctT8-{Aa-lF^jr)wbaJWE?*-5$ZaiW?&Pvk=5DP%7o7Y0mM)9=vd!sJFn56ghLzLc$#etcSJYq`W`IRiG}zD806VK|aOpKYoU5t9r>pev zsE!8xbb9z!UxVrhJ(Ouo`Bl(EgQgl3Khgp7*I?Lo9Yi6E)auwVM90fdoxeQwhD|U4c2|DgxnDt z>~l~Fd84R2Qa{+Px|xnZ#U8MXKQ44D2xgE3n& zVB~8JW{%8&;qR!uVlrUB2Mw;SkpUe)Yw+mHbZGHSgLg35p%4UV~Laq!7B*x;c>^PDu8Ra%QPQ`5j)R*UNc(;%sW77sh7L8r=E zynb;g_*T>6t7Su>Yz-|sD2KwwT3W2!ZYW%@tEKOChXOXxVw*cdU{PZ&{qD>V7}=EU z=L~^C{#w*_9Rlr|YjIq)Ay7L|i*ui+f+SdrtM{bB9j3)y1*xzvM2pA!q{95RTD;sK z6?EZRy#FBudPHdP&CwL_?@aZXkpgaAwdj(Z0uQ6L^!orQu)muYYf4jKPERd1{%bH~ z_t9dD#e<rWKL9lv^7W1bJ0_`|0j*TA#?I#d@2SJ(16#hLCZcib-(}}Qlx)w*zPXx^@ zEsjh}gtl|Fm=l}`ZVR+%a886v3$>`Zk^l>rXi>2u0aBK0ahN&*d{=5QH9UdNk7+Tn zYy$kgPK*8S#ly&r)b5+(A!3UbyX3}$+jcF6MaRRRJGChHj)&=cwAk#$KNgPPAJw9)(Lfk*LW^HM#zD0|wD{s!9Najg#XB?OVBVivJf9o~ zeJ*J6Nb@+Ta9NAnrEzfKsuoxLH2?~4XmQr!0np_Z)o=I!klm&B3mE_h?rSm0V*nT) zX)*R@e`xVkiy>?K!#~fp*u>BumcOL&*{MGac%w!8O8ueizckJs^@EciXxwe@2O~aH zetG?9Tx)Sd_kQq1q{G>@`@sT<4oAG{3o#Bl9CDy9NS$;TUDy}4x#%!(U|&da*J1Uh zeW7A09om2EL+4_3_~cX{(3aETnYn$SenlN_8PW$XR@ULnR()VpH67|@eZa4V4hLN7 z4L57)Fl2de7*|(^HI==gMFSm5+VzIpjdXagbZ;o|(cz)ny&%9(hf6o~f*Z|r^#3(` zL0$_TCPelEpH`H_=}emy|mLx(FxJ>W(!s{fhpVC<{I zUJJTIl>s_zn%*6D57eQ9ygT$x)ZumK?(jZIha0bSgJ~%`%v;e7e240=kGdP2O4p%J zcsCfFsY7wuZeW+K!}E7zVV+Wl%QwYBbBzu)BVysSPKOauv5;)kVWsM^@Xbu^_&f%t z=jw3Ro)~B}T1Vf@#=!nDRE|C|&|{nq>o$miC*yVa_I)&%Ch2hhk!UDAMTZloN5j%- zl>eY;XgQPgnnlC0**bhBj)vazbhzhi6g*x)coQXN)gQ80744sW|e zL7kOU|EpbL(`p?KU)dE}ucQ9fbcK@}bof2IEA-f`!^35}!tJd(EVvg5LwD#fYI7vK z+oi*@xshP{U58hqBEeyw4(C;mgoy`qIPjk?Q0_4G^Y2|?-cjn`f-X?=1hqq-F0kU1 z4hJ{r0!_~7u>Ob6u<@J@A06oo0q1qNVtQxTev#q_b%vlTygr>_&oxRf?hNdv4i}&8 z1i#+!(h_OQ2%9+lJD zgMWEFof~KmODpQ}s$Y93Uqz1vqV|wqO^@<3;qZ|*sh`gehtyhnoSzmBSL*1oOK>=J zsISK_PT{bvp&nOX4ujfF^w|5iFqqO*kB+J^_~xg_E$zZ!NPr&Wy~5yP3q88sX$K*# z^tf|FJ6Ij8$0Tz*CB~bU?}WP*3Q;#b{Lts)C+4T&8Ckj12x!D@R)OsAdwlyr&>al^LHGIA|RG1T6%0J3p+z#YFeGo(3mLGUp>hCB;|5hp0WU4d};lpY6+4Fsn%dVJP15W1YxqpofsO#X}7_gzc) z^MW3yA8ZL_E>k~DX$jr0QvC+Dgz4Ay7}T^ST)3&n!(UrKncI4dI@JPV?^6HGX#tb( z(>O|P0jD48@kPrP;POO|8iy9p{+S-d7n(!vKh!@>(yY-hlb2hCuM)PRS! zG=s+u2JA4h8B}vJ;K}G_5ba{XF5b;xl$!z1{NoSXJq#HAyFWZCWx&4*{Gn1A19t1< z4;{-H@O*uL&{ZJ$y&tTqMDk%jxKhP{vD5s(vAO~OOz?w%8U~E=^Mm+W20Z=U7bey* zVCU1mu(O^4kI(ak`wa~A_e6ccqp<-GwDN^kJ_ckmUr6vZ;LeLpp}^mO0n3`g<^Th( z%WewSS{Sf?o2Fpb%7BYKn?n6y16Kaq2O^n)_Md$qyR`w`3_dV3)PSQq`oQkC2K-XN z2X2NLF#BN>5O*-(ldVmlR!0NIk7@$#Ivem}OcO|oq;l100;8i0xc^0CSQcZz7JD1R zp>76THNG+2>0!WXeH(+Qw*du)$=&l(qHYKn}IPzCN7K zHDK$G_2K>~DtCqY@Gj4QWggZ8`>_TzZLJ4o3JmyYWId=gf%-M39{5c%;4bfa0EGsu z`Jyg#nrgstzt@GH(+&8#pe`iLG+^&Obs>GW0r%Cf3!1qGtoyzWjF@l0@rUccxFXV< zS_h^sGGNbyIxu$$jWgdmuy~mPy}#FnmA@Hq)E~8B{YnEqoLd{VtTte$A+=%WS_7^P ztPQ`fH=w6uZP>rjfLRx6!J*AG&X&}IBU=sFJgXKQ+it+=A+_N6P6PhyUJFj_Hein% zHQ~hX)Gn)Q!f`ZUSzS#yw%>q?4mIJ(K^k}EYQmwz2K2pO1NI#?(ElT=0lyzN;L{N` zV8=;n*Qgq>2=gqZds`iHt{Ld}$*Y6vh5_}3)gkR~YWKM65P#c%jeV*^_q#OizEp#V`v$ymq8i8_ z()gWS4VpeSV8P&OP~)iq?=-IlrJoxxP+AQnFQ|NfR)se&4R~*1Rk-uofUSmAg>!Ey zoK>a&KSla3RblN18jn}2z?@IiKP#%hm@fvrsj33m->9BpRbYU~h$FqKK!lwUFWjyS z&7?-Gx1lmraWJCRR2l4LMm*8EGCX%OVx`KJ;ev}1hd!|sRbyh@N? z%80$YRf2RcBd(}f38Kpy@%_t+(7e16!>}S$tZ2k36Dq>zN=CfZw<6rAV#Fp5D*{%d zd_Giwh2BOya-;&})HGtL=@npLZ6o$itN^X+l0Cl)P_@1h-+V6*pBosFoh}cT8yRuT zyz;QMi4o5YDG!BBseG-3~TnP9{T$4Wu=AS0fdQ3_ZxwR=)2a7Zy?M6*(GI@O4I;!-eUs1XmH@q_{CMiejb zgxbT5bePT)o@5$PALI!evW&Q0<_QXg5no^QfL1Ca`YiK+FKQ#EW_!>%Nh2-|^?+Qx z5pQ~UKwF~`E8KJkso97zYuw>*ju8uV?l3x+^6B6X?M4~tcO2b8l4r!`_uc5d*of(y z-M}=~h|5N}L2!W)uXlBW595vKRn3i_??&wS%oQ>w8!=~>D>Rs5#BKSmaA&HK{tlZf z%$sh+8g*Qu+e{<&c;f=Dvnjv*E^ug$k$#WT1$6Uh9Q1bq-vu;I8@s@RA|v+sNxQ#;Ie0>fG({mzLK zG+s~j403|&8;saN<^8zfcuAN9Bp!d@kfj} zC&vMr9W&zLNC&uj+=wr$IDq-25i38nhuVM8yxD0F$4?t^*cf|AJ8Q(*-R;5iPa__v zWe=PFGUC%$Qs{QUh-LOk;oU`=7Zas)9@~gX{iM+1Dz!&LDO|i}#4R5rpuAzkYeyvD z^|ul2rb}SsEgIK}5{SHGr0>Th@Z_!$mEY|k@4gY|{$U3-9vX4qTszqF$cXn-?V!gK z8gGGi@Zu?r7Y94Ye@^4!ycoP+7*VxY3_D&@`7*`O^)=NW#Bl$O5&w1-gZ>?j!)qe& zd{6zbQUuFBP`%V52>fKk!C@je_1TE|ULqLqmFyk-&R%{q;b<9V$w>;%j z>mv)VXu<;g!2YOY!UKIju-GaleEutj6r~YMwYnt#_ z%D?PMEff7cqkma?9TPTL^p3r#Yr;78jt#GGqVK=nveykvxKH_(Wi>M4%TgpaHevO3 zZ`g1j6GnD?!(KEsq2a-6mhNZ5mAS9k6Mqw4toE7>4ltqJ?pN$?a})aXe8mQ|G-2;I zFWHqq6ONqplEns@aBZWP?2lj*UOM`Mg) zMRhUZoQhA`{zwz<+4_X}N15ND;!%k5@DsQZ|`>~6yT2OhBj zJ*i#;9{*LlPwzMzxv;RZp*`M0u^aG|JU_#fS57_-U6V`Klz#`*K z*k;Lnwmrdw{aW8=-h-(8*Y2_WBoj_j-(xS5P57JFJ=Q(Ngt-1L+nq}7)#)y)G1P?5 zAKqc3(@ZECb%#AkH(^EZJFLqvYQH_V*@jFLw(WJBmCiC@&$qXjBHM&RCf{Ng6ect_ zzQvlWsK1W=&8DkOxOmXt?5)Oxn?--KSe*$E&AZ7q>Z#m;H<`Q9g!j(hU_(tN`u{aI z*ikd}liLkeYlMmR@2@jct_iD!U1yg^ny}IBYs`PN30oSkv4T9xzv4A^cMSE*)~hUd ztO@%>Uu9FqnQ+kaE9`NB2{XoCVXY@nyVD<`nKsdcBlcfrk0+UMZ2!xQ6`HW{<0V!& z#e}n_Ut;&Bny|?45^FKtgv!J%xJI91O*#&ld zt_gp?a-Nl+&&T6=mb8GzL8bCC%TulMWD3qV}0^mPM_mdDGx5o4JPi=mW`9>N)Q)3pj1UZGnf`kTWJ+e*O?!c$U_I%tP$_Ihv2I zhnUk}CLF%vAd{b``QPp!8+O5joo^jri!ahTWH`XiUov5x3I~||70P$Ze%Ab|3BPpR z&yud0@WIo4Z2EOt-^T1?2XC0@@2>1)uWy=gDI%+W%Y+l?CyYAZrh32M%QSareofuW zmfkgCSkt}i%spD4PX5k5-Zx?C!N0Rw4^8;N?swMt5zW&DdzkVu^>ff3HvfqUS6tl9 z4m~yD_^jRR=`#~%y6 z^o@YeMt$?X2;8s_)qCtjhzLWojFNHdSYatMUa7N=Eh%lr zb^F({Ena3E*?%oNT!!>Nu3;C-nz7OJHSAtFGk)`3!`_rPPkKaULsKthX8atX{$T)i7g& z_A6LYO*4MD^BYUAWyYhX-=E8_a!zpWA{^w z*#ciPR!>>X=KGoPkz_HO=WoUhMT^*+W@gj`FJdzT%ouWMA)D6ROy2`7WQ8rvc*cDp z8{d-hTUEsJ1I_gRkBeAtD{A*U3z#9uj1P?qm@?RmYbq{a8FDjbZk^APnHif$&u9I? zj31xPW8GStaZmm{)-lA4=GyaENT?ax?3>G)x1s*-HHU0PGXbd%vku> zL^f<7jh|r?SyViYGv|q{X#%BNK7qL>nsG>*3G5lM`pxm|#2_=C*N$huB~d-gj%Op2 zsU8~(SlnPUzU*AUf>LN)J{rf$q|*2uHIDs5boL&{jt-&r-#wNs9BRglo@1FN%}nQ~ z^I23n&6kP!tZoL4`-b`KD>2~6820BdGv13I!+y&&)8DPmWBTD{Y&ScPbj9h%srS*-?cV#j??CmeP#tmyBYmDr%?JqgX37<$rA?lWEMjLp73JA|{m{ z$(Cu&SZZA^%hs83Z$vH&(NjI|k6^9_GnN}Mf?X!=uQGxyF;ctj$YJRwYVU42tfiUC z`L~&ga?E(CoS7XbHi|T{!VzXPjW)90ximlb7+Cd@W~}*E&mIsJjr45wC^H^T(6P+X zW-L2L%L4MuIOv>)eIRa@Y1r;DRQ?b(Gv%AHt6IfE#+q^7Iwcd2Gvnj?3U+|lysCob z7SMXqEt`dor}0>j#Y7Xx-ofE)FLA)9OlFv9rq8dLtkopykCb8T9WiiW2HQB9#@(fK zmR4xSBkt*}?i4e+hNrPx#AxGCHhZcWXKWe5Vy2n#+S63#Je~TxRw~<1Oz4xsG&9V& ztZ*>%nMvdESTeguY#>Tzvu9DewM=4NW}9(U#vmr1L+j46M7D+4@J0d~Jl9Nr|1W`6 zm}kb{I>oaS#QV7enQlI{&#pMuaDf@)UJYPZiF4}@U}KA@UE}(*mJ7{TdS*X%kJ$Ni zUskxtjCuBb87wyAK6xMZnD{ZfH=DM^jDD+ovDQl|pF2I-W8$KUJ=v6HX1pBLg9R@) zqkDdLc9%$hd5Des&5YWAW0~IyT5p@gvP;A}gJPI*CH4EfXjWqt&HKNi*b$<^If@Ng zP2(xFD|1_8#@m`mww_peLl+jkmgd>R&g?ZYyIN;9bsdez?wwe(^)#NxcVvGO#fKu; z@C~$ne(u0LHqveqrX z=UryJkS=Enh+mclGymPx?$?9ZVPbo)Al7pajqi@F*kfYhh(M?a z!R8Xb)NR2UB8`Uu&Dl<3==1>Aejhy_PBmlaiK8XWSp0r7E)Vi&{}7K1_hZ@vG)`9d zGU-7xI^Jr^CK2nFZ^|kjGGkbz4_izeG`b0Ec-V}&dm6J%#G*HiSkMtO{@$<=+fTe2 z-;lLGYQ}$OHDITRrO(!9(Z|f_<5-_vAVxqv*84cwQPySGiKaDm*nkseoPD=8yG7ho zsWyv0N%JJS7P~{dmtT`5oTBF#)?l}ZW#4;B;<5FWSjagu-gr=v?IgacT9NtxN$Y+03T!2@ z!uay6#$U9KA1uda5?g;N%iPb?eDf>IMiLWK%CHYaWsw(4yFlanVrh1ZIMb~(i@iwm zxLqlBn7Bjl$y#2b{5E;86~xPr-C4!U)V|*CY%KBLo^I>|(SDLE8+^r#UPoNm1!9e_ z&aBND@9UesDO zHj6mBrck=Z_hs-x}kGoX*mER{uN}tF>@0+n#)+70RV*ITK@(;uzk@w{>4`^QQ zxhr2o)HS>#w|_|EY}PG#e`3DF-}0@*Ns1eCw@37RxpPgPNSqyYRlbwBVDDwQ$76cl zHohbuL|i`Sf_w*YrR==i<%t^e?=_pu~Q!Og5IkRZI|Z~^Zd8TPY}%ux5!Jqr1vQI&GKHv;f9U! z1;o@R>*aTe@x9i`>%XG*Im7Lf-tf8U0PmRtrRK}u68|>OmHWM=_3!y?c?R)N-&yii z#BIlC$R7}YYdKwB;~lm0vZ?aE#Iase=Rk-kJFN2{UD`F2#ihMA!QMV-dG~)NB z3G)5Kzg*(v&xy+)_LW!sM9-0fz2xnPor}85Gl*67G4h$j7d^Vl_Y?Q|ca}dUPIixw zm-=kRfltEZfyAaq+Q=o#_)^YuZmh<8rT z2ztlkWA#BFh*vx!f<6=Po-7yim3Y`hhNa61_F`#@SVqAPMoJ)Zh$Ka`!#RpEIcz4s(cwG!4Gz!gu6Kx`yH4aN zqkN^A;`5Zi@dPPJ$BK`TUnVU>hGf#Y%)Xje<*oWj$Nl})yY zcFqULqI8@fN}OMEYXvfIN@G_`>b#q$9WSeE5oOL^JnaO*l&fJwMG!g9<7Qe5qMdUZHxuGyt(4T-KA}P;GUukeHf@TF;LNSJwHT!quoj_R zi6XS2+#Hp>QejS!1Xpo584!ntSVjPEi)s8uPJE5>b&C~=+k|jmV+wLFpcLY^A-u@F zxV)O{wF}|RI*Gh)ks@(e2yaO~7TkF~#NihCHJ5os#O*_PMM~4<@sZ0NL-^41r^|B+ zx85b>HU)drB@z`)mHt1`lh<1u``=S8)rO2Up{ZM194q!MEsmDF5yzAkM-ie++Zjc6 zN{W|B4^#eLyf0r-u4Oh-m_+2oODm?lEb@0z+4B@9?o^sW>@8(0$CWKw^(m}8PxW0Q zDjUR$ce>RNwesY(sC6w?^ALG@aBJu6;(zFYO;25{*IMM6!kgy2^VlDH$u_+O9!CTjGj**i__Wr6QkuKW>z^l(>$&my5)` zvU_)jQsNk~rvuI4+9DShpg`(}aw3U)kV~*jgclhU!evw_so2GZ!tKQr?ogkUs<_ek z7PRfTw#@Y~#vv zakDR0wWC71lgLX(DY@to@RR6SLZoa;jm;HPRsG0J>2bMYk)3m48w&OkizB?a?J_k) z5nfGQM53}nIx4swDU_>A;ndugXx^|tmrw3Wt!Zyjp?0N)vs^T+iPT+0qbnz$+2pT4 zD0VH#Cl*C-Y5=Rvgi`YqA9%C@kgXs6vJUn z7F{w~Oo?PM#c9X`mSnLUwk%>x=*E`R}TVzwMLLT0z)@HSMikC~P^keztvPsPK>+rkyv%8x}Opb!-68rcx?Uogv zk)1p&D?MD9k*G)=mXR$=4C3GZNF3gOd8C$0w$wW+eS@ zHY=jCTmMB^^AU+C`?x`gih#J(j8sKjax;IQL|)6dK}pH+$}~lsLYtYC?UTYAFIzE) z-e1U1O9M}q9jKSWPn=(VN#oy6F zW4gq33GLP)F1CBywqdccmfRD0?pg7JQZ>A_N)#eCu5EaDH&Oe@?%r*^scU@#ES>Ay z(!aTP{j8+4r1hih)8Yrm2>sQ}pW-sRsZ$3HN=s@JlN6sOA`R+#(N8_{U;8LK zg&N5FC#8}l3G{2_FG{c!B-~QCAD!AQEVf%*cxXiD?lEDao=K^LQxw^87X1=K)#Ak-J5rmpqGfT?KPO{eTXZc6=ox>vA)6fcwiRl_6N=_RVUvj)f zM7HnVIW*>nc4TN|L}YkzF)a;TTxrX=r^O>dE3}!dAww+FpP26Sjl`|e%BBD)FM zXSSt;q6}KfXb9<&O3pIta$xB{OCRy-w;h(09Mfgkpw#5lq%2X1S!e0tAG0Q+Pgq=+ zh*+9JZ97=2Xfa`HYd`_oga&hY72;cU0D}#H8$O8s`oE zH%xO;D1TrU-RYT%I0iuU;I<0lP!?=rM#Wx1*|&xxemX0 ze*A5W+q0GT82K#`oaAiw29p0LJ)Ss(F2ULK_y@k9^mqm~BL(nJ@Pf1H zEh70RdwnP%M^GZz^mdW|C%vmBB1?Er|EhPB0=(%GoXy@tl7F)IjVtgFtF!6xpdX)FBDL+KiXBW6NOM`^ZuaEVU~LECUyPAUUjLRsH4pY#oN5qe$h*% zSG@kV$P#*$D6C|@qbl2pawv@FTZ%4T51wz6U+f)muoHPxxXn?t#Wf&LNqf?&c9w4A z_UMyTvAvLA>^&fRCAzn`9`ax8l__DbYzccYzu5bi?B!CJ&Dp$>zu2oy_IUkx`O4E} ztM3589-mL#X=HYy;l-V5ZD(#X^%uRzuB2y4VZCu3er3^(x--)j)yK_F)XXLbI$X>X z?Af9wlOCU|HfJjWuUpA>Zd{^W_@^aXJ$N75)(mcA580c_3nVz3m$Sq)6lu!XiOy1h zH-$H%i`(PoZZ1!xjjU~gSqF3K-;hd7<-nNEHekuu%FPS5kr6S(< zKb+L^990wt*jmXNAfZ*bpNN%g}a1C z(9iZ|qClGlwV}A=f=S^LYQ>-Roh<9DB?&dM_@|!b`p&=TJBzy6?B{TO`l_OYlZae? z(RUFQKf0)C#1voBN$9QQ=kmDz7{lINpTD*Ia1zna?=AG*j3~D_T1@)%T~G-pv8-S} z0wh1pbY4F`N`E-|^6!U0KKfSg7n#r0A5J2wXemD*pH|0bzz-)8{VG@b5lKD?jRyWL zDj%c#Sy`IK*CL|LS?vCo*DCs?U0WflJ?Ou@lG@&5EH5`D-*)(0kS&tGK9!8Ky!6;2 zxnjvkizQp+ub*^;mpooR;RCi1V)-J+nHCQ|FYLv zHSKs#nirEfscZNvMsV_X=l4&e|eT9ZtIO^@@l43FO}-aXCyNf0T2% zr@#RM69r}pR0}i-w3Lg|6$eUn-<^2bO=A2|dN|5_=Qa&0%9?ePl6$$bhPRj47AfM-?d|wFi z7f#B*JkOKztIbK}Xe!7wj4b6LH49w@dJ5!gFE1}&r8q6~hv+NFEd>S(3=eCupPSoV_hpvv{hf^f^XFtd$mkG}g z_YCj)GAH!=`)}VHgx3rY&i4-Ie#qD5JG{yX7lZ6+p2HMbt?;n$iYW~S_D=B|I6EbE z;FXl{57H_XQ&$e`of`f@R%LeTwm|DYaR>DBjE zU7yT$lD?8Udk;Jr9v6o+rH_)^H{o65sh@Gy&S_bai>qk#^uyd8Lc z_s&7SvRc`f5_{*TPL*U&BPzI^mA#V5#Nm{qD^DqA9Y082c-ULg-6oS#s_q{=UA2}R z!Ysal7XQG3+LVPB-$L@;viQXG*GqXmluCN{-0zP*OcG&xK7TF!AQg}0ebs}c)--s2 zb^q~f!DPNF+S&6xHi3Pb- z!E!dhk)I97Aa&V(y8SpCAS;xL_f|3$d++&l8l#upAE22BM+Soct&vKX9K?Q(!_BS#b*O(aV4?%Y=CS5 z&#(AwfGmVtEIu0`d(Xw(toW-GJKs=VR6p2)pJBe#4%!Q5xjN=|}ig8^)y5fRc zE7@~ba@EOPOd!!MGuBTeF65%pD*6lJ zEK24c#nW11Wt7Yf?1Mo!g`-eeNh0^SrDvw|>>BMaiYroy6kmT*q=N)}b8hP-to1No6g^ zj--B-#p3^H>HqzHddZ!02iwlMW67O!+0Q%YPCxIQI~VUvyVP^F?wilB?wh*^`{sO0 zo1TQO!oIm6y3vL=-+&iH_Y(Wxr0ikaH|Lw=o+Wn9OKzxJ_sG493qV`6<|6K)A4wvlee}j!zbEUk)-r+In$O74p=#l%zWcKQSetSyAUR!P5r4c`9B*A~P%n;lbWujqBJPQ_3bG>Z z>17pMi?}DnDtH!g4}XCqiyS(Ow-<+rE{P~xTEsoMRzX(8J-k^c#dO+8R;KBHn5tbWzK5 zbfAkeHdu~E#8?GQ5%=`73W_4`NwW%>Mci|mt`Z$*%a2Yy*o<2mGKAEu{gW-T^p75hrL(LVXP2>LZ0))13YMO;mLj`~r4*Tzj!b(OaS!i5YJ3iBH+JLwaLf|g zjpMAv+lS-2#oL|3+6OdZe)NG-X6Xa|B2Qz@KcJ+;;G6Df1WN{EjTV&ywSYGH?5%@ zx2>VP=#Q+S98ayGFA1-$p&ak5p}aEuBL~^#;HODw$>HZAt>us6XiJwJm4+9eKUwWW z3MnsrZ>wL%3vc;8K%{UbdlpxP?({GrC$-%9jn}HAD=F6`Wjm2KxA=d_X_o)hgDm64 zVxL-)O5Tzr@5Yj12u8N8;ooQFoNMbd)IN5_fN|+JfIY@mqC%tHW=sSgidY#5O#v0l)RH?K`bo zoiI9G!zGEcoI}lTeT#3A+*gI)`bqu~dDE-O|JsQg{z*46Ju^)cm(EWOS-t##&X2<; z#fKL7c?63-ZQuXL^ECgr9;EsI;@k{x=@1dbqW*GJ#(F5Gc)(cBnPkS&xsW8$f9J5vuZLRH)+0WaL1!7Bd|>i(N&n4r zEtcX~ba`u7z9Z)richTAj-3^^6_5RI9#)}m>G`o0QD#I2KUC0$nv71?{2z8Gg+G`| zo=K@);z7ipLv7sak8~d8G+LJDIL0C0eyntyq<~JSi2fJPr|@RB99#K6_?U-fACW)0 z9fURuDA9J@YkkiD|8vfRf74`hwl|B$6yRhFB<`Ti8vYJgo-VG#FBx6!=_-+2w1$LE zHX|kC+LFJdz512tdvmHJx5wMSW-qox8uE(X)Az0X)yd{;-XsdJ`FUJb+FJeoAM%Z- zxRUuUq?agf%8=*F!)^I0$Y0W46&l>$6lQa_INk;&?d_{cA8;v*+oP?3VtZrAZ%ad7 z5kK_7~lUPQ^j}X4EPT$*<7_Yp=e>jQgSDClq56Ac6%l!~7c53}1^YO&nj6Wy% zzB&6PzSA!<|A=aHylwdWw>e8&m3#{O*tXc?;w%R(gZ?X<2DK!?t{RD!*Fo7Kf z_7pfkV4}cGfog$#PVoH33oI1K>&?S|6Szg7WpACr4+t`!-(2skzzYKThi4vcPxa*F z|C@`mmOy`jp#q}>#t9rIaFoEQ0v8M1C~%*^GXif4}Xg0qf5zBj__MC559P9}&pEROI=e6KENqB;OR|I|3gId@k^oFI^Y-OJKaJ9fK0(S^Rfd>Vi5O`YPC4tuj-V^vg*n1QBsEX|Ezi)R3 znh-D`5E250ML;&$1VliVCM<&No1p9%lpSPIc9#)!oFwdF2`Vn5sJJsKBZ8w2g8MEg zqmCjtDvV+VT;At7_1x}Gz;R~YdEd|b`~Pj|eCwR5Q&qQa-MV#`u5(B{D%wL&l=q`# z+?ufR%ZPaW(Bvv&hFDXy;}rHyBsUi?5HA$Fi@n4_;xKWPI8MA$oGNn8%66GAUMv1a zD>Di~IpG z_3cGI>!jRY946YkL(q?t%%9jZ-BfX=c(u4tw0DeSqYzCdS|A2%Vtg6So&XnXJ&(&T*ls+sfJP;fBy9uZ*1$6+jT|n{1$nA z3c7As7U`S!=RhPHY2Kx3zx?o#XfSldD-${zNq#NxF@9nmN$R^Un%{XvE$^c2-Wv`S zMIS7;stn#Hxi0(F?7Def@*^vgSEj5i$R3XOP0DQ?hWBUi=1HSLMUi&Hio)}U7llUz zDwL@Z&aPM?B^o?ZyW;ItFG5`Ny!VR2sr!qK&8R%Mn)seI%Crfv2uO;+qp>li?usmMDEwP@F$95#pJ@~`LnAndAZl>=IiPeRI9N2NS!LZ)+a|<^15nGRd&l&%@WE!Z%xyJmW6Fr zM6wU0wT<{O(v$5dN_A64>jI9!NE}YNKfBsCRyMw0YU1k+OTxqA5osDak9b zkIF>W@V%d8?8~}&i@s^{K-Yr48}b9;MqTqe9?M>G@yezvYh`cF?z*A(x;|^$_F0WNy z%luXwT5asG{y@>eopo|1=hR!dA-XR6tnB8i+O2K3u5Cfv^({8E+!)B|ky9~ecuxJ? zzeKlo?h|d0*C@Zq3fOGxcYMW&*6{frsiFb*nLIg79(aZW0-P8?!Kbv zV#F*fzv4hzMYK=f+~k6K>zl7VV-@yo?R}po*Unh+Vp{2SXRhGhkF0C7Hgi>%{WkW zBjR#5*C^;3Jy5iGamUngsgqL?7wQbT<>L0E=8rm1w0CpUQFYhW#c{qfw?}IK)ZwX1 zyG|eVZ1ko>DS=+mZqe-M?&yWbn?BI8@IcW!*mGZRZo94x_I_$!m$jV>I&SbMai}SkXhu`hBzUhjL?6uiDKJBv+ zBg-?`-n^uvS&{uXQn1ZkhkhQpeE;X++GRF$U$y`9p!Z1{Te8Q>lWE;I^vvtFqG5LX zZ0v`t&#BgPWA>U0qSd24*Y7K8bZdIFcJ_gyMw@x8WEZrER?BD|#Xb+EtiW-!zFxHF zhVDgK^WV-$F6h4g!fJz}kqx~tPNhY&3%vY_*mK1521S=< zq^w83O8vu8ugu<}NYe;vxwj}~+TNnnzI%%*bwqE>N;#U9a_g%Dx9vFe^%>K;1)lz& zKGw45`QvRPjA{+nG+0-^5XWuW+>CQqmD`v&(l)_J+cDsewT;%ciE6CfSZ{5w!ip6- zR^}Ys8*ATO+;r`(>bhNRy>Y!>IXF1+RGBDDHo{4g-b>nR5 z6&z{zrlqZHu%SxcFORZW|J70UK+!0SP5ww*e3Y$jBP++*T6r&~RoR%j&W)~ZHkT== zz2b!adm6ZxAZb*;TT3;!85yqTI5M%4+$rx)p zrn>R8{irvhHqtI`I%@i;A<@A$w!V%rcrE4RMu&o}z{@mPZZM%ZD8`=~` z*L7Ln8GAUeB>AY99EoN`8$~0ncXi#zG`a2a+pcW0X3_DZ_g}oW>$=4e^tt*M=XT8t zz1ypxX?||@pZ;s3YoySPudSo$(H7N`(GxMo7L<|=!T5PGI|yyV+>81);MDeM%G<6vZk!%sJiD!Qc`AAV{5>Tt;NUHEeYf5 zv`4R<8_xC`mdlQ0kIAWd3yb|%5a;xrYXGxC57yIwD)pqB1xkSrANa!{zmhS%<4hJ=#A!8l-(Q6 z3z$Qv;f&+6t5E0346f#%-iz=TYpwDAG2U~21<`o3nQz_VJ!iW)%7xHyf3Xh!gco^F zF>J31U+2AsaH((rCZ)nGxO8f`PlT^XNBDFj+%G~U)5 zxB}Nq{CFEt{p7P4v4tfxhAx@a^X_;af5%eXMDb3>=2B#d-d&7+65p~@@XGF5k0SSC z*(rEs*NHh4CytIq^A=9Z#L=;Mgj@J&%T8?S2fw7*6~1&X>R;5iS9?#a;{hic@61u;Wc2Q#YuVtgk7bc=WC#GSbuzch1pe<#<&<6hVOo!rgIvGkWy zX7{gcHNVY7bYUkxY9hL@6W=xwUD%0-DYE<5G23L^1cCqXJ3S0MA*t)+9yY64t(%%ew*ZrNmjk0xrCx1iPy1$dF;y#t@{`JG`QX?qu zMCb6%F?k1N>;4T)u2li@9>zB``69|MQ*LDP&6KVCHx9G=zem}+zmwT=uKPRr7~`$` zJDHFCF!2AKIbH&Lyfcb#J7_&V?W-^#;0*sAtKS?1q1yx0AmGWi})5u)r5uruxBs}b3bOlz|1gT zPO-CnD6rsbjHB^S27-8}n7~Uc2=*s(Fgjv&yj~I zo>=Sa8MxEw2~~B=BENW4bql9<_Q649H;}bmm0Y3w7c!9Va(pGWT_qA%fvq(H13YB( za}ZV-?bw%OK6tmDsE;p_zp{{lHm2`Su)av%5gFKrxm|*95Q`ErX@7hfcCna=LB1Pb z&+#TDD64iBO<@F``Obz+oy^sM{_kM|W zU|puT{0=T;fR)D&W7yD9^a=d_gBW4mW1bhQa|Ct?O|cxwvB}-J3tbKvMcjwO1m9f1 zUM2XD9?eS79(8+X;Wr4B;yfeamnDe5&XNvhOtQstgY3gCe+*yj2!anx(MVg-Nbf8x zRm*;p(b-Dmi2MLw{EUELVbE_|z`!^wbx=oal-hjj0xMr-Rz8R(kmh}KaS-%i7eFz&_*E;=Re=}c#N(0We1qlPrwpc?kMN>2C z>l=LqjNz%LQeXjM7ch1KV;5MgpGPa@;g^FPm<Tpzd+NEEt&M}T7wL}nYvvX*aM1edaKaty(DRINr*+if1P33_egXz#R{*m?Axy{% zX~YsPA>Y%oPYwKSg>NamdpRAyHe;BEWpFMl)uPTcsQhye#(5r1E`wO__cMsVyqTph zmPN~07WS**zz~Aj;FnKK|iVDlm9Oc*qKDl>2Z;@CYgu=({4^FRtf4`3B!o zf&MGP16G6?_B;3K4=d(}L}=(!=S{p+{1@j<1Cf;bilo^;nKv;B4&wa_{j~pV-lTk^ ze%gO+-js|6MG;#TF;K-?w;!<>TWWd+IF{kGN~lU(7Wu{ev-uG-vidV{gUj*Xo*%Jd zXs^EU3Jzp;bzI)BEM%YozBnfmnk;nW-r}bUzV7g7TF9gW@hv$&x(7Pc^WZ`Tw&IKN zi)ex>C(e&3bJcaE{g>uPpW?8yv<$G)IH(fqz`9Iu`5j!y04tBO+0ZSq?{VA^-K`rW z%#V^`=d!b=uvauNKjN-(ImAvDJaad~7mY*E2o?I-Nzo0K)Fwq-86sgA=V|OQd^IWJ ztR!*P!^}IHaesp4#G^9{{dPs!TNk{ANKTAUC!*M-=rSvHP+e?^8ah5HVwoJ%(1^s< z_%gqR3~V-if1-HVwPIzXF~31^njiTkK#Q%i5A)B$7nyEb$bd@NX(g!X4%vLNl2tP{ zRbt{g_+qL=(2i3j@@7-pY@0m_dAq3+mkPomMX)N+A6nqo$rAas8U?E<_+t7>aQ`BH zYiwG<_deOY$c#{Ye5%AsthP$@BR;@4K2=JXugEYyRa%JLR$In>3B?zmD!GFDClnl? zDzV^AR`39V1t(6Goaw*>)A&?r3pSFogM?om?}SQY&$a~#V^4gl#1u8mDAxPmiyLi^ z8R7Kdw=GS0en5l9CrVU)gfDtJ;TM`X;KgT0Ea9Lf9zZDZ_Qb^T+0my;k#Jb~Dt~TL z>ojv99{$W&bD$D)6TdAq2l|=030HVxO23@b&4EgkQ(~@FqMVz=jT9M>?jyPxP<@i9LV+cVT8-ze`^lpavKoOEj9=8kDHQnAnphr8YSmI+$V?d z_2)ngb3fyFh#xOF!N)Hxc;sL!@O4fj+PX0B+r&P&)r7|EOK?JmO~p?Ga9N9#Y0nV;3V4MWx;F0<;)vFcdfmNGQkDsV9)cZO2h z)vk_z^V@W6aKrmGd(=GZqMG=G%4CIRH9??yD5Xj0Dun8An}d7#CsdxjF&LW1=8mB} ziwUxr;H9RYXwm0c*xDk?`A-83r$z0bWR@x+&lPlZodFY|8PM>C#vDUU4Wipc8C+PYb z7O_Ow+F6R07CF|LyG9y76?;9F%ETXQE)zpD-S*k25VX9l#_VuG+YZ~TP>xHMZo9)G zLpI<9L&+{?hAYlh+STSv7gNS!vYBCMoJ*DIU}hpsa(}umVKS- zLYH$VCp{amT3MU8WDhTLF}ra(Ww9e18aqs|77d;0Bv-xALyNM|J3@0Kn?hf}vD!+A zaW?GM%w?RyS0;uI{<5^xzH1Dqx+=3t5-*TzB_J>rh$CgPq3R?Ue)vy>>6&_cv92;WXF7!fYSo-+TQ(PaiKH`OJhkCwL)|H_WwUCM(y>3w!tB?(S zq3LcbEB3^26vU%vFOX!DozUZ@aJF4?y0dLxRy005Tj;-huC=9Ubjou_xEGq`HcDIS zn$g-!=b?*Otqb{wUH#`zxK>{q^6i8XnrZpko=7~qTCZ~lq<7j=>~L#2H_ORdEPCfU=J3#2)JKNgcu@bEOc%3e0siw1yvi-S=I;=57 zSk*e2BJuPZwUg`0+6^y^T$*3YPOCH9@dTTRqr#nG-HG)*nEvvKb%dq5f+Yq+Rk$EH^J6 z=H4iN)>VaVm*af;-#_cRsT1~-tFGH>tJr8(#+_kplI%{6XS+)++34L2G;qg>>dGcKR)T=H+1(4A~*=SKc+PjSa4@mcPqT zeZkeoU4jHdcIF9&b_T3AE};!{L7iD`?&bQ&gFLw|4b6+>CY)6LlWeh*>sHk4|L)1v zjhz~{blR=SZNiC)yT)@T+Q}An&FF=ix&%6pT1$JHN4p7;8yn&yN64K6{OdP2CMc;D zU}K3ps9cFoG2IpG#%!yqoo*5%-MLXy1f53RRiMSV>buL5e%v0HUgy#ZJ?j@clkN|A zHQ^|*PB)xlTZFE{N@-0l?A+1*Q$a`?L7djDN7C)BwDAI&X|+XC<@Hx#Q-IOK@&zYfluvEASsV@hiT( z*4)un=-jdM#ujs`7~lR_de$knde+==W_L=YHO%x@E!6U8Q@GtiTaTXP8v9h|eRId) z-9TIF>wn7nZ)gbX3P0~|^3=OG^ITtDm}mQznIxr<|Kud$!bb1gm+o!1p# zV)3-OuKP@zg%_%)4VW<&T?Z+xKiV25&Vgn87+{{KELJwpb%+0 z`PVyTB;sC(yWcw{I&q*X?y0Xt7yBQ-AX+uFFK%(-9=Q9o6n)sm6@;4jGF?a!CDSpE zpL+O4@cpH9jgY2fxs%W*{10x$+vg(uO-#2LX@;IA-Ru(Sijwgt#bsfC{rqM?!t3a< z&o^D%+lcAVunm}w^5#+~mnco@s`uTl| zuy2E4;8Wz6lFE?#_;DXWOw8{S`BlKz&+iz*wDGs`SZmzB_dBEF82>|wbp0+k z{rYO9kQnCEkla4IkgkOp^C+o2#n4|nN?FF=W_hbvlKOt-J zL>UKf!iRp*szYX*@;u4)*IG&D`LH6ke~4tB_bOt0uLS*%m0NPMf-_lc*|ndYaGW+G z@g#SeTy1r>k`qZhg~zKc*z7D4JA?JFfrF5Hg6o~(zxirn|E15S$|8?bt~+uzi4EcS z&-i9y2eGTzQ)GKE-3W1_I7PfhTrB=pTq)ir-X(H;Wqv!v7sS`agW_l6m*ThL_abgQ zT0Z5(CSrTBmpEL!LYybwD6SRn5Vw-(3)@6n_Xz{=9~J)s33;DnTjvQfU&ZBi@l`9v zACYY9J3$U(kf8odv9{P#94bx_uM)2lSBQKQlKJqrJ>*XD74e{m>7K=N&|$h%F-tsG zwDpe=-&^ts@k)_z2+@9-xK`XqVtaotJ}N#V?i1f3VQ=daA^joAe^Y#sk z5+6|fA4tSMEBVio-;n&SVQCuT#AkiLoi;svq#l7O&B=XxY z`7_C1Nd8Xp_mWGa?U_D>ME+@#GbPuP+(>e3$?YU}liW-45XmDXUoLr)iv@B*GZ)RO#E6r1E*4^uBx{1-ocgQ>!QO`LT znJG3Fn~7~iOkXTr7qOezM;suI6)zWUoJamMB-?lonR6GGn=9IQ4|%=hLh&x~Uhzrs zY4JI6kNB$iruc#Qk@&gzH}SZ5LbUS&>S60>g5^05gB8VevAS4SY#?4B(w!OYvc;aF zzuw>w$vNUAai%y&TrBeUKFseX@pmGBhDberP;IN6j{CQOzSD~NVJh2CFhu%YyJeue%*$z8;rB3-~SKfZBHjuGv=3wf$!Is;?8 zorl3|CI3deMa&nudH~bkCEhRk>j^$7`DyVvagX?(_y`MXp1^@^*+ee}Mdg z1>MXuGs^b^Ht;weKd{}&3 zm8Vun~#JX>rcHW$wq+l$#^Pmzm} zu$+wd;io3+;#Fxd_#rMPyM6Qm)@{frp z#2-a2i^BMdVm0wBv98!aY%6vUxsVF&2Z)!5mx&X^E5w=N9C4wzR9r6JBCZkFi?@k) ziuZ{Rid@Qt^?6R*C%!7aD;^NJ)(g{rEq*7S6vMcHVLVrhBDok0Sxu}Z))l!r4CBui zJBm?ppg2?jxAiFmzu zvzRNc6E})nkcZ_xB>q9%A##Bp#=j=MD;^NJU=QPuiT@CP5KEVL@nyw|Vil1K{LsFk z*j#KSa={MDBYH^8py?Be5FRm90#k<9= zA{RPhdC!P1h-P{6&s7q#5Q6(kqa*| zzdqt{ailm!oFUE=7l>S_iT1hTCh<1$LGe-XDRHOxy!fKXg`Sw-2jVgDxX6W_7++q@ z5Nn9_#D*f5eB%AEj$(JQm&gU67(Yt9T)a}8Ae+IkX=9PAT4%?qa8TH_Y^G#eP8ZiyE_QCLPG&`i@a~`H|srxjy zalVRtzTk1>$K!dkfB(jS~+rB;NSgx%lt!~a-&BK;p5PMmYRBXs)_9#m9zRNa$hin33p|0BWX`#y)$d-OS6rbmy% zRkJ%IZ9*Q$_oIxvPGlbc>_q1GgNl-;)jOF|)a_*EcNeBy818nsYPSPLl@>>_%01RS zMqH`yyPd3Zyj4o8aQ5NM>`ut5)TRj5$;P%sLz}io;W8E57CagbhL48B-qEo4adaPY z2(7;P)ic+XS|2{AW9{oYi_5M(P?WV3xfUjG>|0c7bKjz* z+%C~h*`2fd7Nub2?n*mLtxbDC#rl~ zBPT6q^@+6O>rd4Ejx||xqW*WKM`cCdKT-GiIVVef*CV#QY1wDx)EHGIr*;(kci5cRgIKYq?Q1qYX}${atO zEBeQGlGaAnC9f~N=|EA{#VG~lH=cnOY`N2GS|Qpn+98VG5gFArDL0aryrMMPq3Yrr z-^I$|i&NJ3IlMN~F*{tJE3t>)O1b-OVRrwb)DfGwZQl*cc_%0D zMC$izPBi+yb5ZJEhTlHX=(~}lxYe(oNIm-36E(kHJL--THII7j-W?T$eduUv=)kL$ zw7NIf_Wpmbe`lkA*Znv9H~RK*^l|Io-O#`5{Y?MvhW=eIw!i7b%M&T^wtVR9-bjk&mNx>SeEz9B(ln)iWST!SP3!5@gp=w} z_zlyvxz;qL*Fb|cmcOPHDV+<8_!`T6x*vK3G2sSHY10X5!{>Eoa0e5%8pt5u5eRph zz#!d0g*(qh5Nj-tBD~01RzUdoM40nDloRIjv82ZQbG7#%k;OlYyyt;Z_`MYWK80}U z)TDH`#`0b!s1~6Tzubu6osK|KW^9e+*O7Zt_1GHApE0&ZY>nl+D4rEtV|hChXDO?c z$VA50l!!H!doa3|TVuHe;)4IMrJqA@p;pOLr{O0k|9A~*1o0yY3zo%QjX>}uwSh8R zy&!nhnb19zGdUVJv7j^gyP2fe+YdE8XVVcj<*b;Rra&0wxNvzZsJ7_?Db^OB$&62k zoY`jyW-jc^K9|`hK9gt`G%0j{%&b|Em2suHurq66`asH$+{S(??XNMjehHIUX%hHy~jPGW+N-j$9qex=gR4f|$a zC6wmE&dl{Cta_XYJFWM95ZlR*cNjC_)Vd69sfuVGQmH&tygRrzhf=IWGh6TbdW!7* z-d&94%S9FX2fX`Jkm7R+SU=W;4p3AWC}9ChFF1Xjc;R3_*zQ^uC;7Z12jp6iCELXB)YJwFcIsC zo3xD*)>Ag&ZxpbcvI)y@xloZlYQ2Zp5`02a@pYE>FvSYE;;8rz#YZTPqIiJfqZDtV z_z}g&D85B8A6w&X=T_D(4Y5K@>`ajlu3hYCihPdl#KjQL%HH(xCPUs`>|&AT-=Hlm(l7kbBkNOODjLt zto|0aqQw|meRO|uE2c^JW6jE55Drx3@JEXYwE8PwK&i~9<&3TT83Jb_knSf)`vID| z&|uRz2-4^Ze7!?i$iH$usLrQhH3WLm&`*%YC+H)cA=`vTGidm?!7xl{#Tm5nW38Sy z#I0yCn^s@)1(XCUrb+i>&1zlTiWUoLb!=C0tF5&1W6f%3+=>=UY4!J_;#N$P?#G(d z>&}WTNsAk3b-Wpr){>01mi&~4egbRBe>g)n2#uE0@FbrRRc5zhto5uET=Ay+39Q7k zpwTY41%Z4T{&YLja~E_#tnGq+H1reLE*NKq89W)ShEV|xOM3@s$#)gz(2@(sE~llR zB8{&t-0CcOKBCnoT9)zBXs`;pM;KU!!1J{9Q>5Jr%?HksTS==sX_@9-3~j<5JW4Y^ z+O{z%83_X!G^5EqG^^@eU)+p|(*0;Ns~R_Z0w%j?R@-~3xLHG*`O#)}Vcd)+&(W-o z$LB){m1LrHKibUtJ2M^&G}%M5dR}8_ZBH=T_QZGu()|>+C+0$f&EtuB4+1aIvXOT= z4LJNVy7Ep0ZbBg4Pm#to+crT1OP;G~^%^akc(>9ZgmLmg2EIe&vk0X7DbmhB)Z5OI zd;cw1y+_NA-upD*-apI$_x=yG^i$a0uY?B}D3g1iRv*x^vsW2f+xztx;NIs0ope8i z?frhvl4Tx))p1&0;_*R`l{t<9mdQsr>3#|;bDgtfnY21V%Mso(8nDN0Wq@TqO-nz8 zmH8KE$peya3hlxdjuv*)fMeS?3~+4YW0-V5g&mQZ&|o{cKWW8Nx>xA^Km#6G=OWtn zXBS%fDQtfZah5ETR(vzb`@Pqi1}yUm23Y1oTKXxh%zS6bj!vuB@bw<>rqh7K0HbXf zxPz8{3hRA*9D~}@l2&{R*W2dZ>s!9)TQXg`pTaDUI7?34K7iFnw0zY2D-GI0$LBGX zn;=jD4<6F}6lvMe)PV+Na(~k5Q(8XZodvD!Pe$ARY)wl)h3(Hl&XW6+R)=Z1!y85e z?#~+B#G~iy@$^cI}FCtKdv9?D(FslsCGJk|s z5DB~wy+1SYbm$menGQ{lB9QKMaz%85VV!=hAxeP4G1(qAl*-q z_6RiXoh4g`Rw=an)T7o~#{%r_eQD{Zu-2L8EZI7=N~Psz-W*!8b#7sRt#d0a{S?+Z z&p1n#nTc-}zFsi+APsm_zrg^@{EU`<3M(@Sw^Mag(~4J-UMP5k1}w8GqOHt^2&DTd ztjr$HlD)kEDL2vbyx`e1U~eD60DJp2wDeP0Z!d^j-Uh2XY1t+?(zm?Nx7=;}}10E-gw&UbSS~6dzu-;yQ_mu+~tS!gehiKU)_$m!p+op)N+IB%8 z-A|FpxsEpic05XG^BC>A1ltM3)?aUA zfc=$^XVU!?)@SdJTheMLEiVo(@GbeA#w_2UrJuqqKXaDsv$T4amIH&2(tv%I(bi{A z(9%zl$v*4##fvUHN}hww9@-5H+7VI?SM_#;WFe65$7b>f@%mu{&+=Yo6SWEBFWw1* zWeX(qUapQ#SQi@aeDjVm3d*d#l-q`Rvbu?~UAjhXNz*Ce3dTt1G>$jIv$NbT>JQJ0P{}f~JSbD=6C)O;3~mNckhy^CFYWV7RN5&z;uWwt6sSyQp#U zRg~?j#>p!w+hvWDABJ3whg2iv*_8QC4gVF*nlS5m4N0mn%8sQ^A)#;6q(1_K@%5&K zGtt-yCQMZP%H|(&Gn!mRvsvK*#m!RiJDuW}Hd*}Tjw_8OV`z3&czJO%CMtey)54kY zfTzg>n#~PA3o|?58EprAHZA=WHpmQfmOON6bp>Kg7*wGMi>g!jp=dF;VgBo4s)}nk=N*_2Ju#n|(+# zKiW$Bd)$mBOKEmP_`Tw0OjP^|r&Ik_S+Z4V zwVal>gfFHg2W>{%pnV}N{S;Q!{?3wn;ucut(=tDNBQ3cnrqhyp;yPOTDQr)yahAN{ zvl>#4q@|z2E>&K2mOL5L>NQ$E6TX3#ygd4ZmOP7n zM@v72T^=Q8B5fdpd;cv2-lOH~;hnVP-mi{m+xtxsh+pJz?{{;S-21fpfR=BDPtcNk z{}Nhq?@y+spThS3bw~&FLL@gOYTov@nXbl zp7aqdd1Q^DC6BDxwDeQh{#@=XIj+*mE^^u>Wn#RrGB?ta)4m63>8G%9^-s={!R8*I=M}W{Q`r8z(OGhT`j;?X-=q$-hF#=9!%5G{Fm)RUIHJi3&YehRxhn&vFoI;Bt{yU3ZB zREvisTZhrsI@i+DPhqWdyR&5L_?Ix=)k!00$<}#>mTa9jXz8c0*7?R+vP}OH##@!N z+Ap(omdeaPAbydr1rsQ&^wR zP$v7Ve+lD#npD6t*=HGTeYP$IN}dbqBIihw9U&cQ!;AR=wDDuzg;75g zc81p&79M{|?bd^tfOOt@I0$Rws$>KMH$a0oE}*`Yj~O0F^k@gYw-?yDdV ze-bOkOJwYs)xBnC_V)&r8d`RkRj*P~pxK$3yj#ZrlT;~-XpEIDC0C^hOY}|B%c4Om zqGdA@Vv@M6)e>?yMW$tvj03}RN1#Tc4K9ddn^n@yAb#-VTE}fxO>LI^7}nBeNvs`j zWNt#8L??u2CpaOj8+Srjub30U`gH@`CFjJdBPWCn{skw52hrQR+T3{ zKs@|w3?-Qsi_s5_C&a6cmb4$iBv{RU^CCYj^4+{BF>y;v+@I)-T>v*5gzTP5w0o+U zU30S=K=2hoE^R-ckfxVdE(4&q&jkF<#~1Deh)ot8#_8e-3l83e^dFgxxhSxEl7YcI z+u3=-`8~4xKDIUnjNB#fWneHcYd(1ezHpX7yk@~61m|ifmcLl#L?{@TZnXP)fk7PA zxS0ul@p{6bKfb}hwE5&<%V03!N*F@Sz&99}F`t}`FA64Zu;5T4--5%qt#{(f#N<7u z9!$Ju!Gx+!i_PYOftfZxb8RyC8`PZB3b+ja0YAm7kI6EJU= z_!6YCPXYcO#y1H`JDy#59KrHtJD(!wtM55mZrGELREydqfa2$hCAI7-~-3I0S%RMnM}H-hB8 zwfZqo1>e$^O|#5G3T{INCsv3R8-?txA`Hy6vicI-DATV*V2|ks5_?TQYf&Ks?wB8F zTa7;@+G_?W!4`>+lOt;Niv4dX(R{iguyxt94GklfJHJxr|OvgKZAK{x&VX8`0Bw;?~Tl%vBP8S%>lYipW zfdzeP8OQd_2M|k?MOBHim_nBWCCkEr#aK7b80N>a6i(|B`T$iwp9f=01HB#!ulS36GjxO zN|eDAoIN5Hu^nGdeEg<5%^ZcQon{f6^w6?Iz7*ZuX9#f+U$o0CKVOzpVroQHiMbX< zmnycSs46jOqN+rND7uMwtd3Nb$m_XNQ&CkS6|0Qfd8q!W{)Z1D`LDN3Vu#KqG)IYk zFc>X&nYG@pw@i4Lu*W1Ek+ab>3$1y6y=8(k)q8fj8=g_Qdzs zTPAFSUvHV9EBt!Pgk9m+TPF5g;1(Mj;@9jvy)4H!;R0(ZMBe>KxKBV;fvIBmUzj4l zcq*#yF;(m`o>{Lp)vvcqoK4-Owb7KKGv_dOwbU!Fs*U-Jz^JDb}yuqO$KAv zHqXV9{d&v9I#B#Fe%P;WYdw&*(^EYm&>UzibD792#>wqRev zWj2U7-)RXy-+r-t8$rvuxtlu{u#0ns4!Q`laxv~#5=|gv;CtcGIr8c!&$)m^SOq}xH&K4f3W=tMAHqr56v-6tZ_cnpR z*r_wdj~qLBz{JVpn&hA@0wc$bpD_BWNwY@Inm29yOz7|;-ppC!;06z2+_Ga%lSj|W zajEh2#da&!H1URps%61jJDhWe>SWan4bKWyqq|8sCOx+&oNs1lh01QCV6HYxxxb;g z=6&1uzd6*o;dIJY_#qVBTQ&*@iBN+kP7aMhmZtf{bIJFZ%Th1&!U8`@)&wRPuXLkb zvihdT$pA2 zqZJzrVY`)P!y+>YU2UFd&sO?37iKB`J}*nU*Of;bXVBE)18YI%*iIJN7QyWZ){^N| zS9-kEOPukwi=6-4?*lHub*jvd%5*85#ZJqDv)HAfbzYOuXA86DB3m!?n1}9Qp`8m{ zv0i9*&~Muv3z)m7PLL4ssEY`-@poWB%;tjytbrFg6hMcw(DR<3-!e6Z7rH5EIs4wF z&lnoo5Xvg%H1(;-Kk3W`^Vpl;FQx8WU>=LTf4x74@=E)4S~JhzhHp#xx)s;B+Sv~9 zLdzHWNggg;tW&?_+|h^Bs}JfJ=<6r{F_zct<~Hu%?9|WA zVJSb;sb7fro%+xm*J~ErUI~V>-3A0hN3GOgi9Wq+j^C$uM*Kd#Q&}8RhjYhI=oK9% z*?ym1U)pL^tW$5A=ZcRN`+!Rn`cHfHqp@Cn|7^ckzgfoLyZ6qvruTbwJmPj25%1Mo zV>WwdyI$SK@6^j;QFo~|ywH~sw@;_Jw5dZw%Sv?W1A(|F;O3#(J>jg__XIq0LsTT0-t0U$rlm=zXcRI+y$215g8c?`8hWauv1aG}jC)}C z{cZ02xXN|w={*F;T?0?+JaJb4@v{ex9y4jYdC{daU@N{8i^n#g{D0ycIOgOy?wA*+ zHCDXSfT1N_1)Kk2Y#z^dr??bF8~iu?2A6ag?0cn+*RPm|+nD3vQ?%wWSS{gp!6{Xa zIfz5m(elk~f7w2F4O}cw^C!%9u{~^#g<~$2PcxMWpyF1Al5uh8yD0UvGpch-nxJVh zGx_H}ez~u?%T95<`?HRHEyAk!KgB_Eq7Py_z;Fw(TbC|vv+8pT2HMZUh& z2Fl@)>S6};@#9{BoS0ubW4coK1M_Kq)K;Wx;R{Mf zkuP{Nz5h9gbn|@yWc~QzYx0TP5#HeH%I&CvufHAKri5w-MhwQWl~8~mBon$(;Hlw( zf61Tl2=voMu=PKFe!lE8QU9wy;s2gLVUA&m{)CZaw8O;^pEjah`aC_*;?VH|=f{?-Dt_QqS>@d_jC& zJScu9ekpz{elPMSBJKZM{)D$EzZb=~MZSm1a+1+s$d)2kAf|k!$ludY=F5%b1LC{l zr=t1wMLZWJWx8(SKyjgXlj!^D-6i=8@gHJs3|P#knP~oXdG4hQb|i5E>8bdEl7~qi zE7|<)A|Lb1hxBt4zeMromk;{&lJ6ED70nMH;$M~gp=kbdk?)t1|4u^wL9+STgIzl6 z%6giAJ@7oqoy9)lKoa(sNggYCvg8?(=SyB9`6kJ^k_#jkO8&j%`z3FeyhHNylFh#! z%707pha|oqlQ^*!N&kc7Qkb`JySVHt(^VE5NPn*67GgW;yGg!C93}mD$rDBMqlf$# zNM0hYCZS(1xllC!zR*7``El_%68e|LH>7_@{EPHoNcR2k{Um(^a|YU%Be9(o#0=@r zmVA!bLHaI|yNP|JA1-;MI7|9@l6^mYH%Ol+{VMSu=^v2Hm1|kAr=)*g@{8g@>HjME zbMct;KS=g4sboH>B(^tQEa`Wzq4cekzOC3p`u<``e|zJkpQ`jT#ii2UB<4!LQrsy0 z-IBRdtZlFKe-igd|C0E&^dCv)lCQKoF8xnp7?URIBVq*-+n*^pOKc_m1(Gim&EFo< z50E@WoJ>MLL-K5Kk@Q^FmF3jB>8(WCE3-d zvY0`l{2F3C>6=S#C1y+CM;s{qP;s>MlO#_Q7fZiPyhZwaalQ0+O1?*YLi*j}3)1fu z-<1BKH^ zHj}=cWb`tm_A?S_e$DSnK2rS!8UUo9?|euZd$?2w=Nu>-kuD)Zf@^pA+oO21Eh zP5QS)^IHeI!;-%g&0ih#rSWCHxNT(HpDLzH&(%=bF7?GW(svTGrSB;Ykp42sV@R9_ zXGqVbQCZ$%>6b}fNur#!;@#3eC_X0r6XI^^%^w}?%pV>2k@QEzua*8A(frUM94YV0 zOA#|k=+73pFe>ZQL~Jd6XUW;3`JIE^NX3tnK1ZA`{d~!b#a!vviJPQ1|8pq!Ug;l` z{t0o9^skHWNWWkFtMp$>{zeRAA8`B1i4{qdQ$;jCbci?qbKGv}J1BiOv6uAbe-7z} zNpF7VAe-MgaIW-A#2aL{TwEdjCds#n4@v)|xKsLP#ka)w#G@qYeO&ShF_h}`S1spK2P)zX{)I@oWK{%-LJ@sHvj z66wru9r%v)`$h9thxz6=lraY>62B*rz7*m(AFe<`t|GanWb;#pu=%G$d@IFwQoQ-4 zgZ@&An=h zXF^81l_8-oCsvWZrsT853#9KTIV$#+eyHRT;tc8MNWMnAPWsg^O8Vy|zbL*h{U_q*(*I37F1?4F zq3pj&Vl@)m&9#B4uOl{=zK!H|Vt?s}NFFYZlYXk?nc_0(Z;_lYu9yB!$@hpmrT>%U zKZ~zPe?anI#G}%m5PyMPx2sfy!2DVnbOY@ z7fXMW+rvz}#0YkXEB$)Oh2jI!Zx?q+|BSdt z`Zp!ND}FBhF_EhYbNfz;;Y_#vXOP@(v9|P$#Aec;Cw7p&hveSkrP5CjuathOI9K{> zCI3d`0>bQHo5ee%|GoI6__X*IiS+MF<}$*p{~_uBF8MpLbaj_LRjf=ReY#jn`o@x* ziJheHDRO0D+6@p#NPoHHE5&Q1zfN2x{cpuW@pkb665F#~+#&rl;;SU)yIeh({(<+4 z2T9l+6Tc&o&cm~B>PwMGpCQ&3JCjJq53g@kvf z1CR0R#9PHXL@rpyczVnv9~Yk#cZ<)9T(gGhxDpNdu6RKFL_8$Y0R_`>-5Bzuh?kK} z=1;?@x94SGMafmf8e%Q+9Fa@b($1c*fo&vTDDqtm#`hF27U>3%`qAP7~JP*86@_pii;vd8v;$HC;@qO__(Vhb$zr&JGia&|Te6EN1 z@}fN_gj`c{BeAL2TD(B)DPAlN6E78W#7W{zagJ!uA5q>?$-fozM6Nr``fU~;79SV? zDBAN%r2Dhvec~J9J0h3gW_}-whs7_&A4HGO3z04&rihirbg_ZhL_AMCU+gSqi@n8u zqCFQyIhRTvC))E-=%-7*N}Mk)7U?9C^;{`#5I2i-8_D=b#2w-@;tS$l@jdYak)9@L ze^e|IzZb)Zvvv|Ih*)0O^tHsgVq>wHc)r+P%ocl!{lr0{J%>ejjO2-;Jrw&bft zI>%)Fek-mN*NU6PE#kf610ua?(tfwNM|??qTYO*qL_8!O6~7g~7y0rT^DX(DHdFd6 zvA)?lUX-eNz|p5vmNagwhTr;2o)$$HEeZxVkemVBN|rX68-16Cnei+T%=3IT!`r_iF7$ixt@5g*h1_qW{Ve#{l(GZcyY2gU0f_)C(=zO z%gYt%qm=UPqW>KCamn;Q%J@AZeT`B+AkvE{<)b2B3Zxts=`56TnpjtCAf7L_7wIFE z>HCWG5K4KhNN=E&XNxz8%f)q~J+DPN|2ge8>353HiuA?F{Oma`=s%x5EInOrGX4jV zo;N9{iuAilxwhCqY$DS0CgVGcbihe@kVyBNlygM-+oXJrSn~NSoo+Jz4v}6qDQ_3) zY?JbfB3*4#{z#-(P0HVjNqTNsMyx7kiu8-g^yi9ncuBd7NPm`;2aDsyi6XsLGJd{D z=arOyC(?B#<=aI1s-*m=_^jwZf2G4p#?wV5Ne`9em!ds)h3x5hB;8apzN$#Sl$0Ba zbWcgSgGlF;ln06QMoHP8vx0O=N%q+t@@imc- zDyg^Us~|m7QZ5qdpptTmNcWVKvqbu%q})QJTT05^L^`FUJY1v~O3G72I-{h#RHUy- z%Bw|tZVLJLlIcj2@lT2LFiH7k@on*ak!~g#|CMOZO(FBzi+Z}3BrA(0pO?~!B;zj- zJB$8vQ@WI7Je^3A^dU)3676{@q_auJ`_D<~U6S&H;vd8vBAre${uS{Zalc3( zlZ^jLq^n8FK|VhO>1dLyEM|&XV#(*FbP37y-9);QqDL*9Aey!ev% zn)tr>p-5MhwEsptDgGpu(R0djBArz-eU?~HY$!GtTZ!$(PGWblmuSyrk>3!>_Iwud z7|C>p$?~oe7l=#58^xPNdrph=Yb4wATFAFazDKm@w$MK+`41u;ZnC_+;v3>SqCLk& z{Kt|@KF>Wa{Rxq7R+wLsm?EZ%X<{|8wpdSWA~qM#7u$zqW>Itl;q3B zD@A)g47=Hq7l=zlx*TP`E5!}sX7MiZUhyIEG0~nE!+w|KlFyCbl>S}up!kXSh4{5d zpQo&k{~WnIpSwb?D5i_{Tp4;gMP+<*vAx(yq?c62+jC`bq~x*U72*_efw)AxS@fST zua{gX-YMQAJ}5pa?i8ODUlv~%>7|wRJ1ia*zZLDdGvWh!9$Q*0D^?V%i2n2Env$D} zEydG5herOr6i>gftj}mMN1P;*}6`s>7-#awZXxL({M-Yu4VPQ6=t|2g%`l3y1; z7C#fe7QYcsia&|v^jx=sSn_#wL+Q^ITZ(^cEBMuOUizCGxaguo2=ioOL*NB_M+r)dt2Sj=sW_@;vFNv>- ze-ZyG9vA5|lXmn@OqLU?iD!xSJRI@OC3g|KiS|4k@s~&*BTf+M-I)2$6PJkBi}ZHP z__g9@af?Xr$Bchmd|KQs()BUp-xBH9nDSwfUX3aLAku*`Un|n*Fy+-E-3wE;=ieax22L3;kB z{GC`z&w-Og`uAnLJ?{qTzL#=SkzRZ$`_H-Q!DLyiuelU&i~- zx#_x>GW}bUJH%&1`tPOw9q}{qh)BP^jQ>%j*Ivq%MLOuETwiP>wiD@hm+^f>y4a;W zMx^gt%Ckkf#-+SWTq|x6=>V7U_WT;8A6&}2M0&xc>_4}r+gr+q#FEde>6?=AFJj8bdi2;Dc>mCb7{!yCDXqx+!mU2~*PHrhT6zS`h@`Yl_=h5^r$@mE(J={{hTBLtl z%D0GgXiNE4k$!C{KPu8~E#*Ip_WT*LJ%0x2la}#ciF8&=ImqYBV6s?Vq{mw7Yl(DG zOPO9K$*9;}q$67Dhl}(_OL>ZTl{inNcUs2ZEYck<M>{z2R!(nl@hUlHk) zmh#8qVe!lV#ooKXS5e&k|GQ^TP7X;(!u?`^13?5Y;f|oFT*BcZmyiSmK_P)aP%aUI zB2@xtEncc2!4?7QtmBsON|7thQvRNJxmY7|{aJ?pSiDWVL*xRq41ZXBM%*p_Mf|JyzStn9#%%m_ zv9s7!JY4J}4i$%sCyP_W)5TJ8k+?)WPh2ZrA=Zjp#d`5J@ec7<;(g*1;x2KI_^SAh zxKI34^t$V~#VnD_)v`Q$h+MUn@?eo`)>0lPP7#a5dE!FxY;m>7RcRUj`y$t*rF@O} zWAPU89`SyWYtvHyDe-0THIYlvGQ2@d?P29~kqgc;ysLPO*k9!0vJB4`i^Nkzt|iOy zCufMu#j{1OEX(jq#Es&W;x_RbkxS1~|1R;@;sfHN;^X4e;-AEq#8<>O#lMN~iwz>W zyUaIFcs*p^1K~Ev951Sc$p>Kk(Vc3DZWTkk4o>Rh{SlgbBge#^Vm}h)H%J^R4j0FX z6U73tSe#43{(P}q{)@#566IAXj&ZGiYh;+|zQO)HgyV723E|n=93SkN^dXO+KlF@! z$i_bO`yM;2e=M-|AJlKyu>%GU8#pW$>u3D!|Ni~@4H+^d78^2X&`_&BH?3;S#JHW+ z5yr8(SRW7BN^E=aZW&t&%Y~Rl!P=^x6W3QfRN=18pL^`ijNRFN`s^Ih zr{k_}C$C%gz`6_OI(&RtKTT+cb6Xz} zI_3SfD_S1lo1NR@06*t`=5P)FVPjq4_uu$Qa83=O-010q-J9X(j)(J3>tnqAe<3&W zF}yKs0TFVJ=YKbPI}u8`mI0ZF9qMJycPRBG1bDc0bwbB3;Qw&SUg(6vsgF~Nrp%%g zO`VK5;cyD4(n8osNM0HL9m(qE-9ocNm?7^v`i`7sOr;hwvKw7)Y=k=@C=?FgU<`-f zgJ+5xE_b8wj#NW(A~86tBA4O+n#ekMoF6$4?(-u3aWLPBG{9%IliCYHxWat~QtB=E z7p`(|1frOxi2t|3-6A_YC0Y+L?L8_?jnXre>!fiO&~Rb2+K8dFB@~M!dTAWG6E2Q2 z7ops6+GfU`7VTxkXc{l1@N}8VNaKkLpCU2SNo~Pw&4?Zi?P!>3r@QCCo;%STAe7DQ zC#2f}{ux*ad(tgXi@~QQv*}J|F5Rh_%%nSodAtvMCNt?4P&^&3tkqO1Vxje9nPoFl zZ@60V6o2YDt#>FHd;ny)1z zy-~SxaIK}bhl9R+i5Sgt(#>+$E!qTh(^@7}h9bx5!F89%o7JXAM1D9bgJv@tukGAY z>q2vVYsAb9h`3&|8ZUR9?YiUJ&`7K9Sl_uX+M(7-g_AP)F=ZRO@-qqnr`_y!?%nOy zjb<&m^@0bn=G+T0|T>waCfXrA6nd*r7$}D7?l; z;qfRctQMi8@ERY5$D_E=Y7v)XXNn{XSt-Jm*lgDO)swxkv4qFeL>gm-M!+N zcS6jYJmJiqIS5!xY0Tl?X%mcCY62@K^rPk^BP^KEg92t-J|PxGvu-ERjpE#{>3?{kcq?u;oM@=%C&>LAecG{#dlZ)q!DJ+~)=q!Sr_~Md<$^0kMMU$9K z)ttAcb42;|B3TAS(?*XTQ&gl=NDGNmGy1sMqbC)OFS7sV6qQx3te7)>P~NIl^3N|S zm@{!v>FlCqE0@nJn~ixeZDtauNGEs2qJ>M#=EpuGN2s7n=are-&g>poUnh^9HgP1H z;BVqQn|!A7H@4j)Gs736!NyPMigTBs0Rk(RTbBDS&T)w;BugqwoV?N%nr|{O@nv%j zVQ@;yZ{(Dg&S5ALmP>?XgUvqoSvUXN-$lIRg`0Y4*Ui>c&y+1fj=&zpeki?u&}o`( z@Hf`~B|aK@c;roN>=S2PbOD*459%?!BJ6%1;B;Qae!8FeK-d(xgZ6g7-lK>}dn^Or z-kd-jIGs^AAbyA9Z@%*^c=&FHje&tbG?VTUgay;xfIiR)*kro&_tRYqchDZk_Qv4n zZ+;kWZ-Vw3I^yXCezb?-eF=NDaQkuKbOym5_595by8<3Tdr>^-`u6xrz|S8aN&Psq zkq>+Pj>X@6=e6(%+Up2=JWtFYhBYPZ@llL%cuu+PgVJcf@<3)7_j^TOk7E*9_WtJU zJq!;-ukih^hu%P60IA3A&)9u8<=xQhO@}rfFSkEp4;}~m-28H38{?NtE4TyM#)B%x z|H9AT{ItkG^>B6~;#_#*^f{=C#vbi6&7i%02xOh~H{YHw`waSj6?0JX-Z;61oo)~| zCp`R8vL0Td74c=B@#KcP_@n@rXKHHF%QLg524&Wie5ZJi_@MYZai{o__^SApxKI30{74Mp$z6MKqBiG9Uk;t68DI8Nk~Gwn_nPZLYTGsR`%*`j%pM!X9pZxF8# z`FldUSBck(rk=w8R>}8?4~pizBm4=;Y*%TA?J)VOxL15v{HM5I{8UV1c_W^ALkpUE z0Gc&n||wgw)|I%>&1)2?~5D7E#g(;_2Nz9c9F07 zneIK}{i10%qsi+F)yU|D#R8QRe?d6jn!m@i(|2fp^r|GcL-(}|9$>W(-PiICZ>(@i z1{r+w`&u4C8M;GpFkh&z#dfJ2J_+#}cf0U*CuF-_4(MyCQe(sKYhnLLDB5ga%P`ofiu@G+{l1nf;XX)T%MGv< zUhQrL{JxeO;YMFer$ArJVNrUruVpICg>w>pEf-PjlIUyUr4jDhxUZ#KqOXNN)Zv&+ zsjsEGM8B`4N29)$7|gqqKD)1Fa^t?1DaPU>Ybj3lwJ_3` z>T8+&ZC}f`eJ!{wzU^z_Eg1T3h|976-|TB)tNVYruf<=N@~iD@+10eKrHAQjDT;YJ zoS1j=gvF+J?Q<-OjSJ>{BldUu_(cglohwgAOT@MF782A6Y%VF8~=%!Q- zSncY-7ucWK;bIqUv)wL<4we6z4wvS822cQr-je@;o)~l#m@|<`vr&)C|5H6Ni9`I~ z)8T@X{f+N%;roi#EQY$d+oONf2r`dj$zVLzNtzPIPIGIu;if9d{~ z-@xAgAN?)-_U)_eZ}|u>2=JQVE9-CJw>`c+z83JynU9jV1xjq}Z@E3-;XAK|MvH_N z#=OEF&(op$TRwo&=jm@5iVOa%fPJRR{bB6E{ua*VFtCXpMZV|r^Gf*z==G*U8;_S8 z-wOthgWop!<-#_`FBiV|4)%|PQE0Ej&)@vCNIX9$wr3D=El_-$zRw(@^Vf6Hi881@Ggh||PUk*{$WULk(l z--7Z$KgzfLEhvYSZ~I%m?QgO5;Q#&pmO;lRds||$L-w}}82GvSTjqaee@nN-w=DyA zX5rhGBk^rZ*Ik__tXnr_-}0gd)~%oGl{EgsrLFnGC1Y3X@ow&veG3ZtmCL%hp@3HK zJD0TaQ}&%v_|6;rx+Mzt*@dsak)0cXYiZ%jZ=lI<_B)no?4V#EzGE@3+nP5Z{hIri#CI&KpoI>V??K=D2i^X6EDur$r+kV4bcSrF6iqpnQZ#h{?q`x6D(pP< z#`B-;P+@1B{dfft^BBX8E;JFt9~-0L<;Ge#imaF~R+w;veSJj^m$XvSx%rv{aTbf>$sTA3hoH-T_x0qJD!;q830?38Se9MAQSX$vH(n-l< zZ>{ULW@1^)WjvwM&1qFjmE()73O{!FrhdW_L4hPcNeMyB^1oTh_P<$al~l0bthD}& zZ&u8J73X~axdWwQ2g~3ag`?qQpRE0CgswvD2p~>P1kg3x1`zWT0d&zkV&H#b8wHo^ zOeJUt@AD05#^X09bd+O<4zUzFb;wHVO{|tT$qEE*!X8cqT*<8~oUT(y@Q~Q0;vbqm zIpML5vs#3*74nZ$TFlsDt3@bdA(D*@k|30^#J4Z-UJq|&jMXl&^@IyO8-z0EHO`pF zjOAM`LK*WKXUt>97FaDp8S}{H)|*hq%;zlUS#LraGmR!hv)SDAt0(iY;|vlu`F{0e zvGpcqW9N4y23%P$#$rWixK%|LnIW3kDAOI=(ew|3|BscTQez zu6Ir>*J}~;j$F_+_h@`L5|4RLpbuo!1TTF-POrf|@X^UB#tZ!*(&78`z_szxnn!Za8SK zU%=kM`Z>6!ImgQSoA11~iMv3*v zmc76EdJn?`(JOra?r0bW`T|HjZcY0+ilNur2ATiNA2&V)2Fqn!pj_G_%s&ovS0w5@ zoX&Z$_c|Tg{B+4c^>8L4;#_#b>_PiEZf%YEoqS`UZ!h3woI(GutDob-M52BvS&whh zcO`6Vn)|L~V&d3zoqX1hKJIr9@?D94_Za+Mx#^e9cI-YX(FUZ+Z%Qr`tHn*?W)YX# z*ZNHfABxzw!FMj?VsVAIPP|CmC|)hzAl@qem-s93QSnLf8Sy!BkI3tW>AxfXQ#9Wc zz(0mc&Tz9{6nLWKN#bnrOmVe%vA9L#_i(h+bUmm0>5msSyToUuw@318lHZkVzAb^B zPb8afOCX!E`>_awV@j-6vE8x{bW{BBhOzbHhCH57EiC@(>C2M4Fy?C+seep_h zi+G)Qqxe(tcJY_uuf^Yp=KSM$cS<(rAM*2(|02FCn)8nE|49BsjIf;H?|)m;PI4#F z)DMLBl*|cisNYX)`b|k({u9JPak_Y#SRyw4#-vjIt3NH7yWg_hD**D$B9!!zRIK>GvN|ANAd#k3~_~cj%eDssBM24pBw34FQ5Gl$gzWC zfi2M|F|_&lwgwIuIB1a3KlC>syH7URNPGj*#p&!E^X9%OH*9ZTducRQ^PJPV#(R5o z=*5N^d)n1L<#;vi>T;_y-=6F}@3g6D?Y7;RTGM(GF#_v&Aqx+O{^|b)2&N1 zf67}=dfByu<5|_wnl|wh<1aSk>}kDuT0>@RdP8`kw`F=mW_9lwFE)(ZGp)hhe$I?= zb*p$R4&SwZYzSZD)`n_6{nsa-&Wxv2hd0wTKHj3bAWqk?cv|%c;|kTKn^;ye9QQRZ zi2IuB;#RZ8mehEPvEyz{-|}>Wv-Z^TctbcNZF9KBt+iIm=f;fHnemM3amLkR%X-C1 z-;z?DX5tS+KCIq&i`G5W;8aKI+LlM_Qsd*}8JnMK2yeH!4k0i0SVqRvt8E@e z#@EGL7;D|*Yva~#_xOeJq46ggoE?l8-qNz#YPfNmmlqp4?rFW{rH1f`@`CUd9gB{R zr8qMlZ^(4)afj;Mc(%z|YTeBEO$8bD$m8jTsde4s+Y5%8@E4Ju8=q_39{g`Au(@&L zEp42wt?FKE7_p~Kezb0RezfMrhM{{Ra7Ajoy6pv7bZZJP zxmR{PBwtZdut*y&5YC6=-DsNrhvNp4(!`6<*omHD% z({XDjxLeh>@6s;buI{M#rug7^*LY;>w1)7}@6Slx`Yh_zKWBKg(XG=PyzTV&s#E!Y zZFFmPynFoJ87zIj-i50@Qv%~r1O3|6B2n+ss=KR%XU4;EU-Q6vm$qfCYGuk6PiJ%{ z>Vd66Bjf9JcGFNlZS4)CjT9UP8dx5p!#%-NWt!ugErUF}I{5lwc-}VBVx~sYu zscQv2|Jrin9gXei)>d2g71$$kaa}V#*0nZut+#GMUFw>DQ$d&fwp-_oIqAc^pS8nz zbqBPo>0H+)zkTgtbse_0$?s5`Q`ZsfSlel9ySnJWPPJXO){UzA@Z;OM)zvyZ>T05_ zV?9vE!hi0%wM{Kss^7n!yVZLy7HS`_!`XNDWV{#4nBEY(?74>Qg6A5d{hn*ch(&7q zAm^zy&ozWAo@;13;<<*7+n;O5srIkDKJlo|a`(7bZA+?qJVj;3vmH^rSQ}3@u9@-F zgx>}7;}sq?p~G-p#xi=F5*QhO42$sj{*N_89qT_H{uz!f*O_ot^AKUn)6{)*b~@B!_&_nGate{~$X z{q{8vypBG*{r0|e`#lrwx4ovm`u5v9X#4GbE$w&s3$@?jZ)p1+{+#W%m$+{@bo>3; z_YG{nZLLh%5onErsNV;x)4h(ZzPr^uj%|Kjyn9X6`^$c2Tm61NzhISn z)CJqa@s{zlozeJ@F7Cdew46EoEBrHddfWT``htty4Wr7PMNYL%nIZq!)qTS&7yqcd zcih9TN52t>asSJBF^ESNY+-i@9PVEHE5^fC(+yL^ns*v*WEXTVKmPk6B>>_P2-nEO=09lqZ|i= z(LB~vMsy;TFPE4Zy^rD*QS+7{H`__!V>L$e@VHyJoABQq4IfM?t4Bn)4;*QHk?Q8} z!T)2hr!lwg7^YB4@p6jsJ@|hCMP|Sq%TVs=^Op5@+zCwZ4^|u?k#8UnI#43VTcxj9 zBMCcDFnlVjA z`5lT}4cjXB#e;ZDM3p#?A_qI!(90-tNoy_rkXy`jx#n`q8yRXuE{)vswuD$s z@vemU2F0p`cp_d5v>cESFQ>@TwWhclZ%cMRxzm_XuT+RHF;~+mE~nU=agBI0MZSu& z;vR}!5@LJ2d}zsYZbP{~ZOfrd$i%&nBG&+SPod>sQ5;NVBeq1N(DKEEIFBM`UV+nYqzOhs< zd!h-SPuX0uCzZ8fTe-iL z6Z%|s65$E`O_a@rJUaAKBzHgL*5*pKGThL$?pC~(^NreHj2g<=imiDy`%dUvXDeRM zV~l?LY$U@A+KQto;)=G?d6aNTTj^CuZOk=2-W>7a=uB$Uj|F1o$&}4iZDlT`*k)`p z{6Wg*y0+md=wxbxU_bsa%I3au$rWF;};h&!B8B zZ!14Q*<9aN?${QxxxlSlPT5@HR=$(+5zODoCOvkdwlUZEL?ch6Y%X#ub3wH>IO}LM zP57@Uo6FqF`zV|1+{(S$LpB$>l~1Q^uJlPJ{wB(UY0t`UP&U`Pl}|wLW*c*{Te+ID zx!SG#Z_4I!xAJ6E{x;@%pKL1l&5&F1f}diN`?V2KF|2q*Cx)V8SaE|9QG=|Q+L@ua zK&`mih`2(n_%9>k61C!t!>EjF)QVhys1+N90+a4vjEHot*dd3ZNY{#^jfixu_#Go6 zT`T_Bh)CCpe>Wo1wPI%!eyb9sYsC_ti?%MuM7vkuH z4?Zk^{3N6VCyYl^V<(JH4Ne#zZ9HLoi{OOut=!h`h{zA@bn$78CxlPO*x4xNqUUt+ z$V^63#Lq`^TrI;g6E;(h$Y^9UOExi~Jr%P9B7SH%JeNr*lrzjrM2%Gv3Tt~{5}M_{ z9c%`Sw7+=0i_+|GCa>>s$$A%^Y#T=*v5q$2%265p(I9lP1A#jy%%&eV`(D#U^~#&A@HO zSwu+nqeKSw!Tbl0nIsdB!#ijKQ%Id5u|2Wf0G z8nbO8o2uwojvZ%~U?QkEBWxOWC^9o|GDKZJ_vC7u%(f~z&clvUBxuA$cnppwjeikw zr>&I}Nmd%9>8HbbWXrRVxDDFKM!|OQZeyU3Q0@xI2d%enU_Knb!tOf7&%gkm4Un6s zpmd~3X@;+OAsm^e9-aCE6qg#sQ{RH(AftFnQ1K!NDb7j^cke+bYm2EKjJb!&I2)f? z;~yo2J!@#_W9&FKf`@7RgH~DVU1!EWV4%PxKOi;BaI;;er_@kFCID`;`I zQ9R{8P+VmcPx%mvnto>ubA6&UO+0R#vwYJide(`ftzp7e#zYml9=2|@W(jt- zBggyJu++v`v&5~&IWuW?8VkLnHA`5tiF0rpY~5ka5**V3v+u8A9VoPB33E5;B&vk# zoWhDZ#F{0n*+e~Mr5p}hsQFPuPqUVYwb+ru?qCglW=#f6U_BO|4?>0dOrlU}kBzPC z%xVn-=2pfjATG1^UP#!3%84*B!dfG2-V&9Bw#?n9GcyN~yJAPOgxZLA0=9}-6?<4) zgte8ZnY1;+TDj%*u`ur1c9^P#%H#v&B!{X~hf%6GQ02&MMI8n!*083MT=7|%6d`QS)xZRU6n zgc6GN&Kh26<_QSP&m>|cY6B~4o{dE)*1k2Y3+u7N8lgPyPULX}l=E#o!XDWvJmZ(! zScGD|kcf2+RIkIH<$RFV=Y#YOg*8~Kpoo7spq9}x3x-Gt22^TKZy20dz>_!)11|JjKc0@$~$1{L2H%x zt#KC8>KoW`XsLZZaFd62U`Cnj3jwP+^^YUslg3T~L0h<1e3Kat4u=H>t2y;dgoT2H zjPJ$^t5_(F^UgxfG&w=g`3@9%)IW=eyN%@n;zi>u@)K#tHkL(knK8HVaSF{AvpET9 z-VpwQNth;H#oijXMt#tHB(3Ds)8C##=r#%SOUD1L4^(FVtVaEcQqM$aD6?^0IN*$> z^L~+8Lk$Q<3ZCZ!BEe|zG@E!VXC!Y=W}?*7>7ycV&P?#U2F=*B7c`UhnPzONDB58D zgD2;JgmKV`^AU^`JQs;b{tpl$?KLG8#d&7?$40M_r+lAM^oF@ju@Ko|N(&4|vb42|VEKUgIAn%E&(8@z{)j z*k+@t1E1;w@$6Hb&1oSa6QAd)&c>Qb&JLqaC@^KFLlf)sO>H;OPcTEJA(u}nNLM8EKpXvgppIOrn_6Atf zgiI&z->*kjKmU`RZyJwaEcmY0FhRrcg*CH%u_wEv*%_>n!>w7unoU$tKJgs%$?ln8 z)!efikhVk3<`Je2P&p+SnC%X%AZ;LCD;5{|Yda}-sK#BZ!p6u)+ zou2P<4*6t!#t{V#q(Bk4>C;I-u0XNIy^z` zKzTf9i-tJh$xer69|@YxsJ%aai!F(f^VEQcrgN zHH;^F^PFOn>A^#;=S9scxw)`lX|ev`9z9Wi4tzMWRixfe4A0sqRaBTp$u#zDnn2>| z(Vlmc#^-o?^pk9S3^|PwZZ52uI{oDRV{4pnW8bDp;*rJHy9W^0e+08iQ{}GDrzu&Q~G*+kw_oMfk#$cU5$#h zv9F(iUm}4VB%?LSvkhn_&o-c`Nk7448L;*?_H7ym)hbx;6Lr3+f75vObJ+u25N++S=R1Uyxm;`e^*xWm0p zF>hha>s0A2oZxku;4RF98{=MGuidl6QT&%{JXYr!v@qyO_mTY9o&N^%Utj+7&W#zQ zS)60EjTJA$xF<5$MDIb@i3b()jjdJ2R&Tn$Q0$W!qYMApBUmxqn9H(RJIlakI>Wg8 znc(F%IMbksiG%0%i-(S6il!J%Ha(Tvxu&EBGtlI(8(pTLPo^s=p72FPFKq_Zy|e8B zDy^0ijAyAWo1P|RZ?;vDRAHrb6WyMY`BpE-hDd5LF=X@*q5v-JD)6TXk zXIRhn7Lr=nFk6o>CzZ+UK_W~w3a$TP&?4{b{$2Wa$vrA}a`d^J0lm6+>({M&x9;7s zc3N?zj%d9 zX40hFB=KZ*GS#k$`DCc6iU$`DUQxX?d*+)|MSHGS*puASz!bNq8klWE{Q78Ys6N_| z#?`BpP2?-8fi{KDTLasgW0}s1G3n%guJr!1CeORb%>!dTdos|w)HMz5018L*pDFrd z=rS#yXBz`^;*63BH~;!mX%hdLDr+ibliKz5iKcRRww3gjo94iJ+4JVD2zc4%)vFA6 zrQ70M8Sqkrbauc?rERZ%W8Rj@Dx>4IG=-eQ5-??9O67Qp-MxP~c_9yz(fPl2JHq(2 z>k#u6#k>xc-l7R!hY8-IJh-XuwJ|5b7%^pOu5Hi$)*VI-(-fF`Z(JrNlkgEHzJ45q z|1H0Cjjk7yWzU`pbD*C61@!FiVUwC-3cD+h?Q=9~pF{cEUpiK^gZyxL|D9jDA>aPa zeO6Wd_IHjI?+e^%eNDe}mo@#J^DDf)ySG2%_I{wr&zuow@%$$5xcF?Fjl*=;QQ2HP`@7|>Y%VOrdY;`}Si1E*r@62+>$$4AFf}dhO_=#P zGd}>PWjA-WJ-kQV;f;PS>sz=zj*j)i9rqcdyox+8ZT(4;hG8xn*FAUM_@&87IA_f3 zKVbBnWh*P4ilXK7oS6x6X6ceeOINO#@0?o#{h6ix2N)H;QPyNBF`wrQByW#3;l&Bd4oG;>(zDB!uP8GaNX}2n%-h)Zh?uPzB^8TTu9)YH zK5q8tNk!v}?Eg7MWtA%{=1d=yw`!IA^NR}ROk7ktyJ*?U<@3sBj~zYQ9CPC(Ujmcq zCT6oWM>Vs=oQrw3h)w1b3Z@W8ne$Lw!lF+Ud?OY5nsd<1)VK#MI=E^+&aF+^FVAnv zY_u~_QSDj!eDl8AmoQD|t>cVztn${<4F6JC#Y^YF;#Zw#(x&d&tAbU?R9RL#GG1L^U7n$)1noNmMx79=s&Rkpkq&SMh?KsyOOe!(nSuQ zYVZbXG_K#WRmV&k zExsGQDD``h4Jj9gFYzu7UG9#|yc_Ss8qF=qSB3}E4ZbnuYsZn985errg{{$<9i6-t z=Ps!%DFrK+TbBDSWWUnMn_p5{;^dXCSYaoprDtBVZ31hAnZNe4Rf5e%W7Xhgo-j1O ztaRnVIg6GqScYsEcS&g}NW9CDBd1^w z+FOP31$$(VW#HT6;N_sbz3Gi#h5Pwi-NfDujLTp>X8xEj-=6&d0Up{0;i7sikP*N9 zHX}UX?Nq>CHNMiOJ$_W>+q(&FKMtHur}mDsG2r1l?O-Ts*zM*HD66i%l(cadyn^XE za~)?#7n^QNg!$?I4sPEzoX*FClXKWo_QM{AJ7{mm`HmBVACCjQ1POaD!0pF@(>Z2{ z)uWr6AGRCrpuIh?$2vrNt+4y~`#aoz95|gxuvftZwfSLhK@Qr>#tHY&TN{M=_WlDm z<1j65zaHZ_5BZfFGQ+s1;9pR0?fB;B>E#F#M6W;;v%LqsfxZCJ1~-1C;=3vLoZy&w zQ|ac${Bi3FrQmV&#&P)N!sGFegJl%RwsRBgaUM~B^PQxB%`@^Mr?o@3=cdVtLw)XDqpSrbY&3o`K}%A@{gM6C3Ru znUJjAW1GnNka-UHyUlrkPm|2HvNg)fZ}<57+Zruc4d`zspUvD~C8h+PGsoOm%vn$} ze?FcYB&=9jniQ6-T>ROO2+jUn2Y-v3N!(a#dh=!H7EVKPG5;jnUy^l{yn{sLxL15c z+$lasLhm2qMpd)bexlg)8de)i{;{SajkfXSVJbVXsmBL^_S?C&C-mPlPwBp9pVM zKN0?s>LF8qTWz(jL6?9`cD;47t6#m#B)UczES_XVy(DY{E>K@ zc#rs?_&brm6SVV3@k5dKf%I=H=86Nvkz#>3M_eYJCtg6NU`-A2QW7`fS1R1hr49Ld z$^4yQIA@Jv`eqJo$PY?>T;b1)Z;AgF`8&b*9mHNDr`e)E*AyYYE7pqFh(8tYAd&vP zk{^)#d&xT`KPUMwlHZj4cgYQsKbD+|_Mhozkg(rg@?nw>m(1TWhVyrf`okoTmdsDG z8P4A`hMyw2L^9hAhVyrg;VUI`wjRoCKN!yTgL19pt0Z41`BurdOTI_)4#|&6{)6N{ zOMXf6Udexx{4dELNsgd>VEXAK^3zUoXURP!_mMnM@=(d6B#)ImRq}Mnb0seo&l4{Z zH;XrlcZv^+J4McW#(cgb@^_bV6m^?yFZL9VB5^zeNj&!+D;}@#F$!n<#`x1D&y`#z zxkB3bf=4D;tFw{coB)?*eLl2lCPC~qvYEq z-zE70$&X0hCHYy&FH3%1@_Uj$l{Zxnwj-Y%No zYv|oC`48gLBA@GM=Oytq@lEkR;wPf{J%@e^{!W6tuO`j!JIE<9DfbckiG#$ZYi^j| zedre}e3oeL1K__v@);s0)ujC@@gkAWi}bG*{WUhOmdp=E7;f$dK!2?l-lx;w+!uiU z+8R&D|0VGi(cC9M@9&a75z+r>?4*gAqPc&7{$Y}Ph~|C*{^ouH947w}qQ92LB*|07 zQqf;KW0_=s?TqszuNAol8ISK$k#m7kt`~0-Igu3o?-V&(6lHV20zNGHananj!2i#Z zUld;z_lo<(_eD-IM7!qx1$s#Wpf_`a@{q`{l&pzzG&`a5I#k6k$9?j zy2uGmX@|4%k*mb>#0$jli9ZnQ#2dt)hCj{z-gZd`H|Tn)@2) z@0T3n{Q+cie*)maiWH@k7zv*TL=a z{s~MIGsSjdCov{++CAzYCH56LS1V)P`!B?ciWy=Xv4hx4 zJW}j04i<-tBgFCIB(YeWA?DDQ*!tK{DgtCjMOfrMN@< zjre=<58@v2Rq<`{U9my@Nc4Cgi1boLbDs*ivt)C>3i)u!dEx+Zn0SK7Ih$#(Ks-g9 zCC(SiMRPw3eXc*rc%0;!+#p^d){1rF)#44}PegOyi}?3Rep>vK_>%aF_@?+bk<&;s z{Z?Wh@fdNCI8;1I94&I*X~thDR*4sgmxz~(SBhIiPE^hKoP3phN_b`g7uy~V!bK#_BoGyYg{vd9Tz>Cd^$$#QX-xI*OI<_!Oy zc)3_3ZWFH&IoUb&?-cJ5?-w5t9}}M!|02FFz9qgVejswPblOi7TZ!$&95E(xGIit`e)n3q(%N&iI?fdhti%&Ejn$CvT_zL*nnnKZu;Q zo#B5K-xl8$8^n)94=)O+pDJ<|cgmf`?&9HMo;X0{H1E_OEAkUr%EjVoVu@HTE*3d4 zJoVR#7mME)uN1e4*NHcZKNW8me1H>WX3F1g`f;d^6Ce9SOv;oswDy|gI71xUwiQgAD zikro4;*Z21i?@k)h+H~>={+nyF76cnEWRkdD()5E75^#zNBl%g!3XxV-$LZl43u-k zT=57oPaGf~FPYz1UgI6^{_}!~x-xJs-NFA%x(2jg!R ze=6QC-YwoMJ|zBD=%7pel7F(f%gmODEM~sO_h)0QB`h@z0;u+#n@gngO z@n-Qhk!zzc{sZD4#HYnK#J5Ec11hMWDsnLu%14RA#Svn$I72)`Tq<()6~@0zyhglU zyhFT8{H^$V@vq_=BA0KWy>zjgm@D=d2a9oWf;d~8D{}o8+FK)DCRU5ri#LhC79S9w z6`vEifDG;J7c(&6m~yt*Q|v7sC!Q#B#Tn|)7S9q_ikFC&i(Hb1`acsN5FZw~Mh(ON zD*j8{FLKcuh94&O5swkMiVefZinGKyBA2ycc$N5laihp}ZWw-xc(1ra+$H`|1yRPv6a|P%n@Va5#mwe0C9+Tf;dvd>sKd)cO`hd zFz*3y*_-l=k;n%(z8^rhfgxVAnQ*+WFf{R?ho5t!@Aq5w;QKh7m#KWt^TTnEWbDJ< z2u%e@U*o4jo!$}_9CjSBDlI5y&rPG;rfv<)Y3s2%m;u5F{<--Ur?`z~A;eh(e7 z!(Vl>uKG(u#(%xokWuX(F=bygI%S`e)^?B6y$4pS?%Ii~WQO0vTFm*Q;!gL$@ou-% zC-QbQCHh`88XfK)`^zy8zvpZ>RTPcQPLQZW){Z^6rB8%sAt|h;(iEh<*QBI|8fJ)7Sbq`|ex&#GBa{kBXm+ zb;M^HJ3D^adfT11w|LLV_jR9WC|KKWlON-$wLxvC_lSMhuWi50J-WqCU*At{$J+MQ z(QPg2+UB>}l(KF1?T5!xx1mH_#;1;Z!mE2j?gzWPtD?>NN490wJ6FEyq@!fRn;ewq zrcutmAFfT=hH|<1-rG~J{!#o_@elWga+xwMK8NxO#nZ9wxGl|l-gDF6LK^SvO51is zK1zIh^y(KIvak7kal$6=OxYdeY)aqe)E$w}v-!(incF(lMF(YWiXbF{Gu<{nbyFLh z{nqB}r)`T4Ps0(r!&5d@y}$o9mQHGu(&@h|W%Jdqvy`7`7_qh$&SZA(32&rqn}2&O zp1LJ-+pagAg($0Bcj(JFK9tkK4|cIEqno`gEKh_j+{y4^2+Q4L!cFO3?4mY~edEP9 z+vXnq#{Ssi*V7Q|i2N|}7~Zty4J>1Gk{KgsuCcItEBgK2Y52zu^rld{S>A!YQvY;8nVZmKvYbEkrbBF5^d2PecmIRb5X&n8%)bZ^(&s za=vA6)G0RNQV1zwqKeGu zPvvOJ^HPsO-}84;FM$7QC)x%=xWe55DVm3W;mcj-y+t&9eadL4r$wl6W6F2o8On9i z@E+X>|5#!ut&HMLMl+Nf=I}hkiM~tUpQL2Ko#9S^fTCo^xD~@5H}?oQT5^1VJDtvB z;MejI2Anbg;$*loEAYjrJCoVi05R)KhMr1sH^pvnxU(p>#-7EYDOS9hB1fjUvl-eA zrIB@PLcEwFr_6LuW9T-D_tCNu@1w}k30CAdP5dPIVmbn{SR(G})$klbktO2Jp~%6M zS^PzCOIZvYQ;;>3;sT1VL(E)+12Pf^Ohdxzdq%v-h>p9Eb{>I{bptbO#47y$WF3_d z*@c{ml_E{pTMXl%5G%49GZX7Zny^0jJT$XY?Z<|1oIf^w;7KNrHA>yt^0c@y4Ufa+m2{=4*zY%KX`rF zh4r|W9tTFa>FHdd&c&~9YH!EO%)zUBJVtt%cHKJE)!<@#X^j`#OZQjg%LuMBH@;1y zHS$_EUUx53tKezfy)3PRCowy?yj`on@^-EL02Gd0+fGa79g#7<%^^Ys-SfdP4xi51cL$x0_IyO7z5TmpP!T*ai@O%;bcKys@w`3;dXvC3$;Q zGGYNEUXA)?{OPy`J7#VqY*wKU9kcoNLe5#?fWbQx1{vUI1s3m2#QYWF@5K(!O;vPo z;20(oCmzLalBZ**6*g7T@hW!Y_&+WnbaCqGJwrter;8#qK#PqxE#G!R|WK**LNQp+YdvCciw=jy9dm zRe>YjoG5mN=3&PXA)?tB`({Lhg-wYPF@mqbV&(WYq)ZGj%4e^tKM@XF+|zwk8oSMe zqxk&dHF@(jSazpkhcSZV-aH4!mcwDoG-1rIU1?Zkv0zgu?bA;?*ZVa!=;xdE^)slS z8)_1xv9BNJK{#0b(j4~q+l})3*dxxVwc%N{;Sb^F`S)cOGwYBq+gPY7@aGwiIMZvx zr__dX;O1HIWna(FXE0437xNPIqx>B9h%=)$JhL`THw%~xsF19hepqLu&EoTAKabS) zH(o*J`v|Af)bW2BTb1U7PB3wcYs1rO!#pQz0kEPe}dmvafwC$Qs!EaEaOYCGtbpv9d<09LGWN27B4kkR#@+XI2*fBp~GHkvjQ#FWv0annNlnuc-!M)VbXdw z8a<5vRHB#hKg+GRM{JAiYGWJ+O2>WJQ+d>p{yFs&9>I>nBh>g_7Hl1o%Y+u-SXm`P zPXGFsq)oS<)Fp5P&k#?Csg88qh#jdAN~JoON_C{2pqw>uHvErSx@>9LF`Ut4_M)Zp7O$LNHhW3QymHQ+ z@zt7jFb|FW8*kIWL@Jp1Wl2dT=Kjz;Lqi7PYiOLHFF6tLpB&d~KipfK*E7d!8}rVL zdF}EBcn^f_Bv8(F>mDrFMaq6-inx)UY#@9YZdddqm?~#28{1J zp0jk-MmVLa7vXG{9w(aex^RNPP~_^!-TnG@Il{}h)r3D9IcsvCgkJom+IKx{#+&eku4UX~uNy7`gtJXa0?e)w= zt}wKgiFps4m*=%vKdbMNJ^S|YT2)$ROz_4p@HV)4J-YS?MR22BQBYVsry_qvrL%P9 zlF^t7$H62gb0&=}9ye#=n8{;-F@=Rw3LQHgl=(ko5GQV$SH93`G(l1`C&j^pOqDBF zI2HMvC8lBuCdpb-vTAfPo|z&kkznzdqT)I6k>e*$D;(3zEJ4joykv5ZhZ%DKOUjn4 zD67=WS!SxH1Lx9GCUF&@^7zw54H=X?=#hnEr%f6&xmbsdN5A6!4*w585tJ-62SFbk z3%tx!MhDJkgzDPlQtR7H>7dFc4!vmnsbl6$8efEhA3ZMVJ$dBh@ss1u@@40Y#{4ti zlqsYt3KpHctg>*~Ie2bPmJsLJN=$xcPW<9!%PM$W$x@g$di0p0BFCO-Mo7%M^<^dq zOHAZtGC_03p;{4~^$c|%*+oU=6mC3Ke#P~VgcnFMo8u>soi=e~q4Q0cM#_Bi`&siy z@u%Z6=7!pU<`j43Uv~bdCe3qj5~gqDj7@gV8LE>m;!Ks~0%S6Y4^;B+=11JnIX z1j6{jENHJ9_8!GS(jLpew|8nF4xDBTd)q()zLR|wzMFdgz`LIxVfQybtQ;P}bZ5ly zT`)4vbm{M>`yIIbIB+^w;ssfZ4sCuIUjhZ~J=)v$+t41~>?G`64!0i%PUq*amraK@ zKa4kfL3_Ic_V7+9VecBa{Wx$s55r!6zmf#Pw!s~=w-@$sxaN5I&d)#ITNQ`(f!l`| zyLCd7^Tzakft~dA24c*^S&;pWVcd6MNAwE7Y}Z3?pf7;b;r0x6-%WWp^oG-+jrrrY z6MOJD_65qNEyDccK(-Tg9!{q%9z0*BLz|x#87MAiPiMUKfoDhf<0YK2mklz_KruLL zanGE5x@??xs3tZ)9eR8nb0Q(TW(j$lpkGQ>;v7lA%`;~_>EksjNgf|-YI6HLb09H& zmXF5NZ4l$ zVV`aWnTc29B1{<>Sv7Nd98RL);rXH7K=C;7ByplxB+d}a#KqzYah-UPxKX@X{IPhO z_;c}I@iB3y_^kMX_=>n!{JZ#p=%T!MJncpE%`fCZk|&6#h@~X@Ar^>dkZJby4(+h- ziSh*`bBW-zl1Ja1s8B!rzhqdnC%g6|QgcI1=e_qs$hNH1!!|n?afFIf-W5kUeme`-?-x z;o@Wwx8Fu@rg)mTP&`v)_Yv)}y&*S&08dpNV&irk=yzLy~_h?iNiw zNBFCfO+APFo@7(cA%85{)OX12MPxory$9L9NI6$LQp^+CrO5E(#e8v`I7KWHXNz;i zh2ojwa`9~Od~uz~c8=*?F8)y5D&8#KCjLUaNA$mee?;;h#HYpQM81P$I_7!;-t>ilKYVkJF|AzfO$q$N8icg8Ji*Jb^ivJPWWzBrF7JG=j zM9%TWaQ~b1xa0|9p=jpZfnKTP1)~2A`q`2%63rYu(65pF1MzC{I`KB~4)GE3G4W~f zPvT4BE8^SYyW)qU|LwVlJn;BZ#Z0la*jeP9Wz_2>9w~C}GWrh@{cq4mN**sx5{tzd zqW=y0e98Vd=*uK?oB-`#AU6Hh{KxXYMQr-5`Tg>LNPJA>TxYcVtoWSBu?O`3yZC|l zZxOFKO?X6XDYgY%6vYIo^ZzjuHKD z%!f(l5D{IkJ!+DD5a17)7c091(yXD&QhoI?gesI5g%gf~>W`?R6*{kkuj2K%ASrHgj#cP|caq2<`3KKY1y%liFZZp!BI<#)dwLJD4sR~G$fk$YlF z{xypp-|rz08MoYZ$NK$l?gP;Ebz*~@yc>2MA3tnM=c}f~{~Ui2M-z`hZjBwtI_`J_dB_Fbzb@YJNAb! zemZ~et`D;Q-C@jIW1Yu3-2V2Ssz`O}#>Qq#5W$o!f+y4J+%x?I&Nzx~EB zw{MMiy{g?CN5!9i!;3%kM*FL3-{>75aYql1!Of}|`!UAj`flfbGq0Yhl418`(2d~7 z)y0J|)OaTUVT>W)X<@vdxt$56T!gy{?`i(?#~5CXXx<0(Id&FR!zqJ#g@scuW57sw zd6Oy`5KZ}~LF$n}a=2j?)i?w$Y=;|Gz*Kl-0ps!YR(R4P#tNr?02SopNd#l0;Y3Q| z@JUws1X79{DtDuBMEGRvM5+-~73qWjYa;AcJwGxR|Idqz!T;|>o`T|PCzWITLKW^a zh>&_a0zy?T$BVIzb3zxoHv&Y0s;{zl>E*=m|Flm($Yy1(J79Hb(&2Sq+h!%Q=KH z%b?>qbCsE|nQ09pgC-X+^N{CseTfTrWs)4m)+H@laV~viRuWPN#SaMLtour%-%@;we;~!K3Mjwl<5; z$yVg7h1n(jFou#xUXHdpyVRHJDb4exmnqHnr6bXlXP01X;;D?ckW#5HapslmdA`Ko ztnB%|l#8>MJ#QJt9GdZvr%}YZ8%Fps1q@p>!e1z$b4_AP{A%!xt3*yhm-Q(RYA&nQ zk07>M3CH8ujaJ0vd-K-cgZvr-oi+^R<33w^H`O&EoMMiZ=p3lFWd(|c`TxrgNDPid zjQArFQ-dQBqyA{agAPf|bM4qgjth*Xb6g{4G4i7RaK@I+ja2;Ms0=FNmea)jjG>8* z2QIei;`VP-=uV5wNS|qjPvSpx&8!?C<80R#C57?e_)~b3s__hj%Nc_h4_p_$7k%Zas?#5wJa1_vFs zk=!ude6fMSIm900oJPEFoU@5+BoJ{{I_Ee&>gn!@-F0RYL$F5?wDHw7kskGwMw!5= zM4=zJmw^?KR-3?SJg~x$NtKw6J&mKeA_IG_KpK>Jx{xXVtfe{UCxZQx=O2TA{vtfH zI40!SY{D7`wEoDl#;uo*Q3r`0*pbssW<=Ji>%kq+&K6$$IR_{zN~^bSLwCK3^r9 zEr$O*M5K0S@QS)KctzbAyrPn0Z5g*0b_^FKn53PK5e{E_qS!4#<1qZV1S{ z&ch}@b`WPrxQ`3S6X50xY~LP_hsWT{bnh^-9ekNQ9xEUGc&rYxV75o`pD!uVbP~); z2xBlwCJT4ApFG?ZCJz2F+FRIhSrEOgYM3 zElMiK9sL}mSnA--iw$irl+DIi6K$*vveX0@5;BnE8-U^Su7m%bR)wH3G`oqCptY_h zxQJjjQf$LY=Ord&_SJyRMUl;eJ!l>+4xC^{SW;+^bIqOcDib#KM!?1_@MH3=CtJA; zUa^}(Xk<5qa_apm-`Ll0yfU2gsf!kuy1u0t9P6=jxFShyjyd&Xp~)-oujJs6M(XlX zq8~|poYm@J`;iVBLky=P&creSv9 z8o&6B;9J4Z%f3WSXA93J92yNl^@cS8^@fCc4sr=?Y>8h#lLh02f4qf#3OjT0I(C2i z5blq#e}X*(15CEHHRP)_vSZ$jJ4aC4-JjVKkC1$bL|HiQfn(qf9LV|A4ix>m#-Aqo zjnUb>c-0(qD_71rYhZsn;#7Ug<$2{S@B_x5;--H^<$Mf1L%2B=?ES-OeA03Ay;WF= zJLWBp<@W88YX+V!iRF6PF+A70k-W%EFDrDU>$Rx#vL|@w#KvPFsJD7Tfwwy5wVXf! z!%thpyw)*qdF&Xh)P0QCa(%ZhlZQap%gF0;OwS{|j+NfBSbr}QDtS3QPZ%;DOU@#= zuqRf*J_?S$UV2_m-($Sns%9WZ6TGbIMSc7A?caB_w{(WrCU&HER?O=h!&uVaxf8l$ z5#77iYGm(7e~9lWGtP0O`46`loa>K(Y*duS zY$Km$#^CA-Xf&i2mxr@r<&yDBN*4A{j+<;WzSoQf_QxD2#)X;`m2Hf=HA8O)IP(_& zf9!n;d{xES{yF#Ddvmjr03s;LMLNh8Sqx#uMoC* z5OmfdQ9lOcY}_KyL3tw~Z#;OE$7jdNm~=O! z>&bu|>qqxL@WJbNAkfaJYT`Qb5Drw^nF@KEz_ZSlMGQ2TlZDB10hmY*J4Ig}n$(mT zl-CRW^l`b|gm2|dMe2!4u$OS4@C4x*!gGbogtbHrxW5tpmWT(< zXs}R@vEKr{Ug@7vys_Ux{GUbtMe!eqHVQJt|3ft2FIjKCTT*@|5%fNyjhz`Ot1Ijh_R6z4hG?Zt)B?9_T#)IyrbW~=teR~tpFNcYLqWGtX|4Z?4n@xH? z;mn6FY>;CS>E=T7t`EAC=t3dKPNwT6JWfb81^N6vC7vXlA~gLR{OO`ie+OM9dV!Ft zM&@5BTr0dzc$=_J_=xZc;q$_c!Z(GRgzpPK5`HeM7jmV6#z%LTrUpQDeUU;f-s*uZlls89MC8S!A{7Z#PgjWf#7XDgztI#}e$ajzE z2ZZK%1OElluL#X^2mbq_t)1kjqPeESdVC{v*?&Rj3C(i{x~1s2ut3;NSR^bFjuDO% zP7+#s$a2xv9&)zmN@2C|GT~C;a^YIxbwaAAS#M*P3|uezap7}9^V}l-HPLSh|5y0F zkP2?f+b-nsGo+geTMO;CfsCmD;;nsTgXbCiR6EI0%0E_^YByo+Xa0|bp9;Sex)^8}9}!ZCPr9YBqp(2OOIRf2 zw^W(le(PtP=<&j-!g67iaDk9k0?fZgc#CkI@B!g^;d8aSy zhl-~C2J>6{NAvAQ(C3L?DZEg4iO||V+HdXrTKt=Yw+inP-XmNud|ddPaD(tq!Z(De zc8})Uj;P-@#YZreX8qHJxk79INUIaZA0o^bb`c&U>?0f?JWfb673QBHoGv_1xJdXb zAuU;${&&JVg?|t}EPPD(tk8ZlhsH0=|G&bIguD7?4y|LDK2O*}c!1D;E2o3#LSc8I z{Z@|o)+6N5yoT~d2~QSI6rL_TQ+Td$mTKo0CX~ZszdpPdmQ@Y4T&( zG6?Yo?L07b{uft#TVZ=)M`7xGu$$%sO&JffCo8Y>5#0`t2VBAq7Tf~E_x~0a6!ho; z1K7fXo`>(L9qe6vsm4!?zXsJFW%_oo%hqkI55p$1s5-AER^7ikV{u+>*2>H!>D4)l z?5F4ahHQ44Ur@?ZJ#$xuSBE|t=pJ@w^U?u0m2%(e zR#l^`PpMj7-D*Uu7IpQ}^}nqTt>1UiKZgIKd0l;mp_VWDWVqY&6VN$^uByxJ(x=2} zziDGyZFI%GC2mP%)vP#u0C2*_fae~>7x&(-%%f}a(g|u{o>y}xqT7*MQvJak9~DrU97O~qjaSBaQYL- z87pu)zPvF~8(R@wnZ|Zl9$lPSyZnym%E*er)zRw0`tZP_>gZzRhl~Yn_Sx=y@%Z+t z-woe?(ns%3-~M5A5yLgja+X|Fwy;(*3MaC}U+Dt?4cg z7ldllK5OK~>!ZD@i^DaGHs;jkt;k;4c-8C!SJ&k%ZL~V4)+|4JYk2)ycStS?-A3fhgL~@^vCy zCo+_AIb-jPn3pWt&mPIbejnkYMW)*cY27iV!pNP_M7tG8lyw1;xMLaQn{ZY&$rDJH zlN?3zM9#UnPQ&lyIqo=?@(e=RCxGvsLNc3v0?Qdsk|qM#Q%FuQi9zPjM0O&nb>L^e z&B#f-n%_f6_W9tur;>b|Bwr5Q$t2S-j%ROX;wdDL0hwcLR8J#0fh25H4RHerW0q=2 zoD1n>BaLFuCCLwux@Ej`oE~O#Ey6v03`oxIviS<>lfCe(Vov*<%A0T_sR@pICW&Ea zgB+X?YKW^y;0Pr{yhY+v5&ZO>F^c7SMeaye;|lkW0RA55@&oRo7x4!wkH0#8sv48( zdT<+?R6foAFbkQQurI{I{QI9^3VTeJZ_r9(SpQH?nY!XFA!zEF-S8C7)H6CWVdhE$ z*<2-y^f!jCdE}!Vl3X;vo?E+aK^r91VNSC!5&DJ8yct_hfd?# z;_r_jVkX2y&@M3kEJLj;;L&1)bK!9{*Htp`qTvtYf+dY$U_tPhB*M5-F~Y{i zm(`U_Tk{B-HDF)L%2&g?&R7E1g+15+)iQ9EPlRh3xXveHwG7;LoWYiQ4NjZ#0*=0SsLJ$GR%m?eXGxd(aX$ z2F~odo%=P7>X2!L}UseEx_X|95{cM}z zf$OKF<{(_ZL$Vzk7`K89rqUC$Q=?&&G%_H4WH2A4d$2DzX3Bh^4PjF-mUqfrF9TeV zMLQ54GJG7S_$UJWB?O<%&yHpu6QFUtU<#tq9&sBy%&`e(a^lRMSIa;Q9(;n|J_WTz zUD*y+d;Z{5KozEOwit5(EayvjoM%hGJRfzMB3+8<|0jP5N*&E0E!27d9 zqXZt3Tg*dpgQ@sP0vBFkhws)tg~01RA7vYNDukKoK+y1Sbg;N`r1&nwKU;Fp;+T(X z9emUozBD{yY4|=BZ0RpS9}Kycwzb)ntjmln-@>>C;oAaqQnrqfMch9F@qBc6J=Wsb zmURgN9LZp^Zt!x1@kkSDe0GSq#AmMpT;sE&L=FNl_q`Eti_gv=asUAP9ss9}kex$h z7X?o$(h+~i9t`H)JWrXJt{kn{zn7_lL zE;m+2O$c{_6}AEwAl9!}xv7@~Mgs!pSt+Otq_hbIE+{_>aiKjnJ>5GjP5om|@pp%lPJ^aPh24GA(;bXW(IN?BQ%td?IHzf< zxkWNPebaG^4sGw{<$GtrdNkiVGY-4VgS{sC-f3~KMI5h(jO_&NS`WzIE%? z2esi%-mHA@$hg-x?mh1GI;`-pu0vv@y{rn@q87D; z+@aq2I3zW{6sM*Zc5DMH)i$tt?Nrdio0&hv>zwZmj(a)zoeI3R`QGSwyMYDXNpbHf zrv?cRY;(XtoepZ-sQ~t=&3hfysrBgAt!Vr@@TA@c9CJjw{ZBfko%ib8G2YFgI9Ayb zcBADZCQX}AF{$iFF(5tVl;M3x>@~-3!uZdedirCVlb%!99R`j+#HiFad^C2A#=_B5 z&sv(wJ~Vk4ERA3H$l`PljU&x-k}$YzV0^kWo07ur);>0QOlgWaDokekpH=)lEl(3Q z_^}L5)qusaJWZT(>Km^5cCI-1EOEmU71)){sam6<1uvSz9)gNPQHw`HA}nAF_f~6D ztoh)V53+XTOy$Abk~qC$nv*~2>@&}tj3+7|w?BVE1rGk6IHRJWlqop)dvfsi^*h7+ zBNnp{ObmV3O=!XXR<{O&>F^6=TxvST(H#OGgWp}cj!2VQ?i^bf;_UQeu+jmHTZc3Y zt#EK`x&0AN_mh~vZ(=4BL%L?5uy|(Vv0k)~v3U@5df>vpVL;Bt{SvedGpcJEULhzz z&c>YvI#}*ItuVUCHmE$}EW1K!HxQn1Z~ zAQT^tGoArC8@C8_P~OXs#~D54@!7HR__Aj6An5!O@;Je>&c>|%6((}-SEM5U&7Gu9A=PX9R0)a$X+hCa~cZd+P!s5L-!KA4U=Aj zbUhi6WBuq-?M*vB*P)*t4xV*Zo~11Y`9Is6Hg@7@7`6#t9(HMOYUT>Nwl~G-ZN|MH!``$v>O#A~ zQX$`{NRJV6L?(TP@H`>k0m)w^l-g5f8<4 zihot~8=~J8y;=03Su<$fakT9}SO zgM4e3+D3GHBJ56$CKB>{iQk(DdXVVhN;g{kiQ=Co8r{R(4~~z#FZ^vFa?Bz&7h3Ey z7oI7!_NrWMXZ(EOMZ(L4ON7*rGo3j{7r0Ked7eSvFPeq{O!uVl8R16ZD?;;JBi*~A zKNfBgn&%wxoE%V|u|o%Dif$}4&p-GFh;A)3;{f;_Me}=6lw-yNAU{<_x}R`&cC6

    ZmOo2q&kem;^yR`O!qoFbt$l2r;_nqcD12P_lyHOaW#JpbzY48=?B}9W?P8na zJ&^TnE^I4oFQmx@HMR=Fc+Pyw3`Z3|N z!v7JzDtujN&;5K)^xuSAgU^+B{1Rd6e9+E|OnD9LRuAtQ z54b(BTkX=#q~HDdt>)z%w~%$_A!04?_K)*hhpb%Jw=8FI&YIrUZK|`b%(>dB9$9u~ zb(5M)i}zWUePz*>3+Lxm&o3_8QaOKk_07Q9^H;@&9hkW!d)41y;t*MKXor&Th?Ey6OVXERUX4SwIyqa8oPSGc7QWo>UA3{#L)R{43+?XgvPtND%lx9W>(_A7}kX|%@a*mFZ;+@rxI>04tN-jyfR$2ztvJE11(pD#@Vx>TZ&^#DnH+N zTaz^tar$hNB~4c~S;O;Zv#xHsq}i%{O0upjxg)l;>D70=_f~yD4SU?3rI)`S$N94@ zXm@+XH#mLP4>=E;eOBf<3cEb^)#b$hZ1_|MQ&pZp1Y_Gx24X{y0v5JU0=&BzKG=*6 zp)~V~7mnPJBA&B0|{%5O9Z)WQ4JS9ZrgGE7=Wj59# zaEL6)ix8U)#38b5kGn~ZWI2W$jR|Sa1RVZ4nvvX&mBV9V4fP9BJSNsqJc>St$HW?n z6UdwiIQ(@C^DQ&^EX7G+4v&d7aqpRYmTH7wx@^8pxnr5JC&`l%B)1j$2D&G+>b>x5 zP6J&-l#{?AvW8eg!dUAX@YPLhdVeK4?wnGW*;oo_rD<>Q{p^vbi363H# z8%)@eCv<{m<{mJ4;S|J*9Zr2l!m&Ua=n$*mb#&@F1Zj-~(>4N^V(`u4SSh-qHSKu>li=fola7YkuiNmu|6JGPm%4AdF^350trpD*UD-ENL;HS;W|B5bca zHkk_@x%XowY+3~=&2AaX++}Abs z+*i_U43ogNioG;kjBy-nn!@A!JwosX=JtsU|bx3tKd<^5?e)v!7}b3{A~{pyIMjOyiQoP zsZ$PIW!>3nq7J`t;)l5^iaIT*FMRe*OazaD`iQ*q>AU>ZCgi3ig(5qYwuDr1uH|hvkLl;>1e|LgU293_|OE$6`?--bpw~c zCl-$YVXe<4@ZbwrAF_MXFcN7Ad|F}eNT@c!p#=XTMh7k;t-}}5@4g77K#h#M3xB!x zi?-vF_ofMsR;2l?c-*kYGM0<3Fj};+cO$?Xfey@AwmpJ2mN8jAi!ofd4a9N`C^M|l ze5iYwiyC`8V6q7gw_=!(i^(XL3EP_3{a0Is&gSq zSFzJxm21Qw&q9xYN2mXK9*e!w5-gY{;w~mf!J+K(cN^~U1i!t8+TMZ&-F0;m_n0Fl zli_UETX zJn&!~Wm?##>xHdaPioVywpHu%TXjCD5csRYcHo@{szdu*D+?1*-nnrvBR&HO+AzWC z$9nfx4)7jxD!iNlOObVPtJdcrrc>)9+8ox#E6?ZYsi<7D_;ClcIjqkCg`Ha+)wM&{ z{o8dfW%-?3weHQ6NH3}Eb?AYuyrnpd^rd+Nyj$IPC=8?0#Ho=ws4{SbX2Pnj!SR#) zfVe$a)0)qj^EJ(JmkrOD+=&q)Zb#C(uz|(m9vMcO(?0{2fA&k~WoJ*Th||0>acE_t z_9>@YCTf^4#@w;sMBaw>ggUr25i4`Yz2y+rhDVT^t7aQanR@nw3jY|-Ju^G?pD2^f z7``UjV}$*KxYOwb)}-_lAQ;G3e7qA!z%_`LA{S9VpIeyCD6d*uu1nqt%f`;Y++rLzm;U zQU9Iv``CZd#B*0?j(d7hu|+)MC?yn25)5}=uCwyz8P9);|7BflvjU%|J_{5V_mE~vnXdX z1FI0ZDL`9!XM<kG8&c@NEG+1s;95TURx#Zh&=OJwKAn0s>J|xb7oQ<0W zIw&vqP~TpM@?a8_khd6Nn+HK>3*_Z8AZO!#1v)4%9+1ZcK3l)vAZ+s(5fIkgpO_ia z#&HcMD6atW*et9cs*sR(JHpJv{y^6pZ~wGwu#R!`_X%yfBlg+3t>|M&hwSA5<8DT} zu9g7W`u!;oX7nbc>&1W^ua}NCcERiD8EBWLh_mgIhj5_UPRnNg?l!QEv*i*4&Ea?OVeAC!kCHDw0n^+Ufu8GP%kJWE>)@_%|;QTz1zrSEtaX|UzkKJ1xEw@y#J$wdk{FB5cc-}?7D*8RqwCUtGDyz4~YLPY+%ML(qYmql}tgXw7_#_~QD{ZG+Rbb98` zB_f_SVN5?!^ckWnM9&e;B^jo#AtL`8(Odvv{s)B52-zclN}JvjC?5mj1Yw!*Y~ftt z1;Q(Ye5Gc-tA*DI>xB0R9}+$;d`8HA!TjtO#J7YW3d3k;@|y?`5_S2E~iHko$k_|EqKS8Z&m{-d1XLN3{nK1q10 z(DYC6P5%T=7k`1UT4?$y;+KlPUU-x64&m>G>xHJDBHy#3|3~n!ViU?3cnP7 zBXoJcAulH6YA0#xXNfI@9PdcC6?PI*`9^+;u%D1~M)JA9NHqN&I9@c@P061soGIkE zNd84a)9*oZsgV3-!qq~1=JKtgP5(!_dqh7Vd`4)V1H``~`p?4Mo&EZ)(s}G($Zwtt zAeTx>?;|wN2WYO97c&+dTA$8D{cfasa;giA_gf9wHZEClP|4*T{oi*onL2gU@o>P8Yc!=;Y zVHY8P_nGb(VIScj;ZPyf;!JnCFx6(3igCs-64nTp32TMF5#BAlPxz$p8R1L9KM6Mp z-w}Q!{6ttU{8|{nz{C2a3v-1{h5HMwEo~>!g~FqRy@gcmQ{IWf(}ceiTHD!kMO)k1 z`J$_ZmkE~&mkX(%qWo)xHwkYQ-X*+8_^|LX;qGi|H!0ma!cT=?3RyONRG4~}>>=VG zCZst7(;qGDE9@_%fdk{m2`33p6QB2LG*0y%0=-r()yGrS<5!y3m?-2c<@DbrtLVL#SE294_+?|bWz0!Rx^sp|#>rWHr z2pbDq2oDf;5OxyMT7~(Ggu{i$3u(Z@_zK}1VU@62c$ttkE=<2xc%$$ZA&p)b|A^4q z%04feRxpgWHnW>W|6Q1BGs~BMrVk5K&z@~AeoJ9HVFzKV&1_%s`wNE(M+#3Ao+89; z_)Z&G>H%3lykexBoqEI(@qpW%4Qh`r1>OAQySG7|iuoa2!Uolzor+UD*A1xNP#<33 zr@CL+!gVL~4b_a<$n!l{_8qx#$mW$9>07+?A)7A^mg3aexLp_<_M>mNp36>B^68KD^t==@G)i@LRtPt>8Y{y zdJm^}4$Hy&K)`a4Z**x#;}1^KtO3NrymVL&-XA#@nKEu=vIiphAf@^G{NE7>KN86WWV%Not=r3G#ppQargM2YS-)rGQ4DeoHES6oj&22VFhbc- z0XS|E#hwo`rz>N7ljMtJHV?!sCdFHo)02^XSize~cE=yLgd``eIeY_g2bk(Zcs4BR z48aLwwlShJ6pxewtvB^XxA5R)SUe~rt*-*R}Ey$~wk zadct0mVuc*5i{q$&GCt>S_T&SL~bnuT(W>^9bv5rjw9S)g2M^7z(eSqS_ba&`N^t` z1H-uH_}dR2*F`WZ8u+R#k*WDrSt9L_kc7Z%;Q?O&<0j&-e=)=C#lQr?UWz@Ike9`a zuxAl6TrGMA&L(8I1|C^?O?4)iXfW22Re}K%YxAlfB(OF-zHTVcI411^4?zT8sO+qg zS3d$w;~4AL{RF~1cw8l60lbHA44aBA@%hQd9=jHtYYle<;bwSaY;g+$eq$%fV1-x? z4L*qXz{C87@BqB$%&e?sz`wpRww6Jg5i0_hZ&OB{+2|@QP4D`y=6Dp6ABV?f5h$IK zc_TOYY{F~syS3|2w4qXF-Rbecp6?ywO=fCH2IqzvS0p6M}y< z8;OL(AI~7-JM0C5_bXAd3?|O%bN193XP!0Pf%$>4AlO?hD0XIKz^}C$LxhBFLc-3% z99NaN_=I&t!dAta$0XY7U$c`)R3K;<5$syl{(&Yu!BeiRJw&pqdzbM;7KX^6?L*tZ zkjW9Vc*pOo_A`^X?_>ASz~&)&$M$k_2Zy_TIMa-(&AJIKgcN8EWI8OL8JC)ladd~k z$KZFDt|QW=5Z#F3Yp!&Isf|&^Zw60&xc9Y+2`k z4$9-^hg|R|F9Y7nt47%7LD1nIW2Upt#w`FND6eTi9-kX4ZxzBe4`uM1JzV3r&IYdn zBPg#eumk}S+nKhl^W@KCP`C2lAQVlucKq2U78@yUPm6nf!prXK;9eRS!c^71}@L(h>Qhb z(!K*-(a7WdVVOaB;}FSrTI;MlOIr-`e+)YYn0EvmuQuua9p6|*a|ik>TRiFZsEt=!-OXbCkv+vrwiu`7YY{(uMu7^ zyhV7Ykk0|jdrHXuPWolx>%vXK_kB99{$s*F3eEio|3%S%78-j9@Xh@P zZWe#5@CzZAw*t`|NoH2n(ctzLPP_@;k>pL&*4i2VzE zvxW-fR&LUHLfZO~=2j45J7EW5fv}tKNZ~QUQsDsM2;pcUmklX*S9<2Tik~k`)iZOo zmig@&PF!~+%~e+7UBY{Wj|-m?{*Uk_p|R^gz7IryA~g0L;BOcGtuTroJC?(}*Tg9M zo#rZ}>4^4u?X3HOX;eeKLt#Oef}QCddhGn0Z9TemM-1KW^$s6k{D9j*?{G<}TYX=B zr~sOWs^aQ}>n<%0EgrY=zIvx%Y4Mnip;aqmINQQ=myU9lJMNl+_&V3T78CJBv+@@F zIvaEkUBWe?6>q{OC9;fKhxJ*|I;6i|k8Ay?zw`DT#id!LUTGb)8^3|Cs}HSfQy&3_ z*Bw&tt#fQ zhZ}2VGKOz3%M@PWYByL>W~(SsT9OzIzwK{@z(7YogFJ0fjB z|F8*Z>3sbIpR|DfffH$8|G=M+><%Q2{(-*$*~KJ{{-G}9b}hz=xb!;fX-MmP2hVp$4#Zr0RjH23t+i=YeKT zm%v-q1jDP~k(HI@qzA2TYr=AZRSA5nsVP!6hsVy%p#bB^I~pFR9E6Chs`L?*$XmuJ zd+Tt?;26i0{>2Od~I!vtg*@Vk{c9eLH z&&FTl%I$BuX+0~ zP!iTu+2jmk3!xR0fr4;g}9)+ zIOOsASic;2E02>v<|%-u8-`4O3Hf3EWgPt-LYuBLD#bRi&ZfH$3^aea<*!A$u9g5Y z9Ua#IZJ6}SNY|4AIo6Mk6T;wiv=6ikx=!Lc@(>Q(b|(ujoNs_#$tOOf^WfJ#wDyLM%V&UV=Dg3ueT3)^=KBfl zh)C2?eD*n}W1k}S6%G)N7M?7eESxHwE}So1C|oS$%K_zHFT6!~r;yJ9XzoAat*+y3@izuGf#nWC-kqq*po!Zt#y`^Xn?3TgIEdExwK3Ad7=GI#cQJ96mqGQ>9z>}A+)*<4?mWS zx8JGY5n`ly;v=xk}bBjQ9@i~TV|3KGb`mh^26D%lLxIMvplwrHq<7N`!h*1lM(^im*MYi(6O;xb) z*U#gl>2L6WR>eH;Zp=L1vGDUoQnt5Atv=a=vqdtip)Y3wJO}+iu0g-GL+FB?BIFOvl(sAgGL;57K!tq zxoAn}@+gI@-y)@3%3w$EvL0l_vFTtAM#$gQ(f@M<&xg;UQr{gwl0(1Q)iIEi+0}6x zBL}fYW>?4INZ}49NtJQVY{rf-^@VWm>M#WFgTJf8kQ{k(@|kqxoA~<GmdbB3I4pR!!*OsyE@PekHSB0n&T(k)o}raiT}1;9sc=2xbPpi ztK*N(zq+ks2)1=pV_QePwskaIwC2e~iM9L&nhq^DS4^mwG2IDl@7S$6!N26Q%r20G zD#0wE?@jwZ5{;6&vE%=OCgZyfxcmt<7&}uAu><~>>ohp)`>AvqY~G*uaiD?WFbW%Y z2>x=78?TVYbrV{!={W0VnD3Z$OlN24r0v>sKZI=_^0|*Am(yc88&?84xJF%u*N>+V z$+dRAx>6qNH4@(DLC~CMvylNg8^^UO8)nqsa6x;rkE5XJp6%n{H{#+HEN9E&npp5U zHegXa7d&1^2E4tFYJ_bb1fBMJPiL6U#w|cNC~s3hUKZl4yj6ib2s%9>Z=n?uh`S2m zpu8=R$984?a^S5ze|Gp-xb z^|XnAtRLMo@WJb-541}Y#M$e}L)i9Z1f8jnw1A`ttX`#5_3tkXaXvBi__ z`{*<{X6!_#;m?zHwvU5@HXO&DpJE@!2+GA8)d|80!ZP8xLaqxi9iL<36+%8=q^}lU zC#)0RBYa5sxRCvs`OF$O@Kw=fjT`ibqRrYhXk(`jH2c7TW=$GMyHv`tcKFAU#sE5; zhzG{l;Uj*EXtNd#dWPr)LUXgu!CxoZ*xiGESoGsW&@YI7L%3P^iQ>N! zjmv7VCdo04_2rmJY%VmGW1u^V=6J*S!-ZVpAw5_)OgKh3PRQQ{raME(^&!%8g$sn{ zzJkA4wAEc0ofY`kil3^(F!vYn4=DaI;U9$@-&o#@!aobmeFpzM(VK-^g;tkg?myD~ zyl=yAN7J9s9-py40e{}N;kUzoz`l(hQVQ&m4xwjao5${T2;=eF47Y<0!7Ixt8(daW z_F{c_{hh_78ylA`E$*|iPc?K4Rk7_}{VAJQq_^MDuXIA`p`~p~4=mfa?BZ=VY=5af zw)W(*(F}jNyzCL|$T)8N#oKP){+F^pk+;q5`AB_i-6Qo`YrU$laRj{uSp> zrMDPVGPvZqlIB~ySjL8t_2DB&)rSweVB2p#y9Xyh4FdhS*@uDeL^div_8XiC<%j-= z35h?I3cFnQaXCm`5SUz<%flb&1>OZ4doV5}6^d}R-unx}p4AJiCqe6e&z=GG4AX2O zr{|gYi}nB82(d^pMa9zEp~U2N4C*|+^AQvFkAs@U*xo~#{Sk7DC;Bps&d!aEH8R5H z*C-tRt5317Mchc4%Rwo6GAJjy9e?b}P`$vO8=Zu|bE3^~?X#mR5DOi`-OO0-z6>gj z18}6$T@8qZY59~Mi`*YM34x5QO!i=6XU10~A4=@Z;D{f2I1)!nb28MSjD93?FzC$b zWX=w`oXvV`L1dj>UPulZ2zRmJ>;u3E%{6={#~p#B_=G2~hwc_19G72mZ}bu<90i78 z9HB-XNcJVkIYT23=x*ubAQvK(n}vYekCpo^$vl$%O@(GehkQ~C;uSxbxkcZ%kbB`uDl(GEmP;Q?DIhmx(a!2y2sWi>yubMlG+0Ov9OR1@)gMBM6>_aiYn%53lh8WV)OgA2OxQu$lP%`X)BgWct0ygpT^8x4hFz(AQ-U2Ohfr?3nz*Zpc4WTQbQVF|oBa*Tns@PV>cfm~x)LkYaY+@o_H@CKhv;Qec` zM~4+r>mcO2ByYN9nUQ-qDD2-Mu)=5ugRC>cWEsbfU>jU4(>Z+J^swcXA`oa=i3}4Z zvce|iEmqG6ve@?64rf`c7;~bILDqN>=w3U!;mqMjPY*=1B;zRA7nmqxcO5ge>+|Vj z*Y^ebcQfS?Xlar#L858QeX?1Iyl>W-7iEW50HHlNt_=z#|9}6pCQY4j>SSl{IKR!D zDs|?Bic|27kK|!(lg^$t`IJd#jyV0yQ}fHvt~=`a@M}7~;#6!RK|GpMI*>9yHJ&Tv z!4vSL<9bbTdRu<0gRo<%z)SDtWsdR24rtXX9P<7Uj)z@u;hX^oZ}ajIzHH8bHl0Cj z@fh>z>?vNSc;~{-oxQ>N5H$rcPkFr%bI%-Xc*^(A!-w?Z?Yw39*51cZ1M=f|3H??B zrJuGlO`AM@#?%U&VOET9hv7u6Vkddv+v#WZ?&6$1qoR<1x-bnsGM4;G-gl@6lMRQ1 z#ZIYkestxa|M|X>=@qDMV*iakqULiNe$*}Hv^ZQ@VX{)(_LJNMl&I@>?1{3PRb6LN zuPPPdDW?n@F{=2#{babrjrk!Pqu9jiqm*NA=l9$!Wlw|yj+k&}`P9kKZvWr=Mqb>G z%|H&-JJByX&JR8#&i3%VU9$*%8QO*~IZ=4JZayUbn$a0lYj~!^Xl`6;I>yl*0w06l zUAm4)lUi=@C)NJ&a!O)lBj{{`f7S{|*v1tjjHT~{o6`(aBBTRg>gNBDvtIs;DUr&PYr~b`V|Oy%2p~6Hy+_&xgWQHP6=sQF3V#UBIj*ZHiFL88IBWYK+eXU z4LT^VB@X4t1&{KOB_VGi!Zr_r&Vz_#I_qrQ1z-f_bqvVMLY%FiKLfJ4VK)tVcUd7| z+u*VkdA%Ty*T?$hz*~9OA$IQ2Khh68F9SEq_eH!bN(G?#Ie7iDdig0W>0jBc+5;&am;9-TTD)} z8fq5pkd5>l>wXHo;xNjEUhHJyBw@MmJmEayWkRmhG2a>?R}o3yCA?qwsPJjw2H{_X z?+7;ww+O!!ek}~4Gf{rJa33Lc;pAKWqR}gYK3V)Tgv*523RCx}7=0lgE~76*{->D^ zw9yxWeogdS%KyITk41kedb?=8A~1gj5&4^nZXvpj==P#%e$VuWi#B^yK$nU(>)fD6 zi9SW?PZfQZ=;@-(Ib2B3<$IQYnc^3VUM>1MBF6q3g*1d`J=P1K5dUeR`Mwk4-xB?{ za0?N9E`k&PDSik85#?tR!RIHUNq#OJxEj6YobBZVd64-q{=I8ppx3i-Q9xpuF~ zT=A>Lzf8DX{I$aC#lJ~dCqBBJk;hSna`97Okk3EqxUjA8FkxpQ7sZ+GC}D}PpO8xd zj5p66aI)yrh0}%R`9nN^JDL6xp?Us5Tm7$j{y*V}l*iv5;wwV_ zPLSRtG|wmKk3@eWG|waWQTBIWwlGh)yFF{>xkbKiN`Iu#JjdXdinjIw)I+cw^IQWb zi{^Sc`Q^e2Ar%$m+r4X7h^AJ6e6tr4c#UXdKLGk>(RD)eT}1Gy>0mxHE&w-*ent4E zaFg%@p&1{Lo~jY%=MOH?oIwUOdvSnfd;m6AJas2bcbKrN(2Nh@A0xVtkjfRNKVCRl zc)GA$X!oqm5nUxr-Lpph3+3G)yhCXBu00^yj1x%rN72s;Ul!WEYyT_yec|7Qp9<~X zwQohI?pbT0=kowzJE0jrP=0~vZbB-BSpWV)>V`<$y=v49kv>Og_omGey+CNk59*4T zevObSBhu@H>xERXktUKHRe52I=nuXHLN~1b;Gu1U-zkxJ%?{Bfest`zO8OX zpZf4~E^>sB!$XeupoM=reQ?Q;l0nqMd+8ev|0;A?_pd_xzql>$Q}@WW^`XPQusZm( zgbp4dDkt#>z=hq5&}Qy91kdz2hHd{q2md;s6*o2?EOQQ`*RB{rsN+vSg!gx{?Kz0A zlK2Jx96p6)C4Nk41QHlwAu4Gw+A9%`Z_K!-r=6*C@g* zc6mK?Yt3JIyieT_Rw1we-kobQ8SOhu z;}<-e*hrJf*VaRYosOtxypgdm|NgAa{=wSpwP-zPvs(fZj&~RuL&8{&2!H zpFgvffjNdhn!ri0=bSgMmVsqHpB1{s4-(eG??lh-7dndas^DE`6v3A_BPefFQr;*l z59-M~t9&+LEqnw0 zZVxa@;n4y!iO0bQl;g?hX(oDriRLhCTrvLomobho1s)prnM76};c|d+6wW~r1UZW{R;N0jA0O#d-`E3vN4uqQZ0jOCY|4ucl zuL&&d;j2~6!HNEHlD@JP`lz7B)f_0flY=IAr)o8=lTcg+cVO;pBOVT~OlmBDv=b`# zK<%2S;rG|LN>828Wv3iQX*GoZ7q)CBuF)Po`6C@Q*+6NHF0i9o6}_>yuL+kbeb)z3 z?nJj5(AXv~VekG1S3EEXa{w;RX}KWnqUgfN#o=miQRos*Gyg^1>i>b0DF3r`tGrLv z*`HI+0L;Bo#LK{a@Va1~jpLjH%gG7XuPN4Q@XOo`oCrMSQ3uE=gUy4W^C4vMUD7%m zJQWNZW?T~psoF`o;}I7uw;lzq=j#mkEYFt9_1&PnrHG7!XPu2Z8;qd5d-lV79e9+N z0dM6kMA+s*(76-xn9e#IcL5kdc~1r8Wg*VW+K=(K!w1uy3*E&z%pk`&`g`D!yORF5p**HaZm0_lSOsi1G4|!e@zi*o^K3>HaGE9U|zzi~daXH=;v$pcrp-Cdi*B zdVeD5xM=RQA>CQ@5u%S4-B0vj(Odvy`td~6)96%zMwbe{(Ukz_EB+$k<;u5G^wq*! z#5cMUE*1P&#W%WC@HZ>}C*pr5{91h6Mk9}766JE-CUU$d#)WN# z|LMBPhgHwVgr;BPI$jX{C*d2y|0gv48|gj~{h848bMXHuI>P<~I$g+xRMSqvLxiTE zBV8BKTxDgtV}yN#1BAxb0P*H|0FD)(E3?dZrqJpnXNu;kDC4b;l9Nx;mkYU+OZs{t z*K$dl=LwklJQ*7W@LyCq`zQ#h)ZRO~`d;mOo2)fpDRatI&+M&)Hhh*9pz@hIr2Jm~OrB zap7~q4MHwgGo95*ek9sHZ>hEmMkj;xoM$p$TOn=3NOL8d*he^Ac)T!G*BE8L{6V_1 z!h!;-zT^_;Uv}SxuB=-RCEvZS>}8Cra1noQ)E>X5&74jjZW*%pgWRxJhA)oQVE1a( zZ;CHkH_~X#hWQ$^b(!0}?Wb&B9eN)7Q{5$9HtbtkS~{w9Q0epav8w0mvuaK+8(;Qv zeXQo&fBf^?4rQ-^dtqt3jMS6(u2{kN56d&{>l2Rb>XeK;mFq9 zNOWs%^o@<~%}YKAdrjPxC96tSlsK!KZ1FNPHjJ$gXP!_W-kWM2M;xz zv;~B4WDO&X*+kFN4JVCDkWi$VpRHJ04oXWZ(p*s9KxXOD7sKg4XZ)NGq#HB8 zYq9XHMojp6q)2{WjL)JIeFuN6uB;t0&5crdH7B|av9qI`Z$MX84Z?n3tQo_L+zyCI zd|zyZ|9!Dn7_}8Dr1l++aD_vt2T07rP;O z$vkFJLp55c298RU(}H`Dq7j7ugR&ZINpp(`X@0uSAv zTT9_<;iC`{#V$vNZ-YmHggSW7nO$i=KvS@FZX^Wt7^uTEZ0ytHjgZ)`6w zKi;Mb_SE&y_nvVsIBsH>L%mF>cdmqb=cDgb??_h@*gm(LO>+qqNKi?WST6qo%9!uk z3AY=yk>Bonptt!~x6382PgNjOW)ZMoIBCx z?Dae4__MXEZ;NrfEzW7XApN4)!nBK{)saQvOT0@%m%IIQdVVi`&a}x>^D8FLtjJHj z$3O3vv%hbg;?f-g&ozF$-Wun>Gl~G%bo>!#II1Y73;sUZU(t@>W7#X=x?#bcllpz( znTDR_4S=_@5i|ttoUOBQrCivvH?_5iEDvKA0FG9m^%(mU|w;HV=YM3DyGQ49MBI>7ax1!dT?a1&{JF;jKJQ ziEJJOol~{8z%ZSSTZnK_Ueka)zW!TzYXW%?bSfZ^-+Zyo23LR)l-CyWc%N9mM(|eN zjR-Rj`vYAjGSRBjI>yoS)i0QCUp)9b)BSMHhV114qSxAd%}-}p9#Me?uSOFybi*i!hS-tPLBBTq_JLV^hdxl(s&rA zDcu~=^F?1Ox<<6wyMy$#qG_qj{I`iV>*Syx6wQSn#y=%AX;u6kaG?BD_k-H9MyNwb1k<(0>qZUg$wT zD*9>R^Fq_F5dWI!w}tNtKNr>uO}|2VkM{-01wbNKREhftTL=#l9xUWyA=4cp=% z6233|NcfG=W&c6GM#3gSE@6^yc3uFxiRRpgeA5qseMAosn*Inr*F2fdtd#@HL{Ak~ z2xkhpD9ZGg36~0&3$GDgEBu}CcH#ZPhlNiHpAo(!{FCrKq0x_`+^wRyTFiQUBjhF# z(lH_D8l=rQt+^3tI--64I;nk|l8*_Def~NZ78V{6PrBXfT?%^osduk;*}~PwfZnA! zzJ3Y4OQR+04k!zkomiH&^p@g2WtmH>OG8`TP|=oEReh@6YInQ0^|DyT;_PMR8=n6# z=XY<_7u38}-*J8VvN!9)MQ_$S$`A!?6lC8Roi23c=3IuLpHxZ z`;&by1pnE6Ln|XopV~LPI(ntI{L(E>$tU|(ZE=b+wuQd<^S z{*hZVx^L5mGPva3y+ZOsVTD!a`jMVP(+%=)v(ruwF_Y}t-?p8W~i_<&2 z;%U?cdB1emL~Eb!vk);IO4GrO<-XCU1i2mrr%kEb^J&yGYin*+`qtd^^qQ+TX0Oa# zlXZ2b+p^?}aU^BGFBIb#UrSXR`sS-L2l((3<{i9AV zAl;jTxAy|M#S612qhFNfnXN}bIO>= zaJTp|U7?y%qHYT2oykOon>Q^H%sDR+&jEd&D z!`<8{TC%N^nRzsr=nl;iXJeva#Yf{r!fs|JPuis3C)yr~T4v)uDz!OsGu8-Fco1iL zlR(;xY+oRf^vu9b`i^rsd75X6I*EsST6I#xV>%lJNXX?Oo=OZOo@5-Zeiv#eTsPjR z=EjNaDV{U;0|b+<7lKel5QZb(S2r;<5*`r*X53K^b&$z9j4;%s9Ye4}hSf5}oV!*@ z`4yU0Sql*f$GIF1s3h2OM(1gL1dU5Zk4(xRO8L#; zqew~Z3&X51u9?LZ!F$g1%31~}F>qKX$pMDNG0r$xV>cXO8Tbxd#n}}jOdZV5 zq@U<8NB?J;>eMf-sw!F8y=#k+ zS+CiZUWxZASAsB>_7W}^^D$26n}Ne62Fk;fe24GD^+Lop@U63DO##D(8P@|s z9^6T}6A>3Iw+IE+s9ct3%jMc$P~K-)|A>QUosHvKU{Kx$EPmvI$Lqk9Jt40eVVeg* zrwIyUI_qrQ0x*K|HU;EyQf%wD3SpavGTJ~MU$?BYL9RgtN1$Y}K{U*}&WI&Gf zqk9HEcpdeDcERgd;yUsW4piG|ii@QEyLGlKVxW6C>l*LbKBG-2tdkW6wDJNh6Abcy z3|$jcq5)@H#b^CH&TvF?2l^{pJn8o23`aX|aeQy6Te3rQ{v;>m6h|Awk~rS|7`mck zCRCkV@hRYJ4&j`$U%F;=b-t|j6@yIJYX z+B@ibMVmbopq~=`qSBkScgTBN^cLY4O82ekFdjPAD~AXL}D?=1QV(KI<{ zK3YCA-}#~!2(J*XR6JU+!5THkPF^R+Tq653(Y$m5JBcn7_7wIKmI?<5O}|0DQKGrP zMtQ#!a=nW5xx%@^`NB(uR|vTx$Mn|(k6<#xKkvZ2!aUFno^WjJNH|WvLV$N;hpriPI%? zDBX6xcjfRSy7e>(_u!njWqGVca_@@Op)CDitrOgDkLx?sc!BC4zEp36Sb)jyx?pkQIF4bzS z6}Ps~T1{Q*|MNNXIrmN?imiTsufMG)uaozA&NgSxEO%y}XP(*b{5{h-8aaPA+6$|@ z_$PE19WcSz1PEcHws8C6>fjTI15IY)A9NQKpdH{Ne$SjIkIH9GD2WO@&uHCxPBJ;k z+|9g~kR7sq;YKlM1@|877j7$sXwm_;h$eRe61t0O)_xONp6?fqhll6;h2t5{^Zmlz z#AN>!-X)xhX(C!*mw>^vME>Py^P6S@nY>zv3M&mRP+z$^G93Re ziad(;&|P%JY*^hz39`bzU%2EgsDy{n%W}w@<(B z<*du``*n>-TRUT5<&?(jUB!CWLTqdLG-6vSpk0%6TCYZV1!KHPC7W>N{U%0qTC>hN z#O?8VSFj%E%pZagZ$qimn)PZB_r>d8&AQJ~G{Z0=U4Ukqp%^iY-N0$b-*bNrx3Nhl zWcp2vNUxvVliPsCx!%`MQxs4frDEqy=z>BxaRoI+5QCq4L*>@~N8PB_YLn(pjxfLW@^EJ>B;HCwnYlKD z-h-Rec3slQ6srdmA{h{Q8pkKmi1mp0jMvIWCTe|QN#hMjY)3>Tg4a==vwBS<6Mla) zkTN0B-)U_12qIpdNi6s@znbI3ka)n9mIkwWK#(&!CjFsJC8i)k4Mq3^Tke{H-GmHz zpkwmKrdkQ%-#-UD&~bSWn(`w2H(?I`pM@BBLuUcRMJ9{OGGQJ5S0V=7!7=M{lf}zd z6Gr1df7{R(!P9I6XIE%x%aaH}UrV&dJBly{3S4`i482ADitE@CtR+uVGS0KV$A^w|? zi~sqE7y!W*&>*fPIT)nz-w(rp0z|YXRCRTrYS^#nmwlNT3ry>0&&4_{tp<@U07j?BxBPxE8w1aA0iHZ{5OFI7H@o8V*soh z*eRIJL#-{2xth<~W3o{pgvhgn4Lmk&;Hq)2=ISlCncy}=F54b3fg*EkTe%!RHve;) zLhCQ^KhzXH;^39CEdO1y{@&6U-z$UuFSYcF0fPtj>(*%iUKU%*Ppu6cJYbNwa`;g1 z!u~`0_8a8Qz1|yAI->Vc7n>Kzepo)%=<|X)j)dZ3^2m{+N=gDMn)u6M)YZ&cboNMK z=FH+zCC=C7jVTP=_&7{_PK~SbpML+#e1p$_4hEk)@vna^p~4VO457S>ze;75Nxrhu ze55Y$Vw+Knnt?%mRJ{0tWzE%wM%`q(Z?*+|zkAKH;v28on|cRRqZ);&RaV9IZp{>5 zTr*#N8}GK64$@cZ#>+~qqAQ-0aDr$)j}{-P(e5R@2FB~R&>x%E`po-^QtV<|nT}@8 zM9o3Ik}#l-jrUVBX4Lz3|@F{MpOq_l`|RlL7P9q+jmLVg2SToqg`yve?r3=Pz8gaPhgZK{P|DiL`Blr1K~W z^O#VuW$PdZ``e2Ccs<4b(h=?W>X5c=kaSY;0^6m544b@;Wvrm^F8bs8vA+yN+uuz{ zv&}$6hV@t&zYSyq%NY5rC0Ore*mZLbY_RosHHhZCGBbhSU>j@&ko6dNtlKnYep@ZL z4|04Ak0A!vO zl(&}LS?r~J^R5lr9V@v|oGi{0mx(J$)L$!^Zx&EC`V}mP&rB(AQTdIM`J9mBxK;8! zl7AujNy)z^@tgBo(fB$;e{ZV%FC=7I?z6vtsa~`1w4vPiIzzenP8($7^9*tyoLoXU zcMm3!|1A>v`I1i+TYhh8f%5r`mi1RizJ$bhFB7j(zWLq~>TQ;MGYR=es<%_TOXcRf zODKO-@^47UeCEn=zAE_*6661~^50kfN0K8rF|!>5$HntB$=@=P=U6f(_7IN|2Z+as z-x3SN(c(1m3~|1=P&CIemQybIa`7s$MywUh@r?RElx&V`$hS+rSNw(egt$k1R^)FF z*Y7p)4e@>PLovkT1oezwA8e_2jj6ncNWBE>TYW3l8kDV`^;F3d#ZqyGIA5d&h3%G$ zR^MtKjUb=b6fCFWgRB*)R-pVtk*WjA_lSIsPkFESib#bA^Ue7Id|&dvM01`%zOe%U z+vs>YQtTvBUBZ6y#g=;4smecHH0KS}x9{LlzryxbA6p~2R@^FX6RChACq!}goR?};~xRJ5@CPVtwbIsTDvj(hM$<+uFa8nrEK9~G%+q1;t$`F*uhlyASQ zW`5t36XydQ7N$L_`TdIaywP5=c|?fi#3c6+2a3FwY z$HKz%%6b_;jyucN;cdYuo5J_eJL7?}wUC(V4Ns3#nzGWEehH-yBDyEVW<7{r9+cn5 z7x#Mg6W;PVK3DL3L5RK{!_hsZc=NBf?;&#d7^L4bI&$mhkvj4v+-J=ygk8>`+aA(r zKgVR-e^5B{egdlUU2Nh;%~?5=#Dmz|%o6M4@iGeGq{~=vKhxI7<1z}-By*aGCLe&5 zP>R0>$>Ynm^6|KuN$cbBS)MrDsJZTlhPRn+!q=ci!p9@8L7WKB(ALLe6gd}1y5Rrn z2#?T#2mye(Gj^1bJOnGw&ooNq} z8y{)jo5aH)q@Y3}ZbJ0cq)c(wMghTgpVpuHEhpNRQ0A~1>$Z5;&aYT(E3&8J#zfs> zv@n6s2mHFF1TV3mA0w6`dd~Sv%!kC*`uW5)CRs|k*|sqv>>l~}Zvw?FhyjHbmtw9&%>p1G1oHS}WkMh?IvhDCBL+4?pqRgBCfK}G zbPey3|48cHIj%W95jFAZ3a>%jKlx&h$toe+2mF-fd{_7<&0y=H4ve&C0G%j zGgkv9@IVfkRD3s#y`1fWK09(&o zAVZF*i1oHBP1v8vzDVowmMPuR=HR{-`6F%nX2n+!m;1lA6ys&1kq-9v2>Oem-Vw;> zSh!q{pVv~s{w86C_9D*)TXq&QY?@_9p@UlvvfKqI3oiGKb{M0U%Y3`s3y}`?_bUu4 zhCCZ=8TDtu{vN>!WFe31fyagM{?;RH+aT%u75%ZE4YrKeZNdJY3-rg^Y&$+)wAnW7 z;}i6ESs=qEd3hS_?+x_FdFA+^(u()zUyvsBV(U=p!xr<$K5s)Lx!*99V)UbTK z%1b1hXXhwq;QI0$OXAdF$o-x&j{(x$K!SZG4-}6TPY_3mW5gnHlDI(RZx{RJd6eXD z3duWGvO?t3Fv=UnI+4Ex%-<%O{Rc81mofid@geasaj*D{_`<$Oo^ z8%47}qW<-g|6SeAAJpzoBA*g+{QneP?oW`DL_Rj8%*V+jpBs{WMYBIb9xZu-X!c9w z^GPD>FA(`el=69Eg}6?*&*PLCNV~s(j_zRCpjaXtN_Q}9 z=&`DPXx+gRI6ouAbqDqxys90e%Ay;h4I?VMS2~qb%Fe8eTzhqXT2-s-lE0g`zq+Dz z&}euDlDps-iYJ;jJsu!&MXBdN|D;RD7l7wyKX@pV{cWeVKP+fwwW`x(WO7jJDS4HF-}`VWc)x z)3wm)=5$XlOD>z(ls@ah50kqWls#Pb(1+pf>&m7#xwG7FF+H`(&HK@=tbr`Y$7%Y# zzBhGqsG)B`%I2i&r|cY9*tKkOQ}}F-?EViU-RBiJz5cQH+02vQ8tFWLgjXMJ7zxcp z^ne>p-t2Ac@2*bNZE?kV{1nn&>1aa#r`H*kuis$mLu zn^4j`z%#p0Pjey*CG+_4cC*y_FdV`oAe_vXR=p8y?K>QdCYhg}XmTIqCG;FTPQ8)* z=Q}Rs`B;t%`IeJ+>OyuAPJRbfFpg`vq-fZj6~bY2l8=UY>>14mRUDBc(ZGqEi;Cru zEc{;+q5Z?f5o%9YM|ix&-}nn-3DA7-w=u z^#c5Zw?bY<&|4u@yYN=%i=ou>DBhdY7x2GyMfv`uK|q>IcaZLQmxE-OB)Y9IiuC!A z+zCwfLs>dcYiu@W7&#xpdyJu?1Ii)UCyRcxi*U_@}%odqgYR|gyM9H&qBnjWCqLSrX2ruypYS5^sdaJxb!66#4F+JBPD!2F^bjvj;lvT+Vrok>D@U zNcS2EDjFlbY$RxCjPwbmIksIJoZ2$x*mgNavh7A2$+kO-C&6gAEmkIz8#fx}|F4_N z#DE9ImM_A6hB}6;Z9O4!FN7z=SCEwmJP+f^I>GW!t6efog^9!*lbl2tI}G^pBhBx( zb8#M7j3~#0><)|0L+yCzj}+d4Bkagrf z;YKES`2!)^$OI1(2w9CxJcWoB1h18$F(O_=^qdu|8=3f*pUGpCaB1TxYx{(QvH<=}o+-x%&8vOQhJNS61U3{{0v0t4XGjIvqTB*+UQOXRI zZ$*qa#T&yV8^hc-yj8NYou^KGu1hohqgSD>}~BjUmB-VeNL8+Yw?icgH8$ zl-Q=GB-pkm1ne&ar`q3DL(TWxkZr(Si33mJ!fHY*o$N+COMxs~JB9@N3^@ZE1DmnP zjuP9e$S#O=Y&*N{n8&I82+?&)iLhDImF100upi{xW-%l>Ba1V|9g@XN2Nrk8*|b{{ zbGD%F+Im{mM^Pd8qHu>=E$;68$zlh)s5KbDdIU~H`=i9Ar`bU-t z{B6!d#7TwVlwgaD1;+Wg#3aOK-+|*vYAYg+Ibt^=U$`VWDx{YHCa|i?!-4YUDmLdj zl}7{RD}&|i6N|E0JQdwwvL+D^AmVg}|9;>SnV00Bsg!HZur~W5ryG-gzf)`to^5Rn zoYI)&4JJ-cwnjD*AtS_3OJ;IxImyYg;g?8`Zq6SE#GT|*HQQ}JwFC5ZFgv9`wi&cX=q;d zfShBzGlzR^OTDaEUS6L89liAaGqQ7Xy$fR92V_%&dqJ$nU~i8T>y$IBr?)CLpi9@I zydRXuyu#s~yn1)6_xPGp?>0Av`%2fv)goVD^u25b^1&Us2R1gU<+$QfieBxK;BVePNefjI~;v%1YewIF$=jwyJw>TnW78?D>K1$;g_jOn0#@_+r zJr_f+kNAK8w-C>*k%OtkMS>q%)?*pN7uDtRc{JMummB4YrI|Rl)wYb@iWtvOnJ0+5WCT+O|Q`=pwV2 zP_Si}LJszKN1#6*H@3e`NZU5-A{T{^1~P2&T9gI*dj$P){W!i1MBCquNVCmAM23&? zSmlTo+l}Qr5QFvFwLZ9x_DX)Xr`03r{?}GU6k4a|D5wx=vGg{ z7^tHgCr%X45P1$^`B~xx;u>+ixIt_XZx(MAjcyG6JRq6-F8kdh@>Y=YYvNnte(^o= zBhkFqg!(C%JGMJaG=RU{6o8kO_eJLT_7{*mNe zl6OnKU-ILU_eg$0GM^B0d2dQK?-f99k{rQ-$K@O*b|6vSLvnA)gC!4>oG*Ezc!qek zxJoQ1(Vuxg3CrP|43ukCev^2s_<*=aH18jw9UriBoF9mEVMm!EsN3RsnKF+Lvb|{T zO(FM_oFnr5#(KlW@nW$!Rpk2=tT#_A6PJkmjbiy~u|ni;4fC%S`HY`3AE}TxiMNQm z#rwoZ#3#gO#ovjqim!`*75^@NB=Ugg^2~k#Y!1ixuJ(;??4JMe7f>r7qVT59sf9)ibsRkj-%cKBD|5 zL~~pq|M!xuj@KL?$UmTb>YX@Fs#(Z%v8{N77!%F$f_leD9w3_I1^M(w$$mzPCyPbm zByqYpQ>0#p?Pyy^UL>013bJ`W7_>U!jVk}Hc)fUoXkKVS{o5t~T)ba=OngdwR{Wj# zhG>pQ^kd)u`=|0FJT8%+D)M@hGQT87n)iaiV_P8JXYmy}$>Q|By)S7wi2_H17pNeqHhb@gJgnKal=B*{-A5MWn`z`Nxa- zVxc%*EEcDUXNXj?vHenUmAFQ{OuSO87OxYjm1FxKh&#pG#Gi}zi;s#=iqDA8i&X2e zzdwubi64kA%2=KxW{7RXBgIZ)PqB}fBMuQy6!XO~;;AC_id^0taiMsQxLo8t2*JWf1KoGw!D$?|i>3&o2?;B#$5tj!Luahv;R9yIXZu?@)?h!A5qv~9@p!>};y zGPwr5@SE*_dXyus7j19?~BGoCCDI3x^wc1z-Ymh%ww5?33y%ebz zD@rOeHeHR>vlZ#J6W-d8THs80t0F!1z$b&<{a#xAuJpIV5qEIfflmhI9O-@N9;n{s z4)V~`b55}nu1cz&@YelNScIgsstdh6#=Yx+lX=*l;|q%l(+Ur(>{KzivQx>mm3^DM zB6rv`mH#NN*cBZ#61E-t_lE1e+Aald!QE()wr6_b@%X;vAb4nwR@Cq6THqY>{@$cb znFT2a+?4d%E+1U^&r3!D4)Os7-<3@H4S6{iyJ-&KZ{jNx@oAapS4sr+Q z!E&Y8nT|&Xsa4VH%#CRq(&}Dn8n)%7rd~T=v6F6hH?M;qwU4(Q&AAK@6I$xQr%o9PoE!F0r2-nx;_l-%fg z{0MpG3gM_C=7f^I$DBX&x2Y$4426>ah5qoyF7JK32BwEy8DdH<{SQe;*n09BDW+Tnbat?GG-~p>vL;lWeh_#cREWaQY>KQ85DUZ zlre_l=@ePeiUuxcQ0j(O8Bels=1u7IrxY(izB`NJ%M@2qoK2Aqv@`f7v^$3)U(s)6 z3|!_?JdYv_T#Vr1)Y;0|v>5SxhV?_|v|3o{PMcOx_FB-WX0s>(m)v8KukT)?dKVg?lIT=dW;r;(@nwnRwN& zyt|xd%L5Yi8oZcxREKgg(VCd z*w70JSV0gR7c}CNNDhkz6Lxsax1$RhQglPT;}L^)3Y51ZT3ZJ8!KDZ5*u}??_>x0l z7b_9*HuCOrSflW6kwbu9p2$apo;}pa#8_VlH!?BB7b1;J%=3k4BNIyyvDKCX6(%{E zxC#*({xywEyyEBEb;H8Aiku=l4m({DT3ZCHWH{cd5TPz7u0iyirJ+V9s(m5c$V9C# zM2sQN4ZaXQ>CqF zN%?%(9Wi~28FmR*k`ErR`=?@n+^Ml?2(A$J%hBX3CVP5fsJL$NLkwVT)GV;WXWEV* zdvk%RI;_i{P+m&1JCv7_tk3*FyV8TSD+;tTGpBY%fp$f~cHDJ6&LIcK1Jnq%221_v zoJQ0kV(p17h{k?|bG022`H3B3I(G>E8e{T_2NChDTQ{&nlyKf^5#iOF*kYEw%5B_% z#4CP&Vm_y#0~2ES&r#9*hWs@m_9NmsM9;afypf3){d~fo{(+4oJH|AQBQ?F_>{6I- zXCY|u6GIg{+nOusu~Gy?P1q{HZCm&GL~|Y^t7T zc$S|IldKAhpw+f+0pw{WZ%K&MA|ioBtVt|_*S#i;Mb#Om*?A#Si--gk!4r}Rx1jtU zL>v(|i`!-^Vk#aX^*-tS-aX$>n3-jx5-ybx!sb8!arSLs+Zse3It_?h5Vs=+L$Lnu zQTD%PX!IrBqQkL+mogkyK>TKL+y3|-azA}J`LO=pte6*z;XcQW43A9pGDAJwyh+|; zPON)R{CW6P@`_mZUS3W4aPRNV0xzW$_Cxud@Xt#hJGkTE-+ia+310dF2zl8(XrGkb zf53q5U2+Btq{E2wV_m!F_J-dGuU~0?r&Bu}^@nZ4iZfBTj|l}^HXpK0v#1aQecL>M@hjT0*${)vE$iesdC1^$IS*V9ayg=H zgQSy_;W#lS6l~cN$ie=$^~5zi^4MQ0qV4Yrq-`4{9lozKkO>7_b}8gwe|Mn2Jmj&z zbVS=ydxZLrCfHcUya5`Qi}ChirV6JHiz7vB{>5V>=*--wtl zwh`NlUBqKVW9xx-=0*~nt$f}LvcC%P+ahnrsC(os8M%eTLB_j3*1uIU)jE`aA^8!> zzn1*0FB+Q+wEIMI7zZ5t$sn;DW19iFlVoFyf&780cf9gXl1$|S+l`l8D%tpn zKtE?nK3}|4tQL)p1?o}B#D0t|6XYF|?-8jK;5ezTV7*^Ueo^utB)=_rzhrCc^aupjCVD0h*J&28qL=Qz$k&+jD9Yh-)T++IWOCpkytd6M;pi=)IbVzD?y zoGH!~my0XKa`94;za8wKzcu6*ajWrpRR9dpUr`S)V zMv?hcg_6U?(c(C~Dp*TC5PS5U&<%#9FaY{JwaL_+!!9RNX200r4Tx+Ene8{G9lr_$SfYSnZemu1Mvy znJ+O@Y%6vUJBvq)$B2W(p<+whs?sZq2aCsxCyLbn zb37&DH1P~^foN^AmP$Tfv^H6nNTvk=`@2rOUc5p4f%qfwHt|mJKJh{E32~43toS?e zkK#U&CJS8t2O@n4QI3ciVjHo8*jc2F1MBCA$BEw(M~P!Z8bPrB>Ee8Gp?IFSLcCbK zM5NUO+t-K<;udk6xLu?{1?%4@(x8I!Z$zy2=i0{cK9}`dURU9k(B#L&9^&WN(hWMO zE#2T)Y+#JR{|_6wp+kqpV#AKh!GDG?U`yxUN`1c)#al4c>~Mwr85c_Z?Q%t)@HtEx8?I)$Iz~7j~`hu-SWiotIS5 z>Dsm%ouk@qa(X-azf+N3*kMzfYiAY0VOUMLtW}xQb5LQI!UsQ0>i*=LS>0RLrEN^T z?$<}W^k(X)&_=Jis3|&dY+3qszxXgT3gx3(H?+F;wIjmUCe^(3X8NeB%BD3r12Y1p znJA51n~c(oQIC~PMX7D+Zf;!{tzOjmH%DyU<h0tvS2w+Fh6B!|POf`Mc#m>9VO? z!&rEC>QWu6>#{in?@qDm4t3oMI#dtY*-#j3=w3T-Us_>@+Pn7kf`6wT0sl@mZS1JA zf8i>__wU4u3>O!0EyKb6JNB}7^zUSZF%*m~oDpeJj+;#^#E36Y zFH;N$?;=Jg)n3~5CRZ_f~BQoMPidAv(5sG}{$1i<@;tO#xit}(QT2}g{M^k() zF7n5>)thl~GEdska7PT}f7Z{_6PR#VzwH1LAqzi{hOTt81#&BOR1k2E)z@Zv;1 zrhJl}z#b}9YDy*CM+pE%phoafqsZ=bQyuQ z1>H6=-OFDDM={AHXK=y1M@QQq16(+g1Scv96Nv>d$!SQ!oCPe<@VHk-cN2Rd$yz-FCfJ3$rO1?*IC zEc=1eQi%vd4Pv!FjD~V1t}(*$)s0MWkZ`}$V4O1rM%+-&5p#+0QoDFKXY#B2i}Dx5 z$)~+hVk4ArBkV@RdOo-2IV89hAgn8AqO&ioFK40;B4&&jYLX>Ho=Hw2xT&zJ#3GZ7 z&u-AjiSx#NgGNyIp&Dm~>BJ0O%=t7ShW}h63}|<`T{Yvo$+k2lwy7!cTRINg_C&<& z5{bhg#J2w4LicAlyZM3EOtpw|;j{u4SGFjIgg<8A7K}r|n2YR?aID4;i{QH2EzCS_ zVop3}h~PA0@U`U?NK_$WY6*@2RqR$q5|vGe;eQQEIa%C;HHdM6K^$^I?I5t^E#(}> z;phm$(`z~-p)ozZh6!$5lx!_$VjLpQ8bp!FhtXGJJ5RKuHQk!Q;@|D4c!z0ML~xi` zo8V|4K-PnP4T9UGnQtfVob8cGmr5juh4d1;gg|*XP|ioACUAdN`)Ht?ThfF;d3vCH zwJm4=cOk+Ij^Gi2v#KpM=P~9bA#bJA&E~U}&0dwr=E7_?PItC;HWL0W7(XwViLm7) zC&mWzyx!@_q5QA-aau5Y*_U_b^jp|ir4FZWrnWJ-ayn`N%%NZ;g)itVjrD-nCdc>Y zG}X%p9R+KwXa`PQ`^2X{Q`n9kmU;a>Jw zFSY+!UB{f>@u=*sUAkm@t*-Z7JDt=uyGNIv9S0BT)ZKV@`ql_Kl*%vleuIaPRpq7L zete|iQ+8Ef&W!3C&rXY1%vm(wI&}KRvy-*R`*%#EU?eq|Gg!R%f@PoO=m~Xl6INEu zzn^3b(2ONj!bA$G!8Df2wZ>92jjGrl;?}{_p)A#GeK^nfFZ2b)^Zh~XsCJ;>%lU$` z6Zf?@rs{|vME)#B^uw5Ie;`GBS=SXZ>*1c&gqHPK#&9%Z6!B2?`l3$DwG8ZLnp$QVsUEJK5d&%|Jwk z#W1uQ(_*`^{5Hg3J^F7tj|~)9#&{1Rn#Zpid$&2bEfw|btZ%~%)Ej06(C$~%%Lmuv z!N9zHo-I`k`g=LhpIsIi3gqV=@da(Eu%8YIw6pyMvP?3V|5f;df~i*^*je$j{$Kcm z;`MrBfBpAusk)#&=Y;2sPuo)2)APZdLfKNTEf49h!mjEh_Jc=_<5<{3jF30%T0gYV=*j4$% z#czB=VV-cpD91t0`MQ#XZ0tKA*Ge{a9guI9yj}HgmwdP6UrIKaypxmcVk zo-UgG8s!Tm^W4q){2e1N7B3Oa{*C-=C7b;m@)pVb-C(;Pi&QvJzF&M)d{TT)d{O+P zxKA|uJ=(u3`9tv&(byNFJeB)7*j7A3G6W?XJd2wsu#iNv76_{hci?6|LQsIUZ4N?XK3VoQfN^ zGsh$NJ;}F-KNijLi1K?So8u5N?eN+D6_Lsu%EsOi{Hx?9@gp&b$05p7#5UsLVkfby z*h}my4i@>o0Q)&n%olkL#r#u6>dh$678i==h%3Yk#Vf^ci`R*D;`hay#U0|UA~kVb z-lO6k@oBN8Jrz}Ttp9;XZ5`#q#7<&YvA5Vy93mbkQo+aer;3xssp2ego_LOE?Wk5t zwsusPO15@X)(2Ic@^27t60P0TF3ER^_lVYR>M_YwIdZ(e7x#&8i`Gu6N%B|ii;6l< zF5lWoO_V%YoFUE<%fv#^hLEz`P;=?#XH1D#3#h3#plE~#CODZMc#jL zJ*a3U)5W%;wTq(WmF35X*6t}^GIg&kpDF^MYd5U2X`m-_j5qbpxk3)i4gzp z*k{ zG;Cs$jCZMD!6qivSjRk85tVnTE1ZOHsS}TE=~>D_FZ3+sR)yl8rBdRarP}S8)55dV z$HmS4N*&mXk5$z+1pG?P`IKL&(5CgquT)firJmXguTrkFVZvKgX-<7=Eqq<&OzV8* zu92`e3D?%|O8Ay?wbMnwlZ zz4z^P>#_=}3Y_}6JM%GmdX$1^td8}&+I{Fwc8>YS-f(RN*5H%l{@j+HvHCQHrr!xK zQuo1QR#+Mh>~HQO{Fv~EsbzqDObXAVZgee*yaD(ZIx3(4LrF9s_Ws3m&q*dH`E|e>%k;4e z_&=Ovezd~L_fU!^6{7{bQjNnB6W>2O2@-sK;op#B*?t$h9Xf`|P0SrJ-E@^ahK=2* z`FW0p&D}#de7@;8{4vTB-#_CU2Tp|7PvsHZJmdRkbCJF{!YiHCk%3sBiz3^Q4{uTQ z#$@edmLLn>qN;%8)l8Q+|Nhxe{O_O9WCh-$>QN(v@1ODK72cwJF_g-?EqIISi$$65 zpRqT1iy8zu&D{gRogBB1c@dcmE)6x(k7H^Ile|Js=k1+)8pY)l|4Fg*U5LDnO`nB? zYYbv|S?YU>njS-cS%?|DWOj`~%tVU3VsMQ`47HFMqgZ+dM_7OY<1K0?rM6g;47PV? zacyYdoPq0oxQC+1pItmrfjEbv`QX`+tUQ-u9)3)GZ&C9o&Y=i%86)rq$M+Ux#4~X& z%;3eRUrN`28NJx=d|JqyfYYP#7IkhrNNXTv9M8IoDZWaP`H=;puT{|C+=a;t#iLi1a3uGaS)H0a;WH;c*3u|yPOHW z9Ra2A?s6v7O>>V=?Mycl36_7_<5Q`rP)www0<_nv1jmADCr(5(9+j9V^o4LE6GgrdX=LIIUx+p`aTX#b>Re!zNfr_75Mk!Crjd!O z{CvAkSQuCB1w=azra9v+Jw9=j`P>!;Is_jLnej2fGZ=($BNH{g5NTxMdS8e(GO-;I z<0Ec2$r;3MKbLp_(Rh4f;xRwpZYz8Riz~Jq5lLc=Nfs0SI>J>H6YKr_#5$I89sRv% z20Ar?XK#OXCfe13F^OFn>*C3-59JGB#>7?Hf@oblF?|yvnsTikG0D$!@x;9pu8I<4 zn}#MPaDKB;ihZ`gZWE^M_Q3vIpsL2efIXqSlw@}(FC|%@`GIykyiDLS)UGJdt|-vX z`0(Lep}!(EGt1+?YJ3;j$!zB0iKYH@P9v^E#J)u|AQ~4>Taeg>i2TGJF#UGq++lJ{ zi2D$Yi>JgMU|c*^VMK7yL|lgm2Tg8c9THp%hz$jIB^FT-*b>I| z6T9Y?w~J^t(TT%hI!_bDh_KxuW*{1eO+0t;P(i*uVz4pIk;4Z&*jI@PL^IQgL#D*8 zpi7Ubes}=Y9yG0r2u(|~G5;F*Py1B}&Pp>&pR3Rl4=k9+8D4`l&b9=PFJyP7-}*PMlX ze-7hrnodO4IMZyI;XFTW97wTh$XOO&1kck`{JapUy2cZf>aMZF$wne%1Y86ua1MhZ zC_iKR?aBZDTSh`((h<}1j+@t~mvzCkD%R731E%>guVV~%A=Uv?H#%T?DDHqM<{1Y} zwQ#`n*Mm4zjtgp znhcn)CjD|}4(m5(Df~T^#g@)Lf8nx)i_eV>${C!Kd+g~B4lX?9olWyig>7ceNm_7a)Uq1_Q!ji>H#KD z7xkeX6mslxMvA3X1U8QUQ4TeQs>C5{z&pTqna;zDtW_>FB4<_8DhE^I%} z({2*-{gNM-Y@WX$|7GRBsrHw@ST2POOOK|<~=d9dVRlI?fn zPL^!HA2&<&j4v3pUoH6()#JOQ?AO>LU^#V?jjtEv|48+IrhMb;1@#`1{J6@Wk<8ak zIbLInfc6a3W%7JP@|;cbTu94*Q)f&JbsbW#S@nxwulS5Z8${Vy(DU+$MhGTgjjAD|j4W z-i_@YSS|Vg@4l6&(&M;~5Ic+A#NJ{*@i_5Y;uz7|{?Ioi`?EGc^CVjzON%8h6IY4W z$I|7JuM#(i*NWDs(l*I0ZGmkSYGizkRDi6@Jvh$Z4_ zB6Y{?=WKDgxKg}ayh^MVuM@8qZxC-0e=OcE-X%UR{!09 zYsF3C_rx2;?cxsc4so~m3-Mv`SK@C(D)hPh*Tuhxe-o{brGH62ly9Y;xF=?ReZ)cH zP_d}n);%4VHr!M;a!ik;lF1T_RtfJmdHeQa>t37eJGxGf ztby*v)>Rob-3v48k{d#AUmEhNTh}?=+ZCkNgf@m7@GZeqr*GMwErl;N^{q;7h+H?M zu&}UqS*+}n_y6_D#6tdmb81E5EF+IF^3O%GTP2nG=GTH@A#m@~a;8WK(pD_x4qh@9%BZFbCFRt*WC98SqL}y(^x2SZOZjgmut-(5`Y zu(=WrhmZ6nddV^NRJ`zw@NUJ4@LJc}Q}sn}7e~h8|LVxgD7`4M7^SeM;tdJxskT8% z9)*A5D_uULiH3Q_oDvP!Cgq?}D&Iv2*Cnk&CT*ymq*yO8l*+6Ba6^*0sD^jLWLi>( zHz$37>@=5;`rPp@2ga}p-7&bVl-`S}2~6_NBfUSxB8uZFnx{Y$w?pLfuU5RtaZ9)q z4$*h5Gl^mn`t<$qOs2Sl;tV9*DHPv@XnYKvMv2qs`xq+aDqaM!)jrmp%9Z1LgPFW< za;H)BHtZ6i+~D#=>)RU}43!bWjO#ki>Fd94zsAU(A*GbBgBkd~?{9vCg7@ zA_`&riW~n#6nLp3|3nmdWzuRSR>7}IBjr{TknhgrjJ^&L8|!AQMHV+yG|c~w+uA)U zqivd((J^Ckq_tb@n%}J+PFmWD$i#Xb9{)lemahCLCNk`%rNMwH$;ET3NH0{%#_A`l zHojbkC1j!(CQ{l4>ZZ2xJ4BUXc+QyC-#sba{|4UC>0{cqcH6jlk?Zo)*=>4KeAywK zep@yFSRQSr0wz?Mfl~CF_4y`LJ$O3j4h9n{?){0-0ZEuT5G?<++aTT;Lq$*U^b0=} zgx}YOTY1|W4+D{c;S6E>DsGIIBEhB5ClI+5QSN*AjI;?6eG?&!13Gi!a5Ll;s~ef1 z!2t3X089KN!6mhD1BC76-_PS)k9OQ4XSs1j#Kppf=vICuZZ*>W^VuoHgNW##cndLt z_i!$PF%8r2`9&NZ)$gt|g_wmH#kpcok7cMwi9_^r_+>Rp{z#|Tk=jM0BNN)-e>+61 zIuV?pQnZHM+V*lLrXgZ#39hioHyz*~9}%}lL>~mFpEd<{GtdkKStf9e*C3)Rg4%g> z)lkj^&xEjQTHVM5haPw6LxHnys@my~mzs|8?{Y*=W5l_h$DT<)0K$%lQ~I=@Bz|j> zMFh_lsK7bqcj)L>0G_%n-_C>ZZyR!;#ILY zZu83H`>)|o~vHWig5I_5h6K!tmtUF8bJ#|?hxE? z%p+L`o4GcATys_m{SFGaBXaKx&YIooXtbrA>-Q=mjt}B>M9(?jZF~obzxnyxydRl- zxb?ZQZNK%^XSxnne%_ff@Sca{&O*x&dho97tCIO*O-@apuGwB%|L&az zWp~f**d-UW2MqR}a$<#3CwM z#Mr3Fp2asxSu$ZoOFNXfp8pW`CSTmLbHlTbTH^M8?1* zK4)LC)d=?^?J&k<`Hj@&ClquF6FZ5 z<;hn>DwD1ZU*%mLy2c%mvE<*fD}jkjf7rJy@BgX8`J3-|>DSKw?i~%8*ULDkn~*D7 z*m}I0WICb()>~~0k+wgneUX-W&D30tOD$d=9icj`$K{=Z7-(*8O@HeDI-?{}b~4hz z{+>X8d8o(!I2POAX@NFKI&)F*3KI%;SqmZCG>b;!85^JR+F;A(BO|!n^dq5*L_IE- z`F6Q0k+yA+bY|jaEXIU_En5yb*k1!KKeLd>{_v@ncz;(TZQCH}l%qe^v%!{Kfs9~( z+XMaa#@vo?Gt#yV`}hv}yDyMolbcW$>~A;v<96csU}6&Q?*~Y;4fh9z3F(e=pv87$ z`K^e-dU@#NJT_2Z86$lZVBcG!Y-cCx4YmTvIt*UH?&iGZu+gn*Q1_RK_<=lg?>XLx4Mh>NJ-+Uzf!4?i>? zjc0CkZ5jLL3?>4<1I9aG8`uxePc~4_MdY0Ex8fl7Ddvi($8x8~JXjYSi^rJ@;N2}D z%$_&TUcAcf8-8#RZa_@MaJG?n7_&?A9g-iE{Fr3k-Ld|Ql0z5|wd2aeL_Ake? zJr3lP#BpMYI8B@_mWk(!7m1bPcf{*No)_5vR*~yVnd?j5BXYedbG^wuBG;etOX8bi z80*jcwqiHY*aIM+@5r)zEQ#~!c(Ito?q}=(P|kZk%4d_1S4ie|r)>28D8EwjMwJ`= zKgw^Ae6z}TO1@q4eUhINUlLzc`8$#iNajg^%QfFh!g9^yWw00X!DGcjak4l^Tr92; zjn57A_if2W4-dIPGN#ka507BZ6Hc>+JO(K9{6m_XTCktw9C4U9T;yY8)-M*Pil>Y7 zM6(~E-i4Ac7T1Ype?obkyCBG{+iJyqp=ZsOMpnfLz zFVHAU!0wX!i2X&gKcoBv$$Y_@?Wo=%&HfEem2CEN$O|M>eZYFxA z`BZJN{*5Aa8Ymz#I@p; z;bz&9V&Gq5XdJi-?{(t-JpPYe%hM)-H(7sN>hjSDOUnf={ z?p2;#IkqgX>^nOe^P^QM)!{wV+GZO4ZEEEyl^gTl+uNA`?p|krv;Wvjk`GiAxWl(P zDVyD%6ZVHwC+uG{wcRUD*KYWtkN0*sO1*NdQ?G*JLZ|Df!p=J>N8e6ON<9!x4G(vR z{w)8OO}I5W5cXa(J!V{Tx0AFnJlN^hY9mfB)#)3P>Z0|LYH#DJ&MEcbjj7encSChv z{de;_mF4~I{R(K#Q~DMjURVpwdAlvCuf&Wd+u8ZOLiW9_}gzh(I)T{zm*ue>w0{-T{MOF}Px zZD;?^csbi%Rgqrr9+SK$(L>(;8!FPPpy{peP>@#b)Q#QgH5^_TE9>p+-A}|9fYRRI z8*aEGo_EIqH_F`i_J-==XQe87z5CsICwXJ2u4)wg7}O6b`~J?Cn$ow_7v>gDYYKNf zx~!MqSK%qS zc)`PaLv>vWqxJ5f@Zji1dU|P9*R~+F&fDl7pJuj3q~56upWq%J+2~Z4zdPtBT=Q^z z%?IA?)V}gMW@^ODeO&A4Ca=DIS$f&Xrtm55@gvMyC)J1RI$%~>7l!LjD2$f1D?|P% z?g_9yz?^vXZnsWl>DBZ0buBz~--od~Uysx$)pah|P;kpW=iVZopUiF?cCWxOWbaY86;Jhdc+u}t6JOZcBAI~*gT;oqQY#0{6Z??O&q2+2uK zL+9nmxXE_bBu_>9;$&(kRwwg!*v0$zWo;HfpPFlk#b z28lHO7GaOO3`MXlNaL5EU|Zmep|nzD!?qwDHR+!v`Z7D(oJ1u`y8A5@!aoZK#z2p4 z3@*LIv^s;SDNORJvDK>-Pa6o47l|2oxCos;yXCcBW>1z*qxcNP?nt=PDKeGWJ1+i= zVlKrQEbWLTW}XliH&7gaf9~ll-AeHV_H0D{h-cEG(--+X0k`*7)XXQDZJ^o&19z$^f#os}MC4!`X`V!0(Od)L?`6;9`*)5%!Wma&&MjVK9 zd**<+I1VBW5lk7M17)7Zl`ej75*mhdu#MG`)NkU5cqDdU!)%~sYFB!+U3h%i71 zEyw?f?!eY=Q3$`4Z5F7QMXUTG?ik#C+H$8z3G;tDcOQGbf&bjYh{G=6KYFY|)_-c` zKnn)!(m`8?WNYgX4ca=SSX+nGpshn%b6bb>&#`rA)!f$MbBr4>g;`gwb+Jx4ZD}RZ z`l_|A6H48Xk7KNjEx_dX1`zH1Wzx1HH+?v6nhr~HXp>=r`K^YF0Wt#-?go00JUU<) z@d}cOz#A^;7YUYs+AxB5U{Kx?F+|^M3{#^KQ9#(16XRwOZIJ7?EV3=3PR)xU+izDy zbjA{yO?E?sGX#R&F&i~Z;Kc^70igUO*de}65)O1+5JO%!L{uTzIjh*g1y#8>q3i)f zs9Lv|Gr=PjPD}`MJB}rj=OUUqOsqkK`nCqR0gVCT)2F?9xVxC}E;CYGBjC5dJ5 z4%mdg`0vllh5~XjA|{;RI6Pd#HZrl)%g0p6-Fu~!Pp>h@1`itLDZr9P2 zpq2?NWkEpy&(^#TGh?;`HG*x#`Me7e#u3DBM9*2Zy74h2{CVbcArsiyKs$m!XFKAm zeNNo#h;XApyn*OB7p-o54~eiDS=_w_cQo!*srceoQB5fIlTSJ{#vpULf_V^4u=Uef zzk8@fi{`nu&5x0I0MXiRFwI|dOb}6LMmm)f%l!pDQjlrF0*LFVrtD|CfltSaO1%p-#n0lN3*p^Ux^5l53@b|&2SoL)1O3M zN|<0*5L8@=d3JmWP6G;a4GIu*5ZpW;L1M6d<1) zl7|Y8VuD8pc5>n=MC|0{jZFBPYWk~4zK4i|iueE#2UU3^6aFTg#>tw8$RU!85OGE& z&P9aTRCyy4EB$;P+gF)n39%j#K5WVxnW*veF;ymT&iu3e#fHbD7(T6>NKSSm(-Tbf zVqyy-2Vl1r(>CxN&3z%{XLS!NEXVnipi3dYa?r++2AO2tP3$yUt^XD&JHh(76`d`Yh=2^$hr5(+pSeGu| z;W6**SXZwdJ{om@xIe9Gyt^+Neu_y9=^t4h@zTb==q-zRX;s1k=>); z09GlBj0L<%Xa3LOzfLFOe+ca=aylLDr7t(dYaPnoeiDc6Ut}byRP!?eI~9 zdwbbyy~E6RtWsmA_v^YCIqlZ^oI2ba0+%(T`UBo6G4Gd7jOIKr*U9xZui5Us;jwr2 zIEBmf?qA&>eV*EN82WC#)*!vVH)erX>Gto|xmzfN>)Rzo#gk?(DOk2VVe-(-(Ts1- zVJvb==a!wBa1TSH3u^%o*bw#uKeFU0SvuGG97~%(Lu|owX0IHXSU__VlK;T&hiitr z6SH#X%s*$@{N>P8#od+2&xoI6Y>?tMA1zFLaL+c$n1xKD#nS9E9nJ=Gh(Q4dE6r?y z;=MI@GZW92e;Irdb|hx<>tgh?q-f#!irHd^QSkL{{q4OB6md|>*0BV2`%ffjNxd+DB_{&4Md%m%iUoYhBA9m!0Sn< zN#o%o4498yXkWrQj9lJ$L^}o~&HMV3>>vVVW04N_w;tCak6^j%FM??M(FR+u3>m@YPU_+~6&N^|%Y3`si;%W$kaTX$aGV$u3byP5$ie=e z#>8hKkNx3UOuWBqkhX1*bbg8cSkDGqb`>&${k<0G59;N3e_N2YZIE=HL4Sh++s&3W zpe)$myXcSGiR0rlI=jBxk!Bn24-CmLu;IJcHn5EGXQHiFfcvxaY$cVk-hGH@z63Dg zHq;wz1(0XfK%`r-M+2KIY`6+p_PTgZHxV*|_QAaaiR`$9XS^KBt$#(9tn zM_m84FfE#U&XO~E$tFu9i1W`&i1QYnpAec^AuU@m=b%@nx(37;iV;(>GjW{cgCusW z7sbDbA*=-Ljj~9Tca}U*@`;jZU&DG!NlgFc;yonx@rTI6@#d4{zeyg4`T2ig&s2)_ zp?%GKk>_K|%fw5>%f$`i_2SLqkHy=>-Qr{79`Uy#=ab8MReVF_{4)O^qKo;UoGl(B z9xsj+jlBr!&7llE0UvIVXOTD=ELS}~%%FU!WMeM^+1Q7G-&6h%Rd0vnyCfSs5iI9X z$$Xx{@$s1k`!)7VkoQS`N9BCN!SW9!^TiFysU+&RlWgppARGG-lp8xI$o!39ePbU2 zd4%LbwJ(xv>_bpa^%m=&Bd!*&6t5vsj}O~eujMzuZdLxBs`m@Yd&HN-S5^LwWa^MO z?^!tclEX+Whk-KBfMmMJW1ce4-(5Wo-eKvFA+cMn_smmw{}-sC2td{ zw&eJ%{ndk#9}#~g{ziO3{Jr=m@lA2R_^$Y|=xTqAis>Ttq+EU%@o4cF(Hw6mA1e7I zailm_94{WqE^D#sEfdZ0i2f@iQ&G$DTr2W9Amwf1PVqMJA@MPBulS7kd(j-9=*J$H z|4{zF#E_0tYj5>getxJ3<#+~&)CN<|7mLLyBGtnzUn;H>D@E#yS$>naOT1ldX=n9_ z@}Cf?U}k&!?XH$~S5!H({9_S1ej~RMj}+~n@*fl*7k?!_EB;RWqqtA}i}*M3 zL-7+ag0XVEsbXspdR~*?N$e_8kI(wKA{F_Ri^NjVe#>i~7vf{$Q{pq?^Wv-G>*Alq1ET%b*GG~)-0yOH$zn@CJsp+b zMeHf|5eJLMiYJQs;#hIK*zy};bCkb8wElX|le|(~EnX&GDbl!t<8KhRird6n#XH1% zMeDEUamm(S5A8G9-yg-d#lMO)*@!Ww6x)m0Vt4Uqk>9Uo`&_Z5pB{AYgivO$ zHz1n&*u4#{eKPNmn%fZ$&KUx$KpWzIbzm%bFgwD*xw*sqx`(zST!ir;B;^|Pf=NMJ z$F0b(7&&Xn$>uuNYpL{P zh+=}qBq|a~VvMMtg3)}fnD{@Z>eTDkJ%bSSOTs_auV0_Kx2kR}uijR5>lRZ)b8cq} zKYou%7&Y%q(dYn%#iP`K&K?dwcE4H*h(({oe@;C5STtsWL*JWBv5(7J-;74{*e6B8KwMc z{twN6n$X`6!}2NFPf)Nw9ED<8zP!dxSScswlyY*yN;&a#rJUTbQjRe{l6Q+WKY}}I zU|<9lgyO5UQ-Up7rvLA`q?n0bh_IiY%1r`Mg4N=uQNV@YGr z=y&1tITy^Bb--;)P~UtE&g>V?C4Jp{4TR^1zGyZ0fv}T+{l*UOCBScP=gckROYa%r zF1!7oz?pz863(46E1aM%XZo}mQ@qZTr%ar4E~eRLdYva-c))`K_~hf4#mHwE$-&p8)18;r2L zAt8Bu{5g5o!|&2i#vI7w7^`#6dkq+2dE+6E;b)ps9CQ!j1ab_(Ifn7L zUFhP`ZfAY-Cifs7L{tKdI}IngyCZ;t(dj+0zPM)J3hWTH|ya~@& z%DGmtoQUb+sn7^aW`$kEobePV0$s_liRoe|95e`}uY%Q$%yj zS6=YVw$?DCXA<;{o-+1=36m=L-u3m0<%g2}ooe$5Y?ndtj^9aNal5{!Q{QaC7f))- zyYzc3x3%ir<@5=7eVm(^qh{=q83#A$x*OlwPq^R%OA2f=&MgU8RCfH@KHebAY$>O* zrCF##iybh!fPuze>LZoyWSZ}rZ??Vf{`P(>=+1MW8D~mLHQp)`szS-*8Zq2>A z=-cEge6tyS7JTFMM-}<4Gf;Sz@W1ez?U;JM*}Cp!o~`?FJ@$8=?G!saQ13k3Abvxd zZWi@9CFJuXm>)2i4)bhA7sZeN1VONaFb)v8mwq?Twu!P}2Z6k3&gq0WK5q#*(*UUt zHGHgkk-s2%u$O|-Px0eFGqI!m2+WE`t1Ly`mh2znPkSN6qU#ZW8MT$L4}n`sBUB)@ z7ef3E#timCh+|&EgS`TNDbij+wwYnOHQNj@`Q5?w6G)KyI^#Nb&ZrHb2QzA)5l*>` z5r^iN6HYb6uzX7P2U4*4I%8SBnNj>IUe3|X650q70TKkq-oK?@a zZN|(PCLCvZ!Qwe{8r&A`W&+fHRR^DhZp-d(=Fl(enm&zLXsJvM|1 z<(#)4XpX%)$4yH(R^1c~KDYUO$G6hqI9wWdy(J*-q({z$O#$uv45Hng5_;rZ*aXnw zd<#NzJIv4Jn>mNZ#pp#&7|_X^ogt4~g`4U6b^BzXymVmjhIkZhL*uniIb(zqgcZVzg_jE#3ys}h zq~kTh^tTGv3BMkqHn(!`z_v( z#L~_^k>t2{R_1otdP-tK;>bkXMC*!!Dz5$Xnmxb9E_&xwoJIfNZmD=G>1`N1{@PEk z-}C#5-;wvJ-}9+te8W?)@E6%#6v^6Ml;!U(^51yzjCXPm9#npM`Ihn)yCU(tts|1r z6R?lpQ42r4>aVmJI0!UsGs0pc_S@(cJQ?i=xkBs%iX>0(lYKeCOSo)_RBUyikec=jO_70)R`j;Sw4 zt_z7=ijb&P%N)tjK0}!NDRTQxv@*;(20vbAWJF&!%;+1IqW!#VKfA)`!!C9XC@=OF z{uZ$Fc=KaNfPF=bv$6AH%~AKuW7mO?z4?C3gq1#}<;=ie_5yzmARcXsxViD{$FkWx zd0cCd{e+t>%=?7olWw*!kF$N*8?$-iqB?11UVb%x!hh0+?ve#wEFa131{v@IdXMu)&^AGM4}<&QR*G|u+A zHpxOrlYCh8YmBC7S|(1ja9p(3UUoF(H3iE@C4j(nf)BR(2zTJHw)*H>X9EaKSJ#MN zXA@y4!KEBpOCO_$OtXOsTiSENQrjCAAOgEKtk4nW8SikyHI_@@Ll_&J&8wwnEe=|; z1Mr0tUIHa&Y-gAfJu)SF7)4)i(v2io(by?5C3<8^^hhU~w*L^@IKG9jadjUYX!?^^N748;Gauei38TR@NXRD^G1U``wX55zwezz z2`qe;H)o!!1pNHoFpkLv;XuaG!NBp>UqECzLxuv62Wg|u3`Lz8ipu+*ag1tHpDm8L z@r(cgfdp2NEk(33=`*e!{;P0=Or??40Y^5J4Z9s)ORsI#(FC?4`X+%N6cOxJS4){y zIGCb)%UXKbXpl)*j>A|qqlc$6l-FvIHHI~Wz%xu^Ta@Z@gUH>>O0{~VS{Idf|-+XlxzhCdF-oWW_Ep^C3bx)(4NhVOQ6_9 zVT7P*%z1K2h&*r3ZNR+|7Toy1AG;6M(Q-L3hJS-ED{RY>T0Sx9!kJUXO}b$Cv!Ge9VtD=^VMR^Pz1bMV(6{xxFFN=M9AauaVC1ub4NmZ5L2GBMkZE@~M%dO1gCI(j{_6XNa1Lkf$TP5c1@_ zsSy|{o839msO0d-iUk8B|KpXI9R~vgQfc zX0?KM;hfoB`PU7LC;E2fUpMIljT<+#PkFhq>s9Z9j)~LHr%kJ%AYZ~J8SO}g2B7!f z2pOu?&9C?Vfg76!f+wC zIQf|9!T|I^mq)45W?Ahaai#!OK??#&d25JkR5i;+zZX3r4PE0=buACE@|_ z>SiD0aiD!;f=BNA$mmEX1U%=R9P%?N*LH7qg$jj@hd-PzZA+CRF7su6OhV*)o0AQ% zcWa*KmCz&S!Y%|ImREczKGeXYJR}L^T?4;M1F!c40vXRa7sj`ru)IzodAw#^`Rp5z zON~8xAnze31Z?N6&XCs&@>oBXuMmfmw+?=$DaAo|B{J)fao!kyKaOy`?=`G{od03O zLvp@~8rKq)?d}MmE8muopTR>AuZ$i!mXB^Tj&Qq_huWnH!dyKv$N3jQ-m4TK=kg_* zHyQCuFo;|V=0Ttvj=JcPM)J3hWTH|I6v!{a;{Y@=l^1@Oe!y) z$0E~T*dErUmxg-_hF#sYG>y&r7PblR8EI>0QqN#(|I5t>xLY>j$8ZE|XE48G#{Ge2 z+#hJx&S3uKaK=Nw?L-8>yYP77$-+Uxp~7>7lZ2JRON8@Bdmr@WTJj^cL{9xJ}v|Eyg6GsGV*oGAYJ zLOwSsced~f@tqx>CF0*A{#xN(;(t$Q?DL?Ubd<-t3=x-DMAhfFuu9&fKxkr|4b~66;LUa9rzDcyX{y=|U^aH{l3!e}^CFHY& z^0o+nBjj^}{2fAbeS&^h^anz7J%aD%>l*NS0o_Q*HM*pWh5xJ_FY4+s{Xik-AxN9+ z8aPEX$IHpD6wVfMqJn%*5D;$^n$=;TSBt()c(?E#;R8adBQiZ_I*8`J0DMvOZ-lQ4 zcL?7W8oPLiin=L46RX{XEB#RI>E!ZYo3br;{*#Y4PIJ6)Vypxcca0*y zQaD?fX_t%BFO0WB$oUu2cME?g{E_f+p}9{W-p@rpFML_ZSsKdulkhLX_k|w{_Xs~1 za>9q{8Ve5=9wIzkXzm|~$L*yUzf8zUA=0M`IX6W5TSCqZk-kVcS2$0YX~&CmMT}n~ zB_kH58gufFydtUE~{y@l?B*w=$k3r5Ok!~i;wA+=reDgrP}lnPp?mb)e|_jq$OkTSK0e3J#}B9&QSl(=;W-=MJ2V@A z=%r77#))P>$~b=^r{`S5F}9H~CC`a}OvxXF%u`eHd7vU=$+D|%c`J$bIF-pKliP>m z^wC%u82`@ zeO{~pEpmB`&pOP`bIusE^L%5>`4;}NFVpP&k%)`g`TMhH!ISqE<^M4IZp6S^-aOuL zvL6tcmB-nd><6=ZAf}m}zk>9SvU`EfAA+b^yZy((itssLC+ByQwsZ5w+klD#S$`!L zGxNRikC}Pag>Ib%&*%ND;o+eCe)N{WXSa_lC&{;fhI}RV`{$une8?Bk0;xZM1>-Zl zs4GKHAz6&0XcEa&N%F~8^fyKx$U5Fm@?wUb#v<`MxM&E;K`c`V;x$?T55EHvWM8lp ztj24=I*XpA@LUW}6BnT=pNKbsql5$DIg<%z@Kw+xD|>})-zu(J`=oF_3J<^O-oY<7O#+3bAo{^n-04e=i}o6UZR z+3aFK;CO~HV@Ozy!%kY$S7QSROjma{yVOJ&N^mKM*3!r58ME2E(PPsef)kcLn|-{A za2A1G2YVdNtEFeE;SVFQJA*&BmYymcnA0V27Bk{qGQXA{I|_6bi*W}IL?JNGdgi%p zrXwkDk%>H#VCBsT%Nv=JH`2-Dlr3T#$8jSoYy^ebLX1cyGV|`P5W}GVBiBBNJSxmO z5`^Y=>9vwa6VAke*-63}9A@VzdYCKtgv)Sfs+ZpDO~`P9t=KHT7JlQFq%q0%Pkuf=LgJ+uH!6uk@ALDqxvDFw$I1dMA+~*Qm zeE2H?#!-s-B=RnrM`U;?qg3$BP;ihDrP~x^;WKU?{uklM_2$g4&g$K+cl%nBY#6ZS zi3Q3y#;(GVi_WDWk~a1wnX!3STZ#kS9RJ1@I1&Uu7kdKqqS|7EkV&LG0q zISY&F(u+9@n_E&E$?Fx#pN+}XCH`%gOij+`#42`sg8!rWQ@dXgX*9JrIREPn1n24n zo!cE5DZw=B!tZ7!W3MQBhOPgy=nO@*TtDA1cTvT|@HEs9~3(?&Ktud?z^9JK) z+X>e6wKtktt#^74LW1)AE2mt85`LYtt;X`hfi~;9uNhR+t5fsQY_DJ?keyWT+9P!i z|IasoLXYfYr^mw!olvB6XH1z~Vmi26pH$D>YG}qb=ynIxj!$1ax5^uE-@@WWIakN7 z$-XwaIC5Rq^?c3zigT;~jLC^_=2rDEH0=(5Cmi(0#4iJeACyt?`7Ytoko5`hy0;K|$^6u&PikKd*CO$Hvhosh-vNavh)G8oR!uqF^vRZqU-5f;uj zi3~UKa|V3o=kn$FZdl$51eSp3oC~`UjIg|iTjIM8Jj%<%;pANdze@wJ_aNjko^vj2 zAsAtKn?v$A#_iH#s3-J8yM{yjLKP^XKK#pNN9>#&>m128;LA>sc05T38$G4rIbTJCWzU3UtN4FVAxLtOH z+67;DK|LD5A1byt1oHN0ZuPy!`!}~*jDFe?c{mp?yWoIX* z=2mgbhT}cwtIVzTWP0?!{z87GkmeW@ksl+(X~G%8%Z0oq8GfDc7GaH$<3J35KxpQ2 zKtCt?MIrBnjQ57{E#XJPPlfC}jA!OFIhy8#|5`Y559lL3FEXpZ_ZzL|3Y zR*C+ukYi8`H*>1EU;dOd@aIHaY-SDx;oC&-Q2cj9e<1o3(f<%_=1!2l0q*CNe-IIL zvFP@q&DtP@A0wLk9W#Ep=u<@x7d@7U@{JdARTJgT6`DC!gkP!f>&53N8Ply2t{30T znIJuv6EU2_twfISQSL8An>khR&73Ou9Jyrpy9)n6m=qtU(a7Pwi}HBiCh~qyED^R7 z{-@7PZd5scDm48X_4uXe-wC$~|0p#58}U96{a2ys=ivWCbT<19=v*NOQcXJvj}V%E zj(FWfo55kwCyVYU94Iup1_(FT18}tXZcg$7(QZz1u4s;mGJiKm$(K*k-w|>sm-Jmi za~*+xSajNT1isNx0KTN~SB2Y!ZwbwHg?PI~e=OvP1@nsv^MwtCCBk+>b6p{R7twA` z@&wU+g$W@Cm?{5k;UwX?LXJB#{4$}@Spa>F=*;VDt@uuN;a<^vzoVQ@!e@kAgj|b7f^+yPH`u`?t@z zva%kfHs-$f=y)0TMYv$D>|ngXVeRS}%ib=EMk=-@qf4=Rwd&5kS8o_$X3U1#8M6)f zdm?+ry|X6k1*}i?mv`HGP$H2SnHZFKAsMfFAz83=TE+N^my_|Opa1VaKJQrZ8*r~m zlvI#3wl#YLR=3{xcg(I?-vpj>Q^lyy zIV_(K(-D?q*zOPJh*~kOA2TX1etZBzFrU^3%!s)YwI56g?bS|d=A)0m`3e?*ILzCF^{40%R#%mwJj4+9U=Wq&kcqIZGH_M;X4 zhoEDnpu8BL=x!D3F_7ry$v#Es<+14q#XQ+!5YbBiNl-a_B*LmvNBHAW-WPLeRcQc{ z=KY32tFxDY$$2t9gkV+4l397Zz=l<&Jj68fWM+Er*6bqC`95E4{8LTA;4|;qM4u1T z0=~8Q1L^GqUqKs^r;(gW@&_aboda??d<}NN;}2#o50d^0lME(E<4vlHCHbBeHDpXXZPK?_b{{Ig+8HNwO^) z@SDaT!_&YgG#ZkVmW6D@c$EMD3G-AZ7ue;JoT)O~uf%S)+plo>Wg(VdVvdUIBSTYG zBn$Vl8j@AU{82mN7VGERZs5w{!(0O4X&iRSh`wiR0D6&k7q&SZ(5(nV7qccQoP0I3nJq^J?j_IgEzSxRih~DFJ5w=N^P( zj)hJ~%7|MT3*u z@#8o+AdF*HjE|E~;CDC{%n@caIiZ&$4Frprj4$dwf?>zOY9De6?JtM0=mU<~>@%zodQS z7EJH#+@Do+W9aSkF;XM`Ut-qAPB3w~+&(5B z>KJwV*R81wrU$f`?m$^Y7tGD1PubWNXl8mOWf?B0rGh|J1^s|I~aA7rM=! zGIw@owRUg`hnB!in=$o5w{O#gi4$i|xj4K)?wdIsofp0e)A1ore~biN8IJJt(LF^w zfsf&?z?EUZoiFtV;b0sdaU272IN9(TVv2nrJJMhR|6zG!A+IOmQ69_Ul?5Ux{2Ac)iIQTcDrLg+T33 zWzcQK;ryf@N4%c&$gzBMTX2Ny(J9m}O%dkmkvaGC5#(*B06CWzG1M)+$C0o%m@U9> zjDzxua4^qMGkBjNum^a~IeCtD80P=q&;7Wo*XCZ=etEd%SReMxl#6(FV99an?kUyC z%oVadtYeF(T*PRMhiSH8%5mKtPFLV4r#%j~5zlL#xgh(pWY^h^8#jSl#EhGYcUSjH z8r=8or&=De;|C6r_W|NeA-@YrvxUCO{L%4Dk7nv4ObCYynLoqF38xEre<1%d;bP&p zg}go)ewXlGA+Iy?9~EvE{!;j|@HOEM;akG@gnt!&E^LWLr`(Rhp2AavW}F=1<4I$@ z)XX0ND@dao%~ZU3qOTOqW$z59)-dIpwL73|MSoA>_lY*+V|gf9q9ze4ycqW>WLv+yHfQfT@W;zxKsfE)lM77CjQ4;Ho& zwij}+knxWb@*YgOTzH!B3?WAo89q^Xo^Xbc!;1_z{StVc=x+---pKIVg{EJEc56*D z=W$HGMELWH|7+pzgntpfEBw3AXa7MuH$T%vG>0(BKU!EO zbH6juqkdbI)!&1^4-6yy50e+1JCB?Nc2=>uJ^1lENMvOXWg}(fyw18tvw6vybwgP_ zCo(*m)0q%#=g=EeYVx8GRHQxsj^sTk@+1EBHMvA{CPHv_6svtUfQ#u1)2pM=36|=Q z(AWw1!z{!DVC6(N;XhsweZMdlMakvdWpr2J)r{TN%RLtu-CelFkkQ;3BtH}x_hJ{5 z{%he&fIR=_`1gk*y**<@pHr;)*xX?lJtg22Fav)$<)1{768#aBe?Cd(=Z_@04o3s_ zfUA+95OPZk{UKSrMdn0V(uV%osD*zA7`|UbD7u7yYw!nFBmeNiCi#)VR)r&Djr?JL z5jtH~J1;-~Brwrh+ECrB6p4x-N5gS%b+k};zx5oq-+DZ}-+FHPe(QN*+lh9-UzQWO z!8+|NYQR5p{QtUzJ__5l2`YL0Lf^~ETh=!ZwX@@4pD{?{{lo0v9z_LP~^W}F*rwD&b{ zEcmb85o6-Ci{?z2JZ{p2S(7GAo&s}CQ)W)NaNOjn-A34L48Q8Y?r%K5*%Hgvo%%0*^_PcP()Ty(~ z3;q|@6MFhHCQUJW6$En4SfKf5+3`RiK@pL7VZ=f0`aS7d8)cINuI_y z03DW>ggpF=JdP+id3V6?(!lH819^<+oC~`RjIg{o#^9Vhe4+>P9)jPcp^Qf%@9Yr6 zc{d;|EUyLRx$_nt>)eEROjC-3t{J{B&PN+M$1onx3thabochN)Uq(C>sS;q^Zp7>E z2%sz9+aW)L+o5pmYtFI#=-$K;u186zU78}ywKLd3pNH2Q0(l?PBj@rZhN|b4qH%kJ z$-a-FF(a=C$UISxz*VB3jt{6*Jwhzwb@`C^I>tJWO3T2tie*NEtJl#y!zl-4fD{4W zml^BqjC5=d>)7Hcw?AW@T@jsaV%s;GQXT=%$lcGE5BYE)(*)r`+!f?-TMKh~Y{sV+AIA#P#+c9@%or!|M8z9G1U*RfnWA}5p`0nA-PqE#;v?I%v4{fE zY;WdUB5WsQKPJD6(6lG$zM@YRo-X8P5aW*)o-e#m$S-P!o3UizLeZvuL4QZI8xve7 zdcE*|;e$fcKX9*de@Jz!<;69vs}HGZT7GDC z1Xf%QUeTnceZ`cDbro6FO={k(h~U57v}kqnnwHfgl0}33>ZUaZRZp&n1J_mL;Q!5v z-0I>Q+>CcEys~voOEVtcZdN9LY$=K$F~_8ip%kt>k(CY8@~ui_t+XY~hD2Aw4w7gk`3ajtBS_3Msk0%` zmNu4%tSpj58!HBhw){~@bmcFRL|0auLpJo2^G)g~B)ZZ@RyL|5(Um`%QGQo8KVfsA z99u?~Ol`07vt+J~qd}?D>*y~Xq7pH^&O<1@En^jG=E|6!p6%)Kk7nc_$Jw*B<=IP@ zox8MP%?aZhth#i3;p#`nH(ax4e9@}oCNx@o*@P!1d^Vxv*v2(}ug292K3aC)VCaIs zfL`9L=8#nd<;|)Ot?_oWsyTRd_HysYsau<^ft{pyyzIe5>?T|bYx^fgCgU~Ot7yrn z#Hscin6}MHj7sz|^icC3OT<>%@P(-NaXMQ=461i8jjgmP7(>?#TATgf_T`1ByOnVz z>gQxw4RqGsre@o@)VA$%mzF2v^U7iODSk}6EPIuIT=ud%Uql_(`ZX*)qOqO;K4>+#{NnHNicisH}N)3$#v)>a4A;YMNEQ^5?^hp1QX&jvJ$W zkBa(l;F;k2_#22L(?LJ|5%4g?Ta8fIF@V3=-1YrKDZMTU~) z^wXbaw0QPL^5Qu!08&G|KcY|$$VZMmmI?1A?ex>lL&lH4X3|GDP<}i*A5`}LP>9tp zk42vZk;9SQ90bM3GH6%f5&%Ya<3C3#jO;#V$Y}g0BtH}x_p-mu*nchD3dr>_AnEyQ zAOvec_~3x^`9{fYdu!-98k~GCqw;U1z`-OrYvA8TlHVx#1Muh9-hzLQ&=x=$3WK){ z<(oi*h4}ODBuS<61}vPvj^vRfSvdbLl8=y_%E))KcAQ~pz*iDWP6AmlvDEXw%Rnvz zE11|-)C-2{CMtq=;DQM*Y>1&;*sY)%%%#xv6!Q+rD*}=oq+oK_37-EwhPF3kH%Fd~ zM=3%lDzprb--5~A9QhACh^^-PJ#2`6ct2_IGHT=-@@bHT*OUCfEEZ^<2l{RlTXaX# zNapAXq;F*WT_*mwNpo&T^v_76JdXY|>D3J1ZQ^I=gPzH7OCL^pE#+Cdzo8lbLlgf( z($_M+rEesCH{)CSe$WjoOVJd6HSu3HG+WBjeef>Tu#!z>>3a>`J)qk*V0c+TKSa7u zDt&)c9`ezc9~t?L@x9lul5K72D-6xXw)DG(?jF!n@D2p|0X?pfksr{b`JEJt#&AZ9 zc*T7ANrdq1LCnn_k1=xluG`Ensm_VB}VRI+0 zEoi97B8&F2)WEzkVyOX}Vm(_UaLwVv^a6q5b(a*NpCQ6fLN^={Z`r*I=y9>r zrx+N5DFzn-+UMoq1g;c5Oe7Fo`r*M81-}dH%dHChnYeDDYyKU;avTv@8LFkH7s`z3 z2*N-d;LlByr}CskoCRUVF{hR|P&Wc2qHgO=-6$%@Tee|AtaouOiD3bwS8*+gQ30c8 zaV?3l0i&$Amc&dP5V&ChJ+lolyRw!Z);y4oY>i`acoH}%L$n1SLg;}5@z*VgwT;%2 z=$T@~Yf1DpTIUoi5D-p8=mzzz$dT)uucFm zjQb`2`6NLoL8+E3_%WhBY*P_zsxwUz{IT3sIAC{*z*JbILEt$BmtfPJjd0^wwJIDq z!33LTOe)Ptmj7AL8FdA zg~#GR!w}BFfhpA}u?hzoX+5t(`qfCuppgz{r>eK2rh!=3AWEJ3n5Lll?qW%Ctzm1e z)~GcxZ25};s&q13X;VN}x;f4{DxI89PYWEVG(nY429+L<+DycON)xJZsG{bAVMVc- z8G+Y(OLLO5-HF1YCUk_)Sn)Qs3{Ul!AkMNSI+=>bC>-K3{bkvEq0?@q*=A&NTYDvM zQ_Do`)waKc6E3Sx>o4`BW&2Y0YH{!CqAY`&7&rk3gcflhXe>8Ihe%WA^;?j<>s z;#BYi5O~(mpah;L*Vgp&hK6(Y(R_L~;lM(oPgjw2K_Y%cc;>HX`T)jC9UdK3WM3|L6_DEOKV)y z@!7tCAT_UvWd$*~2dW+j3P*8gpq4Rg(+I@bIMJ<%e**&F#JU^z_960q@PH01`I) zp`q;G3$ian_C+|50b#rq^zZ_DF1CUmHYFi34+kO=s&Jqr4=Ux(~5>>y{({&w~58%LS6G3t3hT>K&0N=Rf_`d@O;u4fc zK`4*up>(MxxDAmRfHy_LRNKa>ZhlV?J}i`eQIKyI`b!iCt~Y|}urvr?45s-s^M()< zzA^~!gr@3jnrjGwyCUE@N?_D1?~=JFfN}0lhMd^jC8;`)< zgfmS}BM8cAp38}i_DdXg(I_6pwWOH8<=}}DJZAE_uv8BabA3^mWmcKnRqf4S@Qnd! z^E)DP>)Lwqv5)+4KH#`~SaOIA9^18KC?7C0^2z558lR2ftXu^U7(6&bbr6#ovKcAA zF#X{epleA2 z>XKSheP7yz!zOXb@?c( z^vfqBD|8!M$8c_`YUoN~hP)y0Y6-3gh7|HbF14_oQ%o+p6}S z#8wRMNw{jlIWUY@RXyQo>(o7~7~Kp7g+pXHzS4zVm_8hlv&_rDf45fcS5>I3_5H!^ zBipk&R~N&uLFYa&W!rI6X{9^4;Xyfh;zpF9vZ0}XpmIo z{DEV~Mj8ziGa$oZXGCT)feSn1v@v5N7cg1FfssoFhKNhal5kvWLi+eBBINX5WN>#3)m*d>yGZ)EPkNI|cx2&TVA&A^B} z{wD5AZ`Z7ZH=DwSHmnWS_fN#C?DL0DyKG8WvzXh+T5Z({lO|!HpZ~~b(j-g@jG6%k z{w7)*-DK{w2-9YSREMqZaY{v*TFogcP%IAE^rVapq;#0Sl%}lhRzW64arw)rABUA| zN6o<83H~Og85}^v-~{o1qS+qUs%$%(7(wlVqL71DI(Ld^3U#39H`k-ij5?!1_&*WN zV!8~vh%}L%vbj@UcRJ`W=7BA?Vaww{P)Nqj8*^l7I>{YEH+0_5>$SPir_j#W{4;wL z@2`$BFY^Q36hkYtAzlzM&}Chj(1Cr9dfs7RFdiPk#%0E17~K&#;yCsduM}}I^IaTz zMmujO#KT;0;EIpLDQF6{eYgyj|Yw&#iEL$w2WkHOD0><@G=9E$md40#NH7DqVVU2W>uP5u?) z;dE94jBDPue%<6hA=H(X5eFe&FO$OlxvujD$Z$Q{^-i@*Q-rzmhWYcL&%^62hP++$ z$ho|Tq3U_#aTB9%d<*a!gBlojgZ74D-JZ-Q@O8utC=;RD|h^ge`^C52pMM!cyV!3g_B$ zrW-6gQ{m%9pC_Ct{$;|2!X*m7S-4in2QTw|K=k9nXT;wkq}mVT{a)d33qKTos_-Z- z9G0_C*qn%Tt%dD{r3yb@SS}o-@H0h^7jjKGx-A^Q{*DHqq;a8^nKD z__X+2gfEN#d(m$TcZr`A;v2){!?oeeuPKrB6Wu|`eMQM%EqbkJt~+5m?*GZ~M@4i0 zPx7~j|B~=^@!t}@FaAeD?*GYjRP!Ph5h1sw=yt+R;>XYrzl{EUcc#Nbrl+vKaFB4g zkkiYIH%>TRI7@h$aIx^)!j;0ig!c*`6h124D11%0QcJX zdEv{#SA=}GV!A&G-xKZ<{;zP4km|6E&*vNQAYm)vk;2ZxV}#DuN?*|l;c($u!pXu4 z;T++mLUSD=-|I!M5Z)r>bC2aR*CX%|(dIe?{WHxFKwiCaal z6Y@Dpxz5JQgQ6c5J}IPHGUL4{d`0-W@K3_O2;UceD5N4Y)8_~ag^h)LjxxNB@F-yy z;R!-#JAa61YB4a~*}`$c^Mw}*=L+Wu7YmmNsZ32dw+q(`?-g=Rv5lQxLSCd zkc(It{-E$t;giCj34bBvA{WNrE__$`f$;A_A1}6y*I3wGc!cmMAs5LoUVq_m;aS2d z!fC?Gg!6?r3ReiZ$cFMZ2%i%EO!!;jYr^-19|~jm7GU~3As6Y8K0xAot_X;-)w+P=6zAxmWB+73tY$xm>JWhC`aIkQgaFXy`As01K-j%`|g)4;XgzJTm z2%ixCQuvaPi=rs+10e?lNk@e(gvG*AVVUq0;UFOwRWbcE;bp@4!sWu7h2Ir^U${~D zQ{l_PSA_2gcL{wAIy1j)VRK6 zDSS!zmhc_n9^vQ0B8(|9|E9ttghvT`3405>?Q0iq|I*TKVCRrxKMbT@D3qfv%D<4!{Bt8bO3{R{WaK6-*p_-PPaF3 zO#ORmmDX=>psf2b-Aatxx4nUOcs9fR)3zO7MI!&VDDYh-efl33{yvAGblZ*>BMuh+ zw&BNFR?bgYS8PlL=9jnaxPqzso<+gYoYNuL*mnF5>3GzPmIbyQX@@kn2qDq$_}>TQ zL^t6dwjK9a+m4G-p6K5TuLd))?f8#$+m4^7Y&$MzY_H)Zm;pi~e97H<{u7Kk2Kq%ttH|h4^(cb{ z$i0|s{4%;w2a2jv9aD_;n1a&Dcj{_A%Dy&xjhWpltU>0CGFDtTb9M<8!S-G1pbfd!OkMECkop9LK zIYWAD@!f@?sXDq*XM@LjI5!BM`s_CH#VRb1-+O#2QD=wmvdowA&&3gzw>P_umuAG< zj2D@w!E?^Zm;**Q-z2`rwt~le$#?lKhTo-ucdvFE`Pvtjw;3P_uw;*0v9>2$&JbZEo@_vvZkMr-G>vhg~zXwKG-rEr7&Ks&8$a@5SrYXfiM*}9* zU2u+JJf0D{c-(8}A{R+vjQ0W#6sgh${RZ*6I|9f!bbr9%{G{V39Q&GcJRfx1afIu^ z?^66sJM){yoi}{$G2g(ILEifTmCB2GhN|ZkpmBSH$-a+IG$W7lnP*tuAoSB=;5ipA zyWHP_CK)I*tMrNB;WVg$=a4E zT*lZ5Z8d&xLn~ve@le=mY*$@XQM}a0KH;sa<6RF~)~;rs?tphs#D^ZPIF%z~66|K*)g$Zg#A z<()CmP5qLxNcDC|9hNxTSfcBeIKkixJDdCDZ{JzemKN%wi3W-7NaNzg5)DD;A-uT> z&r0OO%Ad7aw|!?}z$=mc#us+Bki5nwtSWJxk(Vx?@>ahnF$(ozLN)%2^FqIBWCpT9PcBwR!jv$vMc;8abo}Qp(8TV}^2u45I;8VP~nUuf^ICnCY5%(?~ixY+6T{ulxiGA=@B)Dr6!`~#jMQ(F|49x9$kyvn(? z^iX@v+RuZnJ`(&)HaS6{ap;CdcN;ai1K!slj$1Mjsk(=}3DkNgo4HX0>=D}JxR1bN zE-G&*!8Y7QbB%Gnn{D>im>`L@0R!bBL1POj&xXK+Uc`f`Kq}L*(NJ`oHk=vHA58@k z?Kv1i=!*mKX#*^7?EdkqLX4tX5@)6uEow=OPccerNw8&=q(g10nJ?;4%l6)2OT-*H zP>t3&enafQ5%Y$uhz?y5rC(=i=>jVKv)VCl)Qafn6}TH&$FlOH*CnF=4jfTae)=S0 zb8xb=Fe<=8uvySxo982vaje-`95HX$is z=AF4Bde(}l>i~y%%h0~@j<5^VnpR2Rqk#unFNwoG+zuq^gse;IL|X>iHZYbD#AK{e z9NiR?rUq$DAtVz`uZ&RXctuJxZEBg6=fE`${c$uen~m7RG_`HEvGChV!_xF`!NIsh_49{=p0E%Nc!z0s z+cW8B+v8%`HQ${CSeMACoHe7i0}`q^CaOT0(SQZOL0WJ%NEqq!z{puT;niiX9k%dq6l6+ zR32JD&n6tm>mg&Pjl{Di?FhniI8cp;7SLm5j<6DOcZKJ19Io2*^9hLi*faBSPpAJ^ zIAD~rf~az*Y&kv*=5sjQ{e*rcs0<}Y*=XB@2%Aj;+m`ez!Q4=S#eAJN&UF!2MD_<2 zBV|F2r=LuBj|md1tuvnmtQWg4Eb(l1mvt=}%ne3@3{#!abW&yz@NM5ReU6z1eAv;# zg*j2QhjVt-L$QL(F|*`#&jozO``(Z8wSlRk)iHjnDrDe6**Ku8@X-)ZRCssT4qK8Q%n@W zI9EX2YVC=Im{jwm9(1_4>ERi+-mDaaSyVf&0Su!rk4J^3eG?f z#r6`F7?InU^TCTGs1Z6$INa5|7#{R?xTyK(A8%q|7p9*?`Lnz({QvJ%3cilGJfB}Ypo%Gr77b!pWLD=$lTo81`M(X> z41!IT?#3jIjQs>#ff|*NSuzr2jL=llAWORPh|yRGSjJwBQCLW085=Irv^_#jPon4r{Pxpj$GY%BZlR#U;)Yts62~xI~WCh14<)rrN+*=z^0p!al>V$3Y zq_zkRPKM5!wa+wb+PO2POfE4c+HXrsW}eMnCFv%lj5VMGQdgxz=x)fH;a=?e*pZp9 z%dU@W#{*w&%aSC=ay@ zsvguMQ*Y%V$lFN)axO1osCwSw*86AE=aoaTrq~GsI(Z?M@rLn&#=$n@y=QMWecbInP+@WQdnSjC`AnWLdGcNr zL-|VJZ9zV?jq)hx=Of2{FOr5 z8lc>V6#k6xW#JBm?-I?9O8EsumPgo5Sf+4iGlw<;7?1Z;rmGar6MwOArTARy&v*}s z-vZ}=bO{l1N=5e;4icYh>=`~;{Mo`P@p&Kr#@n|w=KHxzgE!ya#f$k}q&l|=cEF2~rE&NZh zz48Z@=g-3Tgu8^F2>&jO@w}p5Mz0OnM6}Uw16?AT_cg}rDs(njIIU0qK;cl~Na44H z6NG#pWc=yE*+QfG06z5s7=DA0E3`<{1{u-VMgmgLne+xB?~|mT5;~hKzZCtFaGUTA zq3PF1mlVzWDCIheo ztA%$8zbiD?0n%?2{k-s3LUUape7oqkgdE;yIh>6Zj?oTw!A&cZ(vwwXltlN+skUE9@s6Af%cJ!^a8F7hWj5M0mOI zTHy`COxr83i2u5MVr6MiiGM3{|l zK$bICm}xuZ2=R{+_7wIK_7e^e4iSzJo-G_FtPoBYQniTrFA!cMyk59Mc#F{4Xjw1X z*=TuC^y9)!LaHiJzO&KthUh;DKM?*^xJUT8kg82g-&9y4Y$xm_EEQ7qiShdjhYCju zza^X?q-qr7Uo2cGyhcb>DTc2RQdNrdgF@;`k$ztIx^Rc^BVkflfOiANFA{RyH0cgP zDqE56FFaE?MmR$_Q+SQ=df{!tJA~BMqP&g5t-_auZwucOQfG$oqrw)#Vji=qSfA!-mYI&HC_{6u|3&q?e=7+rKcrcO{__5OL~>tlF{+olJTPKW!sVkC9&oC zyNmLD?O$$pkk47_YtM4-SZ}q&tFQ~Y-3{J{mNs?F-Hz^dZ~Ll*ztZknA4M9w<9RmH z*j>>5gpHMrJ=3kc9PEqk8?9+sp1*v1a?nz0W%pXTJ=wFWPr~ciWh>6n+A+!K<>_Z4hJEX8 zeOYt2kGw6FZU0n@MngNzyE2`cjGq7SZa@Cwiw#!yMepc~-jTbeY4=?87xuD()&B7X z%d@sNT$8`z#kZQ((W!2P>%`~6F&g#FbWmnCwg~;$7`$et>r`Ke$k3_gI0kg8ZzL7X zKAF+(qu=RNUqK?C&EZSvR6h$UrBnR~s7P=AS)J-0OzrlOH^v(M_#aHd=ywqd8s4WM zMm9ffGxw4ILrACkPk~PLYmE73pi|9n+~}WEI@P>4MBmar^87%QPIWcn(bc0=7~sc9M7+c zluq>)Qh`qO!FW?HnBa7(r;HvUH$R{cB4HI@OlPNE72O1@zMJ*lW$cqujCd`H zz9~jQEr~>mQB+IfGGrndsjbsjB49NRoOS{$f>Nzp&<2s);Q*gtTaD9z#<4i%IM8YY zwj8vbQ99R#kg;TeYZV*BX0i1|5E2;2k~0lXCxMS5Z2nDP)R1C&UxW@a5r+~O8M=gQ zk9a80r9qx9FqCU*-&D57C?jkbAtbCIB&<49SV2fwYHQSikTBi|8%_ubD+&o)83@BN zf{>h)s^M%T{>;cZi=EcC_*q~WHw^zgSJ=Omz;ksFcSrpgdqmp3<&0J83sIrG9D+eTu zcL>4ut&ymRaqQN%ZAZAah4xrRb*$2`Yg#CvWrVv%s&y?Jh)5OD>=DRTXN%MmZWP#D zYq>03gW0w*BG@!raMT~g>>A2oUVmr@!eCSR5#s^2V+|qLb{Jt>!FJt0A~G)C^$Y0X z`xfpPSR;Y`o=I4VLwS3gY$T2%RN#nsa~IUoV`YwVG7I1-#DT4o3A0U9Z0=0YA{-EJ zcY!8h)3U1@Hy8ix0lv{cFs%9bUxEYT2K@WkbnRdlD~F1l*)T;cJ6?k2_Il zBAydlx1iweG$6DjsCjTXR)RIt6m1B>rVVb7iy@9Z2|A%>^H5$CwPY~MfQf!#Itz1x z{;7$nlU++5g$De!cF$IKX9$E)GK3oEvb7s2hx1Hrw#*W+@OFDxZNo_h@41$#tjJ&y zz|8LmZF95JsLS8(w;awqRK4KJ2&#wTS|;nvx-m!8%`jb^$y1#zUwQIT#NHYR$;_4) zB?5yRSa1VG4u+{~Gq^O8PlFl+lN%S;OY-oE_|O2S1uJfR5{Dcs9Y*$sB)H>QMpviP~|K$qjIU3 zp~|IVW>yXxv4)>g>GxS|VHyssbCb1+QGnFhw@)c{vdqA=+pCf6?yW)Bv5y^|(|W?u zB5i{6ZNqIB4QI~Q;iXegIEvY()?HQz4=yXEH{q_Apzzqy99f2iy9Uh+G$~!fnu$?E zV8%g?ch;~A(;HFR|8C9Z?%lqsW^*KOU<9hocLb`T-U&FD1k>6CtO8vCDAz%?iH z|4ZHI)IP8&E$M%yCbZFtKTuVh>+D(DE_6TS?Qk!;&2zo4SFicN->4Mr)(Qun8fHX^ z%~;02kaJI)!@y%aj4~RR8INIfN8sR)$G+l~B2H$$;YXQ!;B`Vg3;_miUhDnSYu=24 z$6XRXAK4c)cGq_Pi2$#Bknq2n)+=2YIX?%g3Q(SH6efXBzegy0uOBPp|n< z2)f87G5?goV>1q%b~d+hOA)WTBY>`auZR2$eg^S+(j&+6(Y=BrT#rtnc0o~tdSvP~ ze+GFwDL~HUOLW&1gSO%wZwQzz;73y$c|1SNGt_;(67>6T^qSe?Dfe~iHS^x{#d^)= zZRAUAQfjrL@vtz%9n{-hjw(=_^fcN!e0}{zg74<;Wpu4gzpMJ5+;RFyx1^3-_MEEav&ZeY$v2a2J$oYocoC1UpQ3g z^qr|E!E`hpK)guk^qsF1eYG%C&v}*jZf{8{T2Rgd!bgNp2&sC(aHsG5JJH*ON#SS0 zV!T{3eu>cS{dlJ6#lj`RCxuT7KN2Q|p9>?9Nx6AK+O{U$On9)6$|2-;5_T6JE6mhm zzF7RrgifE??dkYq@gEhwD%>voOvnc_^Ud7Dv9b8gg@*_a6FPlmx0mCI;`b2_77i1R z7Jf@OSy&;wNH|AGbr_awvG7LW3Zc_~UMuJcL*O7ZWL}4z9CEsKNB{S z{_w%VV}!>EM+!#^=Ljzq-XvTl{E_ex;Y-5b3URr8NxkD9UAr1RV*9sGz2hF;j_t9Z zddG9ypiuSb9WUG9@BX|e>_R7}uPt7cw_<2{zw%Xmwd8}{m58uD? zghca1UTxlrtVCot7QXgsed}cC?H^vAv*M7gEnqLYN#enzx8rsk4<@sA9G1*_@4;jg z7zM_FvG@F*k=^mg?Yrat&KGmm-1Y8Hv$Nj)X;$8vCeUb(ugKooEt%Eo@MPA({t2JF z=#})94d_SXx$j23&Res}29@95ItB?h^j)&iJKR4!R(5ya4jcRL^0Tv!tOf^arrB8H zw`={CUHe^^(|gytE4{<36aF#7lkrZ&lhNXG98>z2gJL^ncxPbVi{&HAH^yH`mMtx;Zg`8gYfn|q znvz88n#j^^UU7NuiujraD+{V~cgJ)56B^cJ-;%!~RvlgHC$iV%)OJtC3kEIz_TpbI z_PThxx?I_MwSUVQyS&`$#B+(~(Mkgoe@Hx%^r{|7W^H;T8LceZ6K~XFaf?0C$6D;k zzNhJ)f<`U#;!{75oZ(riyoqvAc;j}`BU-E-^W;yvEt=6iA;E83HD&p~^l*EZji z)u?Ds)?*wF{{EOLZwkO+FElU)v?pGeKxpOyeV4cq0 znqQmMrT2$Bs#wzQ$>{X%$=DLVI@T?kh;@G<8DBaik-g*b2M+yoN%GK7ult*SQ@3R7 z-fqe0Sj3-)xLc5>rsnVFZd2LRbVe?4lxI zh!`m)k*dX|mQ7`e3@&vmRa9!NT8nF~RSUROtyroS71V-SjmGNl^Eu~pW`>BZ{kH$_ z>-YWs{`1P2_w$_PIp?0cX6}8SyFb*js3}rVgeAaIdZBAt$1$RCXn!OW?2iPu?GG{@ zdwD1NUm7n(eDU7#&~dPJ;^szg>nY1FTlT~ha>M=i5Q?Roc@jg6trSs%5`%KWHh=ElbG#^2OO zOQNOGe*W>{6&Wjo<&jl&A9uN{Wdon<&Rz4Sx2CLZ*|U_FcW5Zu7v!9@Ei19Jv3B#Q zJ>#RJ_AJYKzAST}-{RTE@N&%7=Iz)Q2O=W;fQ|R>_gW6x*0CXLe>l|nu)%S!D`stR z31%3}F}Vcu(xxfW-yax4`5{f={{H^3|Ni#Sx~#n|e1A>byIU+PTvpH&>i^JwKWEgQ zH~VMp4`l@(wG4VShK}EceQfYO1?E}r07rnV^@Y2m4d=c6%Xr6i518#L@9mE3M#oQ% zzw&lTJct*?bC(@ff9kR`>VLHC`ub;=?X33)`Pi4aW$fQRX?GCMiF;iTeY}2R{kr;B z>zV)Q_6v4@75m-W-{bq2@jUq?<}78^f#;c=%zLOrGcpV^>Ft|(o_qsq^B>9JsAKs3 zb9Qu6ImIT5L#9E*n+nUJm^T%geFn_Hnzl6GZ25z0vZ>D|<>#sNUAE(a$mHh^zo5#(wX+L3f zK0TUKPJ0`TzK8la>Ngnu$2gVeU`%*HqTdB(@^QY*L7vn3O7t9@x}E+ab^fNW`lsTu zFNgn=`ZpPSbXUtU&#K*Qbh?%0&acIj@#lih7#8tc-g*n%8FjoHz zy1nhPB3biJQ}a+voULi~Voqd!TYS;0*4n(w)EtVE0%OzaUVcB+`g5|@W>afI(w^1N zHTF1f+1MgHu>FLhyCnq1|s)SoY@m~ zJ7DES)d=CqvD309g{)%##2jNRqess0Rt0{cKR9yTkQ_G6&amAmpn1-K1JqooY0=N~ zQYtotY%D^dPa|;C8XKWdkZO*3y?m*UDkZI0(&`Ev4ntWhc->v(3NVG~LmOm9)H=iC zpxf9I4tPM$AhT~`)-cUDY=7Sn^F_HE$paA_0^Wg``iy{x2Ox*r-K16g?2fF_M5z(S6Gt1-1Xs`F*6)o^buqpttc*04#?!tvIvy>OAKScw zU^@=7B9XFCkv_J=7HZA9w0gWLzAZDX-^1~{~ zGs97NvW$Yt!=%a~r9LW;rj=v6O?`L^1@?2u8_kTJPE=xNG0*N&sOFyIjV3lCq54Sj zW0O6R;15f1i&&DN@TJXXkDM=BCu2y)B!!+xaE>5mBe70uOv$Cnrwx_oyK-(}Jh`Eb zAvR^0swA#9VmZNuK#lUWL6>vTc5stuSc5YI>j@n$0)+Z=-I*BncR+(P0r8d*%XwZe zvfUBgj95YNM`LWymB3UhaxDC5*FOK;HI$&TDU}g6@k;MZWkeEGj^r848$%Q$1>S;a zg2Dise;mLYQ4w!}SL=02P%g7YM5PhSi5W;}U2B|H=2)dVL18Wu=8mX!`4pC0rN%_= zW)uoEUznh9qg84X6mGG~q6CFIT?qyLa*H;L5)|&U%HjltC#_POpzyR+79}V=XO+bX z3NKk@NrJ*YBn@lf{9nFd5e#si&)Y~r8+a%uah?*`Y zaj&r*Ph!WtjoC>lvy=e9mcUM)x$*gz}*SC#0N$!C;FLw zC#L$H_-*?A(DYlu#bGbLH-X??8Em73U9!_t{hrQ#IjuOtZmgrgeGTIw9ya1wVjEI- zuX^$7(BN)^4`1x@yJPhtt6peThJ%OG46D9jTN2y{jd2RqX0g&X|I-h)SUlCeg@iMA z78Zq@2t=++yGx8CN|CU6h7uHxwn{ib;W(>A5){g;5=~IBC-Kn)x5cz819o|d>9S&) zy5v^MEt1De9K$(L3ynCAu!p_sMdqOMs>!b)xRkKV1?476BRn4PAb@p1yoH40M<}^b zmZ4v}-&LgcJMQ4fxBK0KaN2&iAY%5r8kFKV5KT~6jD#JWOR&L+$qNfEn1^NMK)5w= zxzqQ*G8D5{II9hgly*;0=5CFn4KW`HFMp{^P`JeA6IURaCjHwdC|_-g#t>_eFt9q~ zZE};%Pn`fOxJL7kGQ10M8J?hM&xhlQj!3341$%NFL-3Ak297ltA;lAraA@GUa)L@= zi{fNcQbBOLVH=dBww(%YJKQjEULXb|;T17;2?}=ms7xJkNArkViGY0#jYcqP%I_fg z-elrEq`+HTm!QB4CggLK#>}A5o&uK?`IvV5ff_PdVX$*SJJ6HdyrDP)C6W z2ILddj95u<(?^y2>nL!;#~Fgqaibx5+`tkxm?h-VgFC;?DD9ANM*_6u**IiIUrE?A zE~a!NlzUA61mY|R!x#)#v(JBcZNX#JJ5e3VUnve-@>F?0ehj3lP z#pkVXZ0kH^asrTT$ZI85A?-o4+@0=2I1IY;J>=S#F*@$z=+AY{maaoyukkq{yhA2L zvQw;JzVs(V`2!?uU1ka+d54Se;7HQU7guQh$y^TxjEt1yT zl2mWw(v~gKthb2k?KxNs!(zz0$dG0she;mCAur}MzF?;D{KX{K9ac_qh3!b$2+@{o zMAB?5c{F8XNtz8lKV?4rX{9F;j!`bFEz}rN2A=*r@$dvi)=H}}04fgwX)ecyL+y=} z;eC&doUOshniE~tuw+*9A5)i=fyqc~+=!a?znL+v@jJ-k1ylyMe$=GMS~xzr8XX{D zF7QdNS@RE%$-);GmILK=3zx%vT;3q$an$a^Is=tgmX`k>WOn~C5{HofnVss|+hkT| z30Bqr1Fu4uK5y>As`*o^YtEiJr)t*J1vORk=GRo6UvkvHIU~aMbjs=CW zVD2Ew*~LNjgcF0DSdcX#Scvb~B)l3SSTrKY-!$ozAh$TkwfV)--vznR81h<KJ-8@#0>Ap#jz1vL|boZ?_XtW&3;WvsMsa7ZzG&noV4 zWFJ`V)w3ixzxc@D(Bk0y7zWWBCBX&7rG{gRgC4Qq^jJ_F>l=(N4vJ@?#i9L!>?nMY zVy8|o>DXsv-(K)pszdr=P`lx~ojV7MVqNLQgn?t(Hq;ddZ+Ni^jID2D-jSK_o9!Y_w-@k2kx;4iU(_|1DD(j)wz zRB>w6sV7wqs~R)*ZFQO zN)CK4M$OduoZ_#$l+h>c8+S$TAP#5Am0CG;Ol4L4q~RmSRt&Z7Yv1fp_KiJYXNTic z`8YLizSj}V}_r0%Gi-7Rd@?9 zKO<+(O|?4hq|=6<7WdGTnXjZPT(j3>BrRbQ$DTU$v`Y1Je*Y4z16VzYR_WMh%$U~6 zHe-fQ99nhi@G;oxPabB%YR@`*&Kw@qu&P`Wy(xay+0_ebhR>Zbv(|%qV9f;!%<8ur zL8)o0Z10qlPd+ZzlRHM`ym@mL#AeN_j-kug(DSCvoG}CM(A*d#RRJ5x>i45%8|XIk~txzlIIs%I`dd%@ZB z=Eh1(`j-qi<_zy7{&+lf=G19tdwx%d87I%Hu9;ce=hOjSBscTa7NNp$k$;HaCTQ!o z^V|C!LtSvn`iFjCJj;E9AK2{wx*ym#ZdL!|-*EANlOI_66^gr9>5cV`JAlbg4mK11 z`UN)|b1lVs{AHd0p>W%9p9U0M?2I7Ol~qDcx7Pvow&F^O_IMra?9E7P1JOGSjY^%7 zw6cY1GV6`X!W}%`QPamYsfM23?`yq~!CO4acl}-p-L-+}McR8_jDkL{>|*E#*gGLL zFSs?9T#hx6T^pJ>9QOEQg!{O%)yPP<_a5vmM;^zAn`%jW{3*h)td0dVnB)1&&HA%nVz6$pCBF}v|c7DjT>GGx= z{_Xt0Hupe0XJf&BIeTeYMoiEDPrTov^8p>WS+SY_9q+g3hORi@_QM%ZeZGw!7^cn4 zIgc&$^BS6JZtNz1=|jHh=O13C;3C3$g8jo<2cC{~5{CVaNc2-W6DuhTi^Aj0{}=vB z{HK|ILT8H8MeY>LzffEvUL~#&8^l}1E#j}l$Hm`?JH%b$Zt*?wL$Oi(QVe4rIG${g z55Q3GDjqEkA@LweTpU4Sr{wRKtY0O4hII2x5Xx($*Qxvx=|7gvpB&jfA^m3QcS+wO z{nyeTm;QU{FG&BB^tYt{Rr<%$zmjf#T0ws;`QJCjS42W@{yqoe7lLyBdc$%?=4Aac z>7%4qO0SYWLpq;zV*Mqed#?kZdt&|_s>f%ns6Qb63F%Ku=aW+`|BLuHF#`uW<{u(< z7mpH;BeA|t5Kkeo92F`bFMXQy*(6R{#$N;V7AxQQYe2tB`byPXPa^*o<^NRr{VIP% z`ZFruF5Uc8g>k>3dV7`siRv{;kKkCr<;x+l9KFOiiGF8_*o;j%RKpyR#}T$`E1F+_ zp!bnpBJzC0dV|EcI6^f0G0ORD9_v+!)5UYdxgsAhW4(*TWun=?k-tj%b>ar`M)7v> zXQJ8f(e8ffzZM@8&3=#am!$6$|19$S$MO7C{6zd*40FFgc~ms}KlDST^J1Unhl|A` zufv#stoR*qs5o3K7c0dX;%srgSR-B{E)$oFtHqne+eH32%W-TG9~Ykzw}~%^e-zE} z0`1naA{{m)l{{!>HHsYaT7x8e>{QivkrP7ZV&G7{Jap@z(iQ<{! zEb$z1k!X%9Xn&dXE5sGzHDZIfQM^qwzdoY<7U}nkzZM@8&7-BL_j~CtiLZ)##1BMs zd_w)tr1OG|^A#4|`!!lh=e-k_^Fal&vuKWI(D~~t^ZBbR`5o~j@ifsK*HB(1eY)uU z(B?|NQ2d^_RJ=?y$2ZuyR=V>;yFvPG;wJIuqVr4R&*~iKlj5_YIsPI4Rq3ybZ;R$Q zh;sgF%=Y}{nDlkrbMNQKlg|4^EI(B2B=!`0i${saibF(m97X$4(#MFC#VO+1;(20? zSS#}XJC5U0@oI6UxL!<%w~3p?d&OUf4~x#$0{UgQJ89PcV| zy_gW)`%LbTey{ioajW>a_^h~HZ2n%8zbOA*ai93H*xaAcJS~c{B3wvwoE^lN*hB0k zmWoG<&HV|7DSxC`DNYcp#OdNW;#`prNOK%Z#Vf?C#cRa1;zsdi@u%WlB4f(X-UH$z z;u9htz-IX?;-AI8i0=I>`=oy=!hyrI3*munwvULpVu9FJ>>xTnME8Cc=Z9FT@?%Bk zm&gagX@9hMx_E{-Lv-(FnJ0aLxJX$eBhnsJ;lCafAKic`8m4xwG3B&g*Z;E5~quE#QEYy;`hZ% z#ARah_qg1s{9D93#e2kGioX&c7oQThi!X}J-}~~m^7o1#iJyvJioCYwJkbMyY$J9Q zyNJESzT!Y}km%kQGhBLw=-wZ5hV-c-T@2V?jks8>7wKxi^3~!-(fMWmRQg@w{o+I7 zW8!bb=fyvWuZwSpd&R$spNOA}ewH0ihL|rFiHC}v#GYbrvA=kX*xcXqROOErCyP_W zv&3`7h2kQyxj*Pt%3m(76|WbYzxU=Y<=-nlAU-V8)r0HfdC|QO=XL43#XaIj;-_L5 z|5LJkRBS1>65ac9V$yqy?)^E(NIzaI6NibT#4+Mzaf(RS6!yPBq-zTG%fugvE5vo; z2Jt82?c!!}i})+?5%DSU8SzE&6>+z?M`XM*j;Bcs;U8G)5iwUR5Zj9##qQz}Vn1iafEo9I95DeoF>i^&lCB+XpW1nJme+fRpN5-I&r;tlX$Cmmw2!EfcUWZr1-SB zLwrfxDgIfcD-p-@H}UVHkKYKGpDPxKZAE&iu)LetQ|u=W5RVs66i*SqD~=Jzi)V_{ z#B;>C;!^Q4@oI6UxIw&8yj}d6_;c}>;v?b{;xpnl@n!Kfk*-x-?vKSUM1~heKd_a6y zd{TT`+#$Xs?iTlm^d94Q|1L&xO_FHT?s?7h+ZPA=-a+iDi-mj0WZ{N^% z1O4=)tFl+OTc6nwJvw}Cw7)+ncSEo$Yjwu8!P-be!Mj)?y}f5NHEm>WAQ;U)U5~8CsbWr$7EJ`-70b zKjQ!9Wgi~y(fa&&Mf{3*XwZPhP$$HW*jlx0!?K;r{DB>s{4NFX$uEFUenC^lvS5EG zcyD`n&5l;|!w-GbGGzVm_Z;`=p6ns?!yk;84x{$G(?3{8@Ajwn1Sbz}3=hg!Z+-HE zmEq+X@W}6dS1#7$n_jzyj%6Ln+Fsjkb#E5C8g3%i7de zEgN5-Sax0gpO*ar9{AiNxM%F&Uh@qe_*d`teti=Tkoc(*pRjp*nSTrpSdT+}%4DX# z=zq^+nICOLX2AP7f%CsN2hULE4^STbfCbL~{y|n9!7t~3Z{CL-&De-Myw5F$7AgPx zxorPkv=3YV`;#eJ|NEJ&==|@C(b)LkUyEFL+|%D1{`WsJHp3?Xk&dil{pTY*I z7fF@B(&s*uRPTk9R||LaGu}YczWAv&uNLoAGui~B;gxDeyO`QVsCg!9-eEMs;nY8iQIG**@Xs>qoXb`a;kvN;6R22_o6`9YjCHQ(Pw2MgJkyf%U|U-K4AitO zt$rYbF}lgQT3Ao-X3{cvGsX5c!Mni;r*0%zb?5Q$TbzmC(1fdM zOuTALv}RM@J7gR?yA12iGQ5vsy9`$6&SICr>W6dZY0Z}JA>Es7eS>LT&Dv%svbwQm zX29x~vbC83w%&(?$Q_@!;jcldnSq~D;0(}Sk*jKk|1d4s@D+=3n6N|NW;)-FBHOvu za|+zht=e8HjqGHEjO-pc2ZZiGd>R)aB!o?ou{snmgsO|xfe0W}TPk#i2?%nqcpa=%co?E} zu#XAZr<=ectunk4)4a$A`@nNA1C-M`75<|Q!+&5Exv(Bwpmu5TKH9qitc>K+AQXv> z_klZqjQ4TazZCC-*DZ+mvCFI^_tk|f%qu5Y{`D7twl@_<6MT*eu4=q3%(@Vfnf%y_ z6@;@?kw}(8C`5vf6VVn4j+WV=A9Ir$F(gRZMR~G}LM;Y`yfDd-0`P&v zJ0kIhPTqw-6N!c7JxK7hCLTaCaWE)6WbR*KtR(nEFSa7WF2rcUI%iKzbvE(acQ%2Y z*&Zekvyk9#dRrZZHAwIgCvG%i1;H*&6$)JYaL7;fJ>g(|*JEAWkAykp^@Ck4V_eNN zhdfr~*%{kB&xf|+*i^;jo+J>4UL;CxeW=ciU;#XD-uyNk_v)PQK7;>fDcGP zXA^1;Dbe`5{0X+5>8OqV3kOM0^Oz2f_U2I zhteaPgiVlv9kwKrpzx|yq6rGr8OqB|P59c6%abg{W4JLmy zvC-rsph9XB9g|v>$vp+L%C)-7G%WuT2%AH1IT1xN%S$24Du}WIfsZ1hB$A-Of6t&q z6BO)`dkhxCe7J%2M8f6~B}&{Gx7(iiclZlaI*vdC^s{hDg2FH)1awF(^SE7D=C_c{f>L-B(6%aRXEv-7PIpMY(#`(epKI5;$0HsiV*uW^gFoVnR1i zIUET~PH=-U6)7Bzgqbd9a0<$|AR*WU!Cx>;a0&_!*nD>&G3}p39#2oG@6J*tpA*eb zJqE}P9t%KxY{bdL7f3MeCwMfEAz^DcHQla*}9tSu&MqHD;kX1191f~l3f z%44H#CM(&Hy=^sF$sSqjAPt+1i|RwBAp_x>53`yLf;C<{u+~#hBWCMM_Q+ZsL<>Z{ z(7aJ)O&nl|FAglF%B>g;nr}I@#Z`kMw{1{;4+&ciAzQ9A%~ta*hdno&`_$-@mk7*i zHeYOHmod50nAL3VQ?-(|Qd!B#VIylRxzgC%TS#gD%BE@^(6HIKsJ?6(^1N$4%-UtL zl3O8b>^ra)vtBb<$+gWaJFevDnbmAuY-DRC8@`jwN^Y2}#X(@Dx&4xAvx5|C(L8Fo zJ&r2v=^vag4lJdr&7}GM_#TSvxRU?cq{fw;Le^?F6RC#D#bym_D>Ny zgcS1T*OKj#aC$_Lr-2|J7~)0INP|a_n@*`TFe)ok#`|w;6et$SSYe# zTB9s9$Ty9~5E{bb1BWmmeF!zKKmMv``%7+e5tyJwUh3$>S~w}0%M?bAfyi2@L9jh9 zVA5jB+=ndt-(S+kEy%jl)HE?=D6&>sFCEYcJHpmrzWK!qWA|B&$!|c~h;%cO`=sY> zO3Qy8#yFq+FQ3!wKFsGVzJec zW(ER5K*mNvTjx!!nQd!h14J8aqpx~?(0WjCPK@8##U};`*OD_KsKNJvQET#wFAZA7 zg7aedX4smy5Vht|8?~l&%?Ta51g)YYI+O+r2brid4C|5`3ywv&nA+l_!=d0Re?-_1 zzFaZ_@)fxGRr94K!X<)=%E5fi>R_(9zWa8QuP zm^C@k2|?|wlEX@lE$P^|Z?Et6?R%_=O7q=wgW3lex8|Z)H^!|&?3~uI&KLG7IkI#? z@LO2g;YSNih?*YX9o}njyj#!$foW!r2)Z*c&7={Cje{sRgMt$fj%M=`Oh*j!&?&gJ zE*Y7oS1K|MuFia)K~!86jp~^TF#QUmVgh*BP%5eSJSSt0q(?|m=#i?bWS9>ZnI%0& zi;Y)fUff+(HRjZjCzVY|#s^V`qLV1Vjg8!r3W9^}Kyh5;jckgT`(Ftob6`Ld1%WXr zMP!w;<|0mr309KoKiPs^9&|75`%PPWa$*j!;bN{FBy5c7`hQSt9~0aK^OB13bHI{n z3*q!6BfKC;jUv^gV!foI@*H#~893={A(Z|X#CzeH;Tz(;O!+tCy`&#@|Nl5IIvu+U zh91!Q%ac1%4^X*-tJe=1l=-_PKdjd_?JC8Iy^)XSK$4%LVqBy_YlFl(Oze->md-Xr z6La)d7U<*3MnX@w*A4dQFGPDBi?cTwvTFm;`v^~REKbXCB7YfkGV9ID!;QQ`O7`Q* z&VicV@0O!*Mb*mo%Y4_bd9Fxpi7R5Bhri^<*}Dii>Gp0Oo|+dt<&w0w9I|UeBX`8` z4-Ex_AFij@Pgp`N-pP6d}3g;C*_P3(o`r9M#PGo;jc{3Q8IDxbgqp?D>U4gMOHC#3VgQ`Wyz`n}SBCH+z9&q&`c z-NaLXy}oyp{8$ ze^0C@VV8F+S^vk<*GlKTN|xUyolk&L=d+%y|B&=2rN1D)A@aXz*84k&c9}SEP|qQu zx0c>jHLA7cFvYQk3_p#<^MqW%cQT8zDD{@(tk!` zz27Z9qWq`D=f#&*ZsM|_{$G^8Px&8m@i?4})CXt-q{|CzdO!_(za zPm#|lv)(}IgT$dE#$T>-KBz@~iu9S%=SyEm!tNsR2P!vy{II`D`UVpEP15g_em{x! z4~fqx-}vjJzIiV&_@>I=7LA`i@{ON9FYa)?%5i3s$j_I4sPvfhUef!KXlMNJ(XLGS z!&R?R`b5>MQoeZ~Fzg%ud$cp}1BRW;RK7y(u9a^5>rwv}>36IAJ`(NB`+;HSY32W3 z^`sQb z#5d%10o(DKj5NQff_SerT>Mfr@z>CBlc&s>*)&EqohAuEI!secrtw=~P0R>mG2M^cO^T zy|YU?pL=3`KBq!{Bz`J>De_GuEaziiq`3|P`8o&cUBn~AKH>mzpm?HqvN%FKO&lwp zF3u9q5f_LTic7?$;^pFx#B0TM;!WbM;z6&Musn~b{Auwy@kQ|!@eOge_*d~G@pJJ@ zF%z~qUwH4MVUcLAt024UsqV_}Ez)I$?c8;hi@y|C{s?i5=;ALmzs@>W<@3aa;v(?} z;t$2E#g*c}8i(m&wR=?jt?1%0y&(N%@lWEL;vUglpF#dqdXpH|^-EMN5DyVMid{r= zorbnYN&jbYn9TJW>YuLq)5KZgJaK`zSgaR+C|)VjfsO0YT)%-ok$$_lS==K2N_6p; zo|0~^>(Ksr>3C40)i>t)-VnQ_6g=lw&bovBx{N}n4d{Vl( zK7{_f^goF1`tU93|7u(&dL6RA4kG;xsnf}Z93&1FPZ7T>R*DnE=5d(jDSv^uNL(WR zP&C({=x?R;YsKru8^lfGX7Lx|gW{v&lj85i=fzjW*Tr|m_r;IJMlry(HRmBy%o7Vm z#yV$tXVJx9>M#8`@dWW-jl(os?dFIJ#0y0_gtGsu#8u*T;zrTMWx8AX&qWuHX{+?# ziqDF#h&#o%#COE~;@`wCL@&#ZtA&^=x_C@&rPG6zg}6byQM_IJnYcx~U;MTBnD~siP5guSNAV5O#bf%bbQh253+W#I zmowX)$agqXFBDsghl!m5OIWfnmA6JC{7b+iF3tjk$%Orf2r6!F4J1& zUoSR~%XGK$e=gGfnD%}vzAU~bzA3&fejz_EW{# z;vDgNVx34QXVzaQ-Y))3+#=pD{zm+rNH=J<-z~a$NS{fkQ#8wSM7l&%?W_%@o~HhSNOx)KZ;SMrrvAA|=V|J>B3-Ac$3*%zQ|~X*SDJcUq^~sf(?xnmQ=cQ! zNt$|{NY7~MD@D3OQ~!xbk7(-mi*$^p{yULw(bQiT>A6gOzsMU))Wc#cv5iQ-XqF!- z9xHxFEE9)`X(c3ji%lp(nXs3T_XLWsXr>x8JhZw;%nkA@g4C! zu~Ga&q)#;4=Zo}yrruSgk2Lk8#goLLBHf@_K0&M!r;F!`^Th9obt2uS*?yHsw`uCP zi1d4={!8(3@hS25;`1V%p;>>ANM~s3e;1>;p-MeR#AUU|*ru2clMfi;-#*!-`h%EDs7d;(&OlkjPO9#ec{Y;MiF6r0r=%bI0 z#YzSqeYB0M_0QvE@xD1eUyGA<&E}Tz{8jl4(Umt0iNrgu-@5PRi?a?5_6`Y++81h( z-%z;n*~YfZ!-!`!B<{sJtz|^3@P6-P|M*U8CV3A;+m`j+)~O-XziZiAMz#uH#mH9O z{q8oh)zE!@M(9XHw(6b%2|x7i`{l(YCtr@pRzJVk>%KbfA61E%MU{==4kshc9C|Xe zFsuZK=d*A7wD=CMby`+ zBVGh;vR8FlpSe7zY+T2dtMd@^YSf;~!-X4Kt;t={Vr6($&g$UWjOF3And?mSt0TRA zy-oD1=!VttM@{^z|Gwx~xogAgTQ;;SYoX{@)3@cB=vRM6^eY?riczo-{c7V4hqXZT ztL^c!c;>E7pI`n7Vo@#kmm~Jo7x&+T=vSLifAXJ}-OC77O<7&qBl1;;ri?B-8^c@M zH$|4WZ^|5j=vN~V8*6#%rVK>7%J2?pivDEN{%}@XM8kRjQLhjgt4kY1#|kYkYHCr* z*jKsnP5T3n(XXC(8U1bC81Mb9BVPq;b~ffOkF3wyu(PrE)||CFS}_Jzs6JyI<6({3 zv*$R*!(tq)SYv=FR__dmHAXguKWZ6nu|L`()|fNcKQ3DKENleJGgj7p+~cmu-jjo! zjl-6=+7M|9)^=L|EaYJClR>9d1r0@rh;{O|eDoEAt#OKo6=@a`YZxM8EjAIc25yV4 z&)OdjwL5HZ-0ND}7+%czE^Q1=<}9^oiuCsfhER@3Vg3F6VgLQ@p>6cMs^zK#8H zNa(n%GVZnW_W40{L*dFE@#yl%s{9o>@z`!3QL~EThb_ykKV#Xc_17=^QT@(k&(_nGN)tADkg`^=}?XY4jHmd&9f?DM#bSUR{tinQEhroIp} zt1UFd%o>EBnS(i~l8l*UerOM6@;*SooAk+;S-g`GOy!r0nPu)FL^B#`Dw@eNLMmp~ z?X0+uSvF?Y0GLwDtZ5Wo%q)6Fn3!3$$VJSo)1V_}mU-MD8s=Sv$S_t>%&bb(IxuFI zd4S+wj+teCws$eJ=#=-b$ILP&k}(Q?>T*tIsR@!*0x1WVY@Q90H5zKJ&&re8_EoA8s%KFB zJ|tX*Lp}2ieD}dmUUx1MN20Jp9PsQL(j4BiR>IrJK2$MC1h8Wx5 z1k^HG0F!yO2&iQ={tldnXjW4>__0uOk7pM~y)XjxTn^8uS(uhQI0$(DwDqXN$mzNF zaRAfVww$Gm%r%2uo))Es$XrI73N4pQXCr9UP<@*%XK}GF!$RdDIM&&GuI()RznF*M zSVp-I3MbFw+ja7XKtN0wc1H90eB?wr|I5t3E2ZJMwG;!qjDtMG=S_}62FGfH)lgKl+=N)F&WGXVY*Xa`_* z{u5{iV0HdeXD5-ZZ$$E|{dU;6%nUq(QZtEvqQFV~5JD?g)yzPKS?y*L+58rosPQK| z6Kzp!O!T5a6DL4u<*FJJqm79}*z^vhb!clR@j|l?-Eb(L5sf>x2oQZdxi7#lvRW&AB z=F`L>Z2BUkwtN(+A=&y0GXu9KTU*^&Gp()u z09%_GVCyH5{2%*&a>IWXrDg{BADo#1+H2*in&E#$3m5=)%*T;(afq{imBwBzYVx@cYwtr-(}c$|_N;E=TeTjDnmkKvM`~k&R<*G~tJ;{LRc-m$W)_Y# zC{xfXl>1n+c0O-lo1j%JZ_h(s`w#ea3%(H3>INRf?uY36?TPkF`E@tGkoCVNXcYrX zF`86e-ssX8PTr>eD!Lq(Hq(gIW^BUfSKzaF5fy$w*M z&{aKhhPN7k&{bxpaiIf-yzd)gWR$y+yhuQRszz0_CDhM@+(wsnS{GKxmJHLF5pECYX)N$_)NT^6?AY7T| z(-z-$@yZGATZqJP8*rZ$2|kKsV!coZnYA*G#&#hkXYm8m$vDD>;Xo7=3ZIxth=M}l zbE`xW6vAf9L4+F$490=!COAe60)3eehnTj4Ic=uXb0EBC2a|>AYmWp!Xu|w2z(_X~ z%8@V=ixU*iv5E~;v=|E3A90xx$GVv}_M3$S;`1RU^b42#9i+6)*woi>&3fh77@I3K z#)>zP#s3|!1r7$bT5%W*O+;d4a-A_e#;sFS=GtVJ>7l+j2Vd`E61#ZD*qxLzFv)EW z|J=Yt8sJ=FV>sSo!vSPe}DWfqf4) zwkiq!s{~ubTqBMp>?*4yxY`hJB(=;F4%RQKn29`KW$~%CtC6tj@p6kU{19Dph;FU2 z;vJ@REH5AIhBr1{}P2qSba&tsDo?$i|54H5;vpo=05TBbBQ%Uf=VM6mz;ImB#ib50_aWv5$ z345xaj6jluzS<)pY8=6?alou3@5E}yifpK(@F5b8ehnsm4HdgVR1h&F#2XmNa6FWk zBO$yFaV?Sw$3x*Zo6l`%tI3Bs3S2tW#{!s-J6>jDrImCm>5v>NOS#HIUWqx`n8&{$ zlkXUVExt-t=ElVR7pt0h+K7{h9Y`jQ4|j(TP5wB7y9AbZQym3+s4FM9e<1&=IttuF zFb`Lmd7#2Q)Mg-#kK0|b=PpD38YGCsCL|M?XBY-L(Jb%;V!jc}iCQF6g-69@MnONE zE$#w1S`!Z&v4Yr&gmK-RHir|;1mbHEmghdRXq7H&DO9_Al)EfWCbxT@B2(LcIk$hi z!Iu+{B4HK@yCs)%Oa98_mUBblRNFHnLg2Z1$H>;yapqq_!YP20Z6|dM!5=TM>x2>% z`dKBMpkR-Ph~h=T&OOdw6hm4Qs$PV+o(o4vu=MF5T%02lYQLVUmb8V4}K16j160YY7 z*>a_6wwlK#V$VEiVAT+6=%VMOHEbT$iVfLST2w2l>yR)ALbf8SLneq2iDpERo6~#^sL1}AY74)YDJYbu~!f~4lJem zlFe!!)rz*bYSN-wQGFB%D~*sXx8&MA zU{I4>LjRIIxteHk0Q2?{+#tTsGIV3q( zJTX0kl;M3ZJw6oAPqt=qn|LRgl{}j8ti@W*f=k_qEPGB$?()l#wa(Nu!KEm&7Ir>2 z`VJ6a4j-I|^x-+lea^ugR3j}!T7=|2>3K`j@;NzNux&_OZud#gdpRwiOS}t-%k*Aa zKCj0)T>j$0A*X-R$9Fy2guD|mg3$j9L87XwXU>^gGqWn)TOGdaSp5HBq^Lnbr{Z90 zEa((7-^D@8;;uo5r56ST6M}iMpdc1~CCH7&5E-hyjSQ7vb3$)Kh6;7@Q=y@X5gO`I zFBur>CKDLyZ4(&k1``-+&k_cPy4q)8s4qt8>;Pe;*MI9AfR6LSm-&k-vVnyvu#fkc@kGN64 z`+jjyvlPLzf(wfoORM9ot_(%Bs5m&XS?s80;dorsr*9KKNim*mP^kYwfsRrEj{dFa zQ_05j%NEplHp-TQB-yZ6{2t<^h15!gM*2sgr@mnyIv^NRdg!hL3Jwy73TwE(XJU3G zBY&BpyRjx?IN3-P2kTxzy1c@@iqLMwEP*`D zy3*CD)l=u5HFH6F*4K09Fb1J4E~u&Yil@&z@4T6ew{}v+sl`)kYO2qkc0tX7R%Rgv z;>@(!_{ZX*DCRjmqG|)0Rd?s<&Z_6m&&})620uNJqDcR&UO&`n-f#NJ-d&gUMm@M{ zBtHZD;I0|8Hb|_)#Qu04>c#-kn}C9zEYQc5jfS3XZy4;gqr@GwZy-ZhY28=CkN>}{l=k1JaNJ>8x+3>S9DSCV9d$#W5 z%5FkNy1i|%$JIf5xXqumcQ0hN;r75!tSc_po7rRe!$|4%c6UE`45{Cs9=5&tfccEa zZ%6%|0=n`2F->OiRj4k#Mdj5YRhEzvq*wD?2&HV3(A=MdO zaX##aGoJc8@Jcls`2DcsZ5Rq}a7$XClxEDetta?+7OWAE&-W{FV5)_&afj$bE$M-xU8Q{=X7S>NxDsT>df=J8p$I zMdbZU<}Vga>;~vpQ%5`AlwrB~2N(LS(#`Xo$bV4vo>2bt;-AIcD&HslZ_>Y#o`VAk z?Y9#e`Nv2fBK;KU71Ae=Xg5{)bCiF+^u^LmtOeNRJ#_ZVfAHyJ!GH2e z{&Kqzo(oIY$)N`>CRw{q3+FdW+LZbh>Reqmz6B_~co|L{_ z<$ok$_fMjUg@AgEDu>sDSxysE3UU^8B)sL$$OMg^+QhZk2F1{+hF76XQ7Mn!g z@8-B7xUeC!#6q#Pc$nB(cEInRu0W zjc8m&P;aC3o5i1sd}f(;?iU{t&GiEEe=B{5_>#C&G}jTR$NLYo!yo5Ka~%PGCY}F~ zFh4BjiUnd@v4hx0ED?_tzay53yu(hrqr@@dMDa{qWsF*^51|3Lgy zY!d14#d$N=Qy@LQsGI93u&?y~;_>2%B3;5*-^AzyCrNj)nr2BqM_eG9>nqe>BHdhP zLBCSEi`8UecOrkC@^2Dv6}O1@i%*EZ6}O2mh<_CSB)%iQCw?S;Dt;;Qw+yp=i7mzE zF`K$7zlT^XmWs!VCyMlPqumOTzH8KHiu9wSUMtp%mxwM_(~qUQSWWAsyI4&>k^awO zHa(?!&xkLIuZX+Ex5T~TUqu(I=?m!@_+NqJZy~x^O|7MO61$2=ipAnF;_+gcI7}QR zju9t|Q^d2y^TdVXBJpDJQt@hWrMO;9h_{KGL>Ig1m(sV2kBh$(e=oi)z9zmYzAf$( zKNg$Buf%AUozEPxmDon?D0UJ5-Iz|N%g!0%Eb$!C#d5k(IvqW^zON8nET?OvH;5a> z+r&-c&&6MgPl&%2Uld;v|02FCekwMJ{NIn`iHLcki`~>tx{KX(xb!2%67eW;kT_Tz zCXN)xh~q{2y0ZUs#RcMpVx9N{@k;T>;&tMB@h0(Bk?ym!|A6?Y_@wxpxI=tZd|liv z?h#!qr!S@F;vZDncd?z?O79@{5?yR37t3jc@=q6CY^NF0U2LZdrMuWp^wnj5F1FM4 z(r*wqi!Qd4i{Ry8Tjjv7P9bOWnnGdQ`fL?L8%c;BaT`Z@8(oYdxY^Mt8bx;S()*Wmv7P9kOWnnGqPs737u(6javG_87t5(i`drb)cDhLV_ruAr(M$D66yZS@=rzj`%=#m>F-PZFtMlDTcp=7%TE;P^-H}%q^~da zvqgIKQeQ06tCzZq-Sn@ETZO{F_*tg{9V~>rcKL0#M z(tv>jO!a>rBdJ>tbcW|S2N?A9+Ig+LKJV@ubd%O-yerB)l zpWfE*8eNsWzHr6*Xyz(!-}@KG*0zneim&?2o03<*>N9`JY4{FJxf-}RH zb%xPg-rpYH`@^ue_cz`l`+`V|Z8x+F;zghNz0g;$tI(IXH||yKS>xMyN|#@pam3&c zFGD<~BE?g>g7K6_B2Lpt7fKSjO-{izh^MsG+xJ<0=K5&El=#lZ z`mGtu|L8T8<*kY$&d%ViGrX+T9m;Z6cWP*{9uc3iq7DA>Emz&_6|T=+9bQ!)&s(oV_=q^#M(X3^FtV@FzO6{{h%0vvM%&ed>yg6vh z**I#?yG7xTGQ*QATa|@ZWvus)&sbIWalgBw4LN(ufD9M4?GHur z$~LqcwePF`*rVg?qebz;YeVsw@$40uSl(85#@6>jjHDdKNE&otjHE@oFW~>$=9m%o z`R)UM7nDOG^fQ^MuMqD71c&nY68MpGsrXUz)`rK>KIncb3ql#a3^F&NJoHNz95ahK z;S6&#e>CNRwI(N%x2=O{#zWMinS8N>!X*XaO!FFtZYT*KaRk0YHK-dtY6!(S6i?z~ z@S&^OX2^LE(c~x~1Ba+6f94OO;q^2h4&TnwXm}_P$wf)V1^#-SIyuMlD>nITr8af^BLOPIq9$fap=eic z_$tjrQicgDTN8eW-FVsle0=+3(AGX~Li&v3opT?h%6ydcft0hB>R2{9i|W%<$FcN! zsy9RM$FuYes(5b1^Cz&hEmF>8s;Bb~&p@hNY5qj2yt$HlCDqBS{41)^5Wa_{d}M&P zM?L>cs(-*Qs<|fANfj%>&a*j7!9$WjK)~6CPb6b+Tm)tWd}5& z`wVYI`Gfqm_~kx74!I14`Nu&RPoWsXg%Ao{)xrwoT!9>!U~}HZ^1tK1=1g4gOl)>0 zcwJxMsu~l#vd8r;o8E`SAO4FjMUH=x+3t9uU&Om`(s`j@G$W<+Lf>o24W6wZV8JOq zf9=obEjV8G=YJmpulMuMhd_G;u4>^m$eBh9UMu>|Jc`6$^z8snGXuB)#dZKzUq;;w z!0PMS+zf!NdA|+-~ec^z*RK^_%kio^}ySF&(XvLzcV&SvmQQX zORk5^dg&DwQ zD7FKz`dU`!6K7t1vgTE$=7Y(aR)5aaWxX`PwWQ? zI&>o@!~`8;d3zp2+P6mS_B?*zEV>Qf{&W2D+Y{}7#IN7r3t0yZI@H<=@{Y?sK6^M0 z&p|gYJNtxeMve|k#934(zy%j7bisub zZisy#;E)}vHHxr9HgwVdO+kltV;i!ug(%tBGR7mFPknwp=uii)R&O-Xk2{(-md$u~ z7LMIp>L{>bnrkLXy<#MI`Vp?biUg%Ekx)SJ$uoF660Yk5!wm5t0hc_&+M7%ZUlEDq#)c8QVry@mJ%a5N?q z&4@UX>6HSXRxwc-C@{9E>4*ZKPeBW!+UAFwN2lN;D#j88UZ@#M6joa$lAy2&36_Yh zHb0c0@VHgN2?|eHC6b^(XHqi|=T(a4Q!vfdX7(o%mmwiE(~<-QK4XfVk62^#7bhAZ zY&7|!3Hp>G&`c=7wfnTmACp?QW_#x$gKOzOAH{;(zyKszkCMkBnZZyPY?W|=Lfk5m z1ch-{i6$t_K*I5gs5jymp6awWMQ?%3>ji}Ds!dS%00|*lh)-Pp;h5H*NSG?Zu6u;c zqQLcRLS|90>+<|12?`BJ=$POc6pe{HY;GxLataccj5BV%jVp+okxcL`?l+p-G+5FlnSO5#Y^Km)UyDy$MtP?(5>t(B{Z zPY}Wqu?PvvQJ0`_h0W(s>~W)xBt+H>HouC0R2^29X+9;sx7ZnwST3l-t6&2S) z1xl?|v1k=Bs0FkdjMe}1oO#Z@my~MTZ~x!ludm;{IC-DX+2_oeGjnI=JP3UxbxU>!X3T{r)M}E4kY1@WN5R{v(ybI zIF{==i=6Bh*)8WwBBU{8Uz(X=?hfeT1V5q2H89%xG5<{K%?}@EG-2-Co#BLgj7D>x zR+wT(vmHEbpl}tfVf6WG;Be&q2_?anLM@DbJ_*6uNbtl7V22oGju=J}ItuqL+BogB zgkztRt>EI2JnOTOW9Cf%9_DR zjf~!wa2)Oc2a#gvWk)2KW@e_L0-C&)GsBLAbN2#uL?`;8lq+&&$%aQ|$qJ&fWZh8o z0655k5v&RQMI6TAM6YiyrY8l}p?Fu7j7DQPOa}yyxk*S*H#jR%Mn8W9p={zwI3rO; z&$Dhg2MW&~lb;^$SByki^hjr#U3TwHG9xFj9Z3-hGY%yl|9BjSb2QC38ZLoLz@6Ay zPrnxZT1I9+1bGycjT9U#2=Xe3=0G>dry!bB;NmeAnvytVI2|TnDpVRfJ0hq^K^#U8 zxv6XuXg=l!*(T8BC__fu1e$x@Aln3*9CMK-aI}2@m*5oGCeS?Y2H7USGTU+-;BDqu z=My}k(d)!MQjjcS{{0m7ImE9L;=6a!;dF+K0X z;S3@)u(lUR2i7Rt0Y%uQC*UxKp9Q#w@Y=}=UYn3T#ZRs=HxcX+uXAkyQywu@4JBBE z*O|A}=3>z-7X`flyl1>42)C<8+l2Qa=w&!)SrwAJuYrH5y}v=1+oTU7>LEDnU2KqY z6xtlfJufz1dufAM!f($lg+Y8shf70jDi+9Qk?w9s3uYER3_`EiEG&V~jABZO>4n%- z=gC;5ku;w&W$_8S*%gt4wo!cLoZXsOisMop;BzP%xmM*4ZCq?*-+m2 zaX;)98&(k$&iL5;yruIx7o#WtpAsdSJFj5;{H|CLjUE4w$`Pfd`=+G((n7u|A^xqA zp6P2c>e?PXdibvG?yK|EwS9d_={L;wEe>@aWCOQCov4AUPL$%R69qp+g3N5+HOnuB zG*Pwg7vbxK=Zxae%SL_Z1>=9EC_M`ij~nCnMxy8*PkKHyiry(o&qU1KCgu_75_Mee zt7+wkw)zUw2er-UpV2m>L)(n@8CPD>wnK+JU*S{d>Jg=cnl;OSO3)Yz5oKifZZ9tI zed`26Mu({775&>?-nY3gp?j7uVZa#Q*pRPHdTSy*UxB@`k0 z8X`p1miwlMj1EzVIz-jdeNQ0eHc$8FjhZ)Y+7#MHxb^UOCI7hzAMN>JzQ={Z708c-BRil`LLi)bdr>J`}nt4L}Y z{iXj3fg*lf@PA65Nax^xxiS%6%%Kl)eZj9~ck3it*voQL1TY=0{AR0~j&a;Bf(yd^ zSh@_PsakLBHQ(Mov_m?4#t_-IBY;20>%%b(9qStcXWIa;(I(>m$8I+pcLf4s%X54_GHyk|V0Hqq=V=`P0i4_Brzhr8J_X2OiEH?5=NY^&qe%WzvS zf4kW{ETOE4~)JSTu2 zhcB`pc=sL|^YA*^DDMM$wAs4InB8-d+x~OfMB^|{aY!PYEiV!vPi**qLYs(>wxXNu z6*uI6Lz{^66Z_lU*yGXdpV20AALzQjC#X#nI~G`OcC3GK@vq3i(e@GZ?cmx88SWJ%(Gp53_!b;*hMrt z0SM2RJ(k4r7%$FMc%f+Yhmd}y;%^eyD1NJKzN%z7k0|_Uai92_;tz;#D!l5t|8j<- z{eM;bH?rd}C2@ZeNyOKc-GoHFc71vuz01ytq##7h5wX9`PV4^I@v2_ z-z@tM+1p6ezg>Jx;m?Rhe+cdVjpE-B-%|XaWq&Mwt#CYsG5d>8nGCD0&u^&kmLyyo z@e+mi76*z$6>rz&U#0Mw3ZE@ruke+kS$~iAuT}hd@h-*hkiAQMoJ9ZaRlLz7f_+f- z?-hScb~y?6x%i#J<8hN_#y&Pz?E6WyXQ%j>!k;6Nf1m6(WdEK-dZR-GexP`xKZNvWWE=e< z*uHo-y$W#+2;C+cz(ps^7y$uX|Au}pJkVe=6Z|puVq(?{A`Z-_{g2CCDs)i zi_OH=qSf)~B%5!ong4RJw>Ur?ERGOIixb2t;%w3C_$-lKB;F|AEZ#2OA%?|!L_Yp! zyZ8!#{FP{~>#)sr9eh>cRrP%MMwI!EiJyp{iC>B4`i^uyUH{@mep1Bz{EUEXDBA0N zOWAEibKOU}uCjZGy~HcTA>v4Jj5t}GE*f1zl(#_kV)1(M2GQyhmdRc#ZV~Sit&Yz_ zvVSE$E$$Ov75^ZtDBAmm`m)V^1N_Zo+xv(1vNOet#mmH8 zae#Q<`w7HNQhe3>ifa^Z^bO(vnd}?IGSS{=Y?5vD4)2rwp!l$8?l<87F})vi-+^?0 zRK8Ed&%`gq3eo5x!tdjC8B7*yiuOLl>i)D;cpI^!*i|&Th$yF*?Ec~)kxL9%&lqu{ zI8~e_n)?)_7uc5M>x5v?B3L$a+7pLTUBYr2w1>N`rv8Gr@ zY$P@nsn^c(+KHXTi^Xg)M;s&$6-SBV#B0Ut#O2~j@fMMvS+d^s;%2d`9?+8t-y^;# zz9RlsJSxLPa|?-Z>LP*we(M-~4o@mcW&@ip;)_@?-__`dj&_+$D%iHYw1 zRu}7v4a62=E3t#vQS2f15{HT-M62^NQT7~hfw)+_UR)uTid^K#?-#3ywZv30O}tQSEpk;R^IM&t9NAXqhs!h> zKTez}&K9|FlkqFXb>aqbhqz08T6|8ds@L-;h5uPRBYq{u;Rhz`OAvodpQne?^%94Q zBg9GKG;xu*Sma7n*0)yNB!-heWFz^sekqIU%rhTi(6~?sh61mWr_G986aj(er$BaKBT3w-! zWm{dLZ)96tp=x+3#(Y*+C?wnJ3U!ptb;eAWD-IU(MJ_gG{4|lPfoU%mxw@G4YLTmp zX@^CwC#L;~$YsT}UlI?9heWO|X8cDY7ZcO25V@w9c9LjyhU&|X>#Pk&BOMj}j+{Q$(&nX8g4xmmJf+N#v4a+FQgO z;x3U3j~V}*$c4wW4~txGO#2g&i;8J~D{@gW?HVGN5z}rdav3r0i^UwVpNO9U|G(-T zGR`Xs_%u%a(V{ zt(%*=HFb?QHw`*CPG8UE>FbM~dxG6^>aJ;YutBaLT13!;Ikp|{(F*Ue78Tx4AFc3% zelP$AKJ{EoH6N(m_&+&Rck{NB`yB7decsefwNLqc_1454%z_e8sKVR8b14*pLj7}H z9iqpA2`A&7HV2%sxzlt-ZtYK&IiAeBdU-+C?>!y#etBp@?uSk&=fa$NMxUr-t~a+cYHtQ- zYCmc8iTtiUQS0S#?Xu6bT<$chC4Hj1sZW#!eWEm$_!abw_Epg*YO}fBmLcT>5)b7J z&-q30K*g-Gw6%@aIj2gO)!llu;>nVFn-bQ3FT2z_|C7>rtpR5SXbJ{wm_AX0>HjLB!z$acffAc_D`g+g0 z+jBSN9{t3>YByAQ`jk5B_EoN4g;>~r=-`CPj(*}@<=K*4y1()UgnL&p?f%M@JNH-K z*nC&6v&9YfuX?z`i&pqcnEs{8m65bBRo=KWxMg=mVDHPO1V2jfu5z}%V#`CGmn&B^ zf2p#xIm>=U^)uDJ${TjFJ%KH^mcCJHYDcR)mq8`R*9YBK7Lmu&3yaooLO@mn&Dp?}a}Ae+m47ohW$^dTBTF zp+_QV_Zq*O_EqB#?1To=ZaDNqY4cYqZ|2^jF7GV2EL%ruq>hW41lO}pZwI8n5ew{0 z&*i?woeso#P6s^OPy76v-@5O#HvwuvWk)MgOLz>sL176tjsuU=GIK21mwiiDmcCT_ zeC3U+Jl)xo&tuP?ue_nTbK2`1J9M<7CQ1nIjoSjvr; zwbrFzTo1&EYO%Y{ZN*=%d#KUIw9O5-{LV?sX_S+;w&A*VTX7Bs2OK6=51{8V)E@QlDw z+@E2NxOWy5s>X3_L(T=U7_;ahzw_Clg!L&K@^S)O8a?ckCY0{2T-MyXbx8T)Zk`_f z%6s>tmQxV>;k~16h4<3^n1`|-X}bHF6Q_PoZM4+QB_Gw>-1=kI#q$mQZ_dEpl;&8=VBq~yxd@g;YbhD-iX`X{4~7W8tyIDKgEM@)ewZ5N-b@AURZ z--llQcs8Ghnt9sqnF@L?fz=!rjc#zUn>QG5zP<3r|BjawPv8Q?dObn@M?pTW!|-01 z#}IFvk^c9_n=cLgaYha5SB&pAkMaKak74-C`?5jH84`@Eix8{tRE@En`yj%{clW+t zY?Y6X^?ie`bqmNuc$^<~^V5EB&|l2b{r;O>>vmWHkAH?I5uW&#$l}EFEk<$tBK$3i z_n@fjERDYnf3J(@yPG8r{<~JRVxH$sWC$)sUjGtL8U5z7rWHmFD#2e55s99y z`0KgFW2#^UeA~;-(+S;~w34y6deVXR2uwPO@;yH{(o%f=m$aJkWhVYG?Ryx1n~86R zsH6hM-)`a;&~Ar@dDfVC?p)GEOuyFHkI=r7>DRgC(Vj^A4r7-fX>v2B-(c)*w0p3; zjmD0HH#vv)CS&vQGk&?j-t1vpzNXEclYI#uvr+2U+9{YdlW|*NZ9aZV{weF*V#?#= zp5%G7w;G!=%hl!;I-amG=b@--^AiUHtc@yCLo!w73KdEQ`F!&aRXZFrrHsc%JqL|Qf)&j z{*MsJrmP1|szx=D%arHZPK~#aitmryR1cU`8Ie@3?bJv`6DlLAJ~F9#BbD1W*B%Mm zsdXRzaKKUmD#erUEyUlU-o^Nv=gDwtk3&Jj+^9eymd|FkKr|wpI-XRN@Bd?x$HVx# z?Bco{?RD7)PCd_si1s`Qug6oDsJn`P9>yO8ombl?Dre)1mAN^OwvFGDltjrI>cqsi zf=&#dAOvF-Z}1b+RlG@zh}am-n{#Ark|bjT=^HQZ!IRHboS~|XgmD;aRc(w;P7SL@ zQ!|KtyPFdb zU4_2I+(J&Ep#N3Mz${SVG$SMmNbH}?adEI z3(JpfZ+69C(#VfDC^ME!VPEj+(%YL@?$4cC_RJWupXEgWxQjE^>9ocZL51+5LPp0 zZ#Zw5jpJ}0+KYI@Tg@&EC%793?ibVOer&YcxUn&fGi`AjF*c?Vs=`$t*aZvP1;laV z&BN`NQ{7aTM>ICxe1i8Z80v!oerEzN+wu?`R>^NG4m9_MY3z;$1j00KZEu(!uGWSDaT9o6ca1=pp2MyY4AWBqhwMC*hv6{(h&SO-T~U~x zPfhqx;u|-7Y4}@s95c}J2tEukHQRB3gKNhqN{^1vp;bmGzr;fVPB6<|FTwBcj3^L2 zrLN%*({qz+1j6+2wYib_p@)+RW{v2a5?PAMucLF}IO@qfIMhjuf`hzEQJ9_yuCX*s z&kWaC5~gQ~YZMykl_D5e8oLtMYP@-Nr&)ompMJ!eZ5u}8VYozRYh>b}eH;#F@QEUN z&cFqnQEU98*ZAqLX9g1@>EQ=RHj@5q8#xl5Y1W|UYB-yc{;f8W1KJ&+D3cy8Mh!S) z*7(P+@zWnN!vc{UmhMP|LC-iio05KaoFS5)CrqTg6PW~GI zur+==MoceolyJg`&G2Jg_?_E@$BMGB2ZP~I(y^kO;Ngzjj^Mr{#*L)MZyN3HJN>*F zH#xcQQ>;PH3^=>*^t-1O>Y#^m1hx+PweQD@V)pA;ksba2%6)i%&0JwYO+T5EX zG4b@f6U=R=is(r-&2kgd-wh6Xcgh^ufiaQvyE6+S>FI*wWB1nXgSG#i-AFXebdNQU z(3lvT6SKQpZajDE8q+w}W_vC%?KyX>*s=3N?cqIwdtn*D3(EvJ+zD}Txf9L^ViKGY zhN5ShYxu+TTu!8}CShhtuaQT4JX973c(1LbwzC$e0UoP0qqz(~O~n9}cs&H;iVO zEjrufM`t_8Peo_Dh5ne?ZehU8cGn=UnO5m>cWD@LH(bnOeeQ5e)X2T$SYdy}&U&_T zT&15Z4nQi0P2g;bi!ZSN4y}c52|R8!Ly6UJZXRgw&?tk$%uZ~CL(_`G^xW%)M{gpA z^H}o^HVz6g$V@M9CU8Sb@HdpnOpkkmF^u3(Vyge3iS)Yn8^Z^~o39v@Mej&BbO5n5 z8WSB=!#S!rWUzqnMtnFbdFN5HQS43)A2bL7~KIIA{a~DY!&GCuQ6x5woxpoi z?xh!ZjpSEwXaHwH?k|E3H@f~p((Qxc_MQt#mfD*xmcpAap7Br*vU4AUV=Lr+FLY$Q zBrC<#K{Q6;XxzKzD#==m@gB-z`6#3)rk*9ydPdrMV&*v(or@wcICz=WzW7P)%Tngz z(hDT9jpLADOE4CB%O0S=(3EmzOeukwQi`HIa;0sC*C`Cx5-D85yB|ma8EUsGinv?m z!%%1hk>)?Q#*|CC-N)r*W_vGE#`UHQ&d?|?K(ajei#~`JR}@p+l4x-eK^A)pP>qA` zt6=NPzi!>~>!eC zXBvvaj$lJE+SVhj-Pq)};H-wzhwz_(`xNdJoFCZ&aE;+Ya4q3l!SR0(&4S|%1258c zi!JMeDrJ2M`&&3Rg=Gfe>cOSL#g^3rw%u3;+f<>vwhdg-G!QNiZa5r!Y8sr~SQqoK zF75;CN`|`tj{A}e7h48bK(P$FC8Ce2!*MFC1D6WNu8-Yf`|+3=E$uL#{z>(g$(M|q zw_xt{1ruk7pkOd{VW?GMw=S*6O`o$UR4{k$tc4*gxC~95J!$HcDO0D6>y+Ltl$DX$ zX@19X2yZ`U?wqOZr%s$SbKJ~1lV>fOGIiYSiIZo{oHNz=&lc-IBE$XH->nBr86deZ zdG4HR#?PC$pkU_2S>w(6(9F*1M!{wLl&RAuE}B&^zF_gZsSDF*aO^ECm;w<7_;EOx zd-lYF8L&)e$C(H)g)6TwYLs$5=6o-5tI-z#W zFQz=pwcQcV6ix8gx2ZTCaowA?^sR%k%NNcr$iVC>>XOwqE7Mni?&$7YIKY}FP)lF9c)9P_#p&(ao31$FKpSRX(WvIAhe?|(k7&X8ZZ1yu zQV-^Q5*qWnbfo-CjC@JY{6XUf^&H-B{IC(dd-oYO%=rg;CX#D0S{+?F8F3XVz5Evm zmPCb0B9b!yjxNmkq;Mhyx`I2IozXwiJaP4H__vqawJ};K=Q}YWTC)h}pHWvaoo$*e z`I&PRR$>)<&WSjWxJ=|I5AQQ<`1stO{RfW7@8in!%vm%$Z!T(Fh+(m0DklO?Be^qY z6--?)bI$bKMRO(>%$z%CVTT`>N}^gWk%|WP8Qd46s!x9YkbEirMB;|^AKZ7uz@GVz zmBWd|4DLC&|KQvz+B;FTqDZ=)`F%$W>N9w_%11dp2Tq+672PpnI+4`F`j6=|eo+5m z80WqFnMp08LZhYe(`GJMSkQmYl&OW7|0WhJT4;2XteO({T*2rlGy4B4wP;$!Tn>3P z>{Y$Rii8`2E8}krl*X;{-{iX)|6@h3#@^o5IO7fhVwq%SO3;Btob6-+HGaMGtt zESTt|Pg=OpF@iG;O#eq?#7#0~>ZC=}$IqNIZ7y;f|HMg?7EHY+Hg?wB$+70d1rz5? zpQqfSN zZE!aPt3Djl(6K(=tlBof>+Hukm~RV-i5micY4>!;nK1=a!3qmAw3M(vu|{W#G(+Rt?mXZNEP{HQmwO+b0aBUZF7 z)@jcvMrX9fuLlIC!k+@i@;H20XKZ;T7^fV&c8hJh4I^X2{}Y-t{N)ziY_GT>{~MY# zO;8p4!`;~9(e0nnq-loa>=Vu{)TFsIn%$J!uZsOczbs;PY5xAF$9XTn=4mChX-1(D z|Bf~d=RaxvMwu>2tS|DjFot&#dyzP1_8a2?v~f}lSG-x{4||I2xr*oaO)STJ zw}p5d!Ot#WFL|JC)pp${)_A{Wq&W*kCUC{;j2Q^ z{yMUo$ZjFKgX~VSFPEJodx-4evd7DwB73gvBJmdSUhzQ^?RZ@FQ?g%@%}4%>H(EF7 zw~rM5SCJocvH#85dXS&t(C#c=LgK<>*3P4xA+*6Uil3nPnF?PdmMDIu;(xC2jS4qw z;!(~n#Xqk2y^4QHHXpgN{&!>_SNuuYU&-c^AC4=#mYq+I*v=6mhN+3?OviM|BIh95 zoTo|7i)4E-Q|u=4TEcj9eu4vJ4;8JZ2k$eOZnAi_I7j41eT-iwmWr#zHR7Ej-vu-M z-Qok{FGO=*BmPO*&xtRJ=DbGyo3f9J?~5lybDksJSF*nmJskH4H=0yn4cWCtzS>}X zOR>F}DPAJ>5c`Pz#e9)(KUmIBM1Ge@dx3b3SR^hNZx`I22Me!B!pm;S>htmYI`h~ zy;A(SxJKM4ZWZqp9}piApAd}(7~1i??AOKLioX~CDDpiE+kIU8OvESmCYiwNBpz+vB;0UnZ8m?3b=L+F;z?x z`Co=IeLJzUc(K?=v|1kdvaOcKc-fQ1x#B``saPVe5^oVVh+9Pdm!WLWgW{v&uf!L{ zSHy#&)$TYZ`$N%akDuvxcFn57+j>m{X8aq zES?m<5Wg0`6TNu;#(YU)4Y8hhf!I{MP)rxI#EV5f&trKxVm~oY94?L($BSH5!h8kd zbz-q-wJ}!9UME_ujJsvuCsx(ScuL{Vid8i-{;2SyBA2hQJ*UO*ME(|Hc!FrPG3v>_ zKx`^nZHz40UBt`8p5g#;usA{-Elv>m9F+CX6&H$2#3J!V@n-RM@ec7W@m|qtY3!C= zRa4_-g}*NTUi_nYO#DzhDgH&Q5Wf|D_yNfMh!?AiDPjY$k;vskOrIrQEM6w|5&Mhz z;z)6_I9;40E)a{v<>D&w7V!>oqj&S{xqy zhGssi#Zg^$eX*g~Ol&DyEsjjtmxw*YzTy>PzBp2}S{xH)TP=<`vac1d6PJrC#h;67 z#2?e-cueV@6rU4c6!(h<#XpGeh+HnlezMve6|%n-`M+*6K3=RL))pIzO~jUB8!=1l zBK8n_iT%YvBA2VNzKP;Yakf|>7K+Qn8$_$!al7n|;#ToK@j>xn@o|yM<5>Tz;v3@c z#COC$iB{X=q-?A0@ty2Myj);;)y2AE1F@-iq1ax`6uXJtMJ~@{d3oX}ahy0+oGH#1 ztrp1jvX_Zm-pBIRikro4;tp|__?Y;lxL4dK?iUY=Tp7sn|15G1AZ;%mV3Az;M>Z9? z#*cOw5^$k3NRr2?o_8X0k&kn_h8$%`JM#q2h6>nm={wZI4 z@XmPT-rErQ8c?g_XT7KtGBkHU?)P7R_kH3f-)Se?(`|hDdQalXY$x@gKeuge4b~NE zR2ZCkZFYpiun{jKEU-1zX(io%lMCf{v|_<8fa6IWJ!eZrkj z=6EhWP?1rRv?j0?S{b=xT=-l~w?r(DY=iZi^ zpZn_yr{vca-o3xB@XxDR8LX9Bnp)|9I<+$H!8(=6wNfhst;Uu9x*`y&TNz&~tupTE zw93GPTT0U^ozi-h@lV&RjDN6xrT@lymEKx4E4@#rRQexGsf=6Tgx@RmTu!AD?wxbz zZw|$6f?h;P^5)xed*=kh_wZ*~hZzTxHhSA+pZRl1#|rGmW2F67&THq`R0uU{F&di?s8fikqc zfoDVg%H+P#hZ$I}GA`BGkXGqOo8z3im5J9C&u2d%VxiJ$D!~}oJ*51~2pbK0qK$-%}{ zyzn+{G$Ge%j{bwfiGLP)XIv(F2z}Pk)6I+cx|RNp)V}!akY{5eMzpg&_2Goll+s$2 z-j46o@_iBSORDf(`kOw~yf|!>E^1k&i;ELCUwAyY^`{^II=AuWr_AU|`gmw=$R7610 zg4dN`C;Ar|d4wQephDf^K8EulJ`^+_hCjj2D?);w*8_@Yphq9{cvvYnK5gdaDTXKM zd4zg)LMT8Q7pG8+XP1YUM7|D7;{Q+L`Gtvph4x0qKV;(hIyvc=jQ^#HpF*3@^gX*x z{0iE=nf_s8Z>P<7LY_xFBY}OiH`9L9*u9W6c|7w!VeCn?ssAlI58i5pogB}vJlwMt zxUwZPjps>I{XMu{N}e9Io8##gMJRr4DyImA>*G_qSs-L)O&O#FP<}dS%TjxuH=PlpEfonFI;;$?!_U20Z9wjK1JI|UhFmbuflcT zmAr86yJ6S(3iVNQWh>f|e1N{(wv!@wZaZC@ zB6v>9X8hrpo(fkRG8l{Tcc^y>{!#{`4&Qe2O$MR@i;WBhq7mWL^)x~qMh1iN^*Ffd zae&riT~2)u-&c8l3$MphkEnMG|L}A`(0OGrVzn=PQB92hOJy)9s6n}lnpP2`R;(gM ziWRb!ESc)2(Alpg)ividpAT7 ze3j-#(8uK-h#**E%u*(n$-#oPazvK#jv_c6V}%Xzp&J^lViXH?OB#i^$kqiutPUjH z>_!H|HZngPEg?U)k@?|hdAQSyZuQ_r8wg(Gu=FpRbju!PnudL4aJ1xMESYU%FcL>L zCPA3#GsQ>Z=uy0%R6I(FZi>hMhZ~8<%oyDU;tWCg$>b6^=m-$)kQ{5xb`;Yy5Dr~U zl)xc*9{IKj9>bD9b%T>helKFO(!(V@D3Va?Ff&FswXSAN>v%xT#*XR-hw5sQgW=4o zUwVeShCfUXzu-blAWYBIt`Q8=vmOqImXikeibZV$;X&|d!Vl+j78i!;;U@(M&jz?8 z-Q!$IEPzAtOTzTH>wp(5HS2)yb7P9a^z4B{T?B7kkU6HqYVJX2aG@ho5c}ZF&Y&@7 zyB&Xb!J)H=$BZ|RcnS`y9=&0D_PT~YOwY@%5eU=srfUSl^c;i3nnmJMda8(BQ>i0sb(JmC=Aen1A%2@BC?D(kKpGSSmaw6riVuW#)2?Cxo~J8!NXy~AA!g1rA zYr=;TJeXMg>kV`0pEBWj1P4DRfhy-fqB$M%i0W|I6>pfHny%pw)05&FfiOM1#3ETR zOb;iVnDvA9tVlrTuJ!b5(XVCLo*M`%R**eI5LBcfo+lIF5OlqQXwHL+cM2R+(n=UN z!Nn9#^Hw(qf@dZbO%C07tco=OcErYHv*Q*)Hrrlg;h;s3S0&Nh?*{o4MDrM2JeHiB z!a0af!6i70?B3D*(hahE2g_`nK-e5yIBcuXlb)FK2)(}-30O5^eC9kl>>Be#T;RP81+w7ITd~z3#j*l=DW0VvvX4PH>pq2zCkcAci~Y4*H=4S8`%r zBHU4q#oVlfTl5MvoCWYF3@#(Pi|OI-Kg>hB%}RM11L1IB2;PRH6U<6^`mZ)oqY2)5 z+9>*Y#R|Gfv09!7g6F5H#h$1(x!Wd)*q|xf;LuS7uM$QC46Fx-V9sONu9x5xh4s_K zQaC0iZ-)!O&t>}ba{@DVR$7>TcQP|N5^uvq34}XgUE?u=LGCOyj@SW*xr^9s_F$eT zGBL46yK88k-7zdaxBFyA8%nTK2!?-gWb%Mf6mwx+c)hu>PD6IYEDh7+4nm_Y!CAp% zr-ySv%nWr2y6lI>JrDFYIIoitCilZ(%)brrN&zo>*IjQul-+o@2^~%FCp!|9VE@@A zEP{L;4lQ60xYO}a!ad=lOS-F8{Di4^>=A$uAw14l6sR_gjUM5#*$ABjhcUCcn4Sf2 z=tp9O4X5WO6F!Q#9j-QnEwWo=w_IfYHb!QsR&g(Q+)ZKh_)Xi#M%zBtUP`!k=vuQ? zZTnNE!DIN{CBLb}9Yi^B#`Q*bV@z~6#&9>>mX9XxgTqb`FB|V@B4}DOCfb@Y|4eIM zHTCARCs{Y9k!Tb0*#z@5*%?jnh+;Y*9x~o53HMYOP7E|n7#(fG=<_v!BkVnsGEZHE zQ_G!DFv*&Ug+BywG7#)Oj2l98%yu)!e24ll$3Ro8xhG76A4n>|8>SJ82Kd4>TEQ8q zE_&Ry<`E@usCgiH7!JdUcni+wTvr^X$Gv+V%R6809ve#Xbj5hsUK~Ad$8zxM?%D32 zxmDYSUGUA{|2#)PCH7;06^3KNVEGQ)Rz@eL>oxG4I zy4iU5$HzPno$!*Z6q6;yOPYJ>-v@_d8PfnS8=?j*A#1`R37=P}0YxzlSQ2f(2sYpw zI95ioGi+tHLA?7^gZxz*G`K#21o_9B12UJ_2N^Jqw z_Km4+WK3;=nA(b>wT+C~w?LKJIBLzd9i_bu=fzc&WU=u3$rRVWl->B4+eb@D9=ljs zksZ-8yfI}2V#+AGJ6c9jOc_hm4D)yi!x2Y~U*VgL=M1ObINb4dZ5gKbTez4M$;dF! zWa6V$v+;D|o7?nTf9dBbA9qp)ygUyKjCvwIAk(d^JM8`P~^} zR3-*N>%q4;)Ol==9zCGB;H&f0wS9fn)5qrf3e&p`vVmJ?MkFRu3R?M=gxc9ZuP%Y* zYuFtM4jq~|ZQ(2E?utn?X@ZKfIzVZH`WA`lX>Hm=oS|*2Of;m8uc2v4QhGbYKv^Qo za74QAqL6QN$d?gnPf3Z4QEcTBh&Ut%(;*=-XmW=u+I48ww!`QS?RxtPyJvK2{g*46 zHbv{9E78HXn8FgijSz}B?m)F-F+?UZ+I4_<#D%`wi@Wk7GuyCE0R6XFsf?9W+>MZ8ngJt`4#qm_s_uR2Iq=X}x; z|5MS3ZqP*de@`vqyr=m;kW%33@;^|Q7(bqZ9RC-{M;J8>D}T{{4pbES&&hHkY7GA) zWe6*c5fQvFN)JD-5HY`FCWTM_ZJh`s#bHD_=66LwXa>jgzp5VbU!fX-OCYXM-(!P* z_R{Lf)tnagdIs|H_78L;W@yRZ}g#BA;@2|gD= z7}ME1iK^)s$L%7xAl#3o%Rri{^~T}bE>m2jjy_pygE0}XJ%M@7v@ zU3^>`Ti*I?_o*w}hgZUp^0vco+W@aKALVVcgCr(y8~m~51$(;3iRJOFuif9>@UuLQ z2X3_*qh33BU^9;HY0;)z*7W?E5&Mu1+2;XfJA-r`tpTzuZg0U^KkZh{-1lJgb7T9s z9f6D8kD5KB{agoec0X#tAJc4S0?PXcVRo~1kulxnWZ;D1#}TOrPl023HQ`uiYyEn~y~6Pgh?yfK^Y6*uUALo))y!Ssh)BYQl${WF>oO_7{^5<=6d8F6tm zyD2xfiv15XBY5BQLy{4=AH{uYRmmoly&jI55na%Te@8Q-4f1nMdsmT9NNM*L^TaDf zK1yZ$OmU8Qow!_FCEh7+7Vj4y5uXuX7k?+dExs?F5WfkHqr$ zyqE3%gY0)@e=Pe`*;|;au0~=@#b=U;x7rdtW!p8<)0BRh(r*(n z{7rc<4SB!H@;SGYobO5V*avJcJ5%f?b{9EMG5r9MPrYdW-=aP7irVuV@vz8u{%q$_ z@qO{6_!rU48%Xz!Y(LK@*k;}U>&tE^HWOQl{G5~Nd5=cgZ__W6T~&L6*IcF>E>00= zi1Wk(afMhamWgXcJ{M(qJH*}MW8yyXRq>#BM0`gyS~MuQK4C)N zXf-IRbAEuGA~q2D=^n#dh^@p7v6FbIc)6G-4j0FY{Qi{XO%wStnD#>PTCqf2A>Jb1 zCT<&^Vps7}v6skCG1;C$;!tsnc$GL^{HeG=yhh}Qnk?sM;!WbM;+^6qal5!fd{}&3 zd{%rxd`&zc9ueOX-xog;KNU}jXT`sXezcYCrSdjeOT>TtWo#-%Gdv_-B(@c^M5^mE z-DP4=aezpTdB$HUjuoefGsOAgB9UK1GheBAr?^RcP<%*yMzk6eR#W1L!rvD^62BBH z#CZG|XMI*vqN$Xf-1e;@x)C6zhom`kd{%NK6;A#2?d=xJv0Ji8IC7;x*zD zahYf}C2o^#H6=F7-X`8J?i3#ppAf5ROT4b|-->?}kBT3PC&Vwruf^{~FCGT5U#f|< z#8fd&yhv;-W{FmV;xgGiMSjK4a;*l%Ph?LNuNLQs*NMgAO7SM~4soM+mw2!Eu=u$6 zqWFqx?%${B(@OSi5X&dF#$HDsBh*qq_}7e5#ODxMX&&WG)%Zr@v!(O@z3HZ@k`NaTEyWuKkK!c z7AdkDh>gSx#nxhm*h#!h>?!sW2a3bRQQ|~#syIuWCvqJY+qFVmEtZLQikrlH#QVix zijRsBwj7f5xGu{?OiEW)v~Y}7I!QD0r3~2)v)-r?B~Uo#Qowy@h$OPk?Z1E z|Ci#oB42heJXx$M))yO!&Bcqv4q`{~60wJvD-IC34v+Or60a8Lh}Vcq#O2~j@mBG6 zk?Z(a-hJXj;v?cy;oGgkqi82&lS0(kM>HDOZsSU5VwmvMBIk|OWGJ!pXY`29IJ(xA@aQ`>#h2H zub;vP+IT(h;TsPx`pA|KZH2DgLecHVv=y>4J9X`1lK;52LZ@_8hDRc7Bi@KP4V-#T z`%g{{xo7u=UQkw8cQ09*15HF zo0Qfl8DHA8!n-t#zy76v!r#DBPd6Xd>ECra==uCm>ZW^7z8L2{`J%VsrrM``z6NXJ z4q~l%!wW0C4Lp~gJ=AbZ`wep&JE2RAhC=)GP)~@<$Z319{f0-=l5#dQhCYJ#re3R` zgY<06K*!C!T0NJ0$`kOmUyG0cd``M^s`c`wy;sF&pSp0l({x2{$|pS?Pv!%?e4rP( z*_JO4P00PsX_wO~2MP;u2?xDUX21&khE#E2E1Z*koIOETU7^nMxOUlRYAtt~)snix z-BeddgStW*%lZnb_c_pmh*4K)xM_V(@bvf8e()cFnnDw3D-APp*_`|MS%1dkXPwaFXT3EaKO4w?q1@B+#d3d+v(>Zd z^~&cbH_1(0pS0<<%IAH-vV=9Sl_w_pHhI^-UU|qDD2re7^jYt=r_VYWFP0|`=$4z6 z` `kdO5=Pgoz^_`0mb=C7A0B*d-vZ+xxt5aQ#v2G+k;c_fgDlwQx%X9HzVpY_*# zzC59S&0N$Fc)9Y3uR-pf)1G9s)Dw3)7?*T9nDoG*Y8#GL%-DStdvJ43qYVu<@1%Z1 zJLlA|_Fq~N+#FncQ=^1q2P#6_j#i{@Yx2#CvrWD!{T6Bs ze?9t%vlD6!Y44UoZy@>6ieSlWmCJUb)jN-V;@$at@g1SNK-sdZCn7*&FWcp6XhPpL+(_V_HXP@!Ad4pS6 ztGCswmCJZ^cGki<67b!7+LuVJhs|#t$xY2gdzyPMhRVb4mr4&*)HH2@M#7N5I{%j4 z72dMl75zeYvl)6z#dWIkh0(IfPo8LuX>IXR~+x(Te0U|HdKZ z?{*(pp3{48($R`Kd#kU>F7MyxaMH2by~+n(F{J#{j;9emYA@6u%IdGLxvpn<-vQs$ zhH6A+t=nqfUUyBfQ+15b?6SBoYIqaAsNqTcqK1!SDfu*1J}PRaB_Z6??Zt9$?|~J` z-49gs+jgKLZ#T6gM(wR%R{Z5X4>j4)ZgcxBzj4xX8s)TG+kPE1B+8&V66}8v^9E8o zB}2-`BqW~lI5-cs`OAisuS$A5heyRd#=Ft$k0D*K%)8-%N7FYY=cYD-vV_NJ<}`<< z#QqGUE#aM&0d0x>l{Yr`bf=!g%au2vNBqubhXU(^8}f4eo6{b4N)t-=RxWGqY#CC1 zxSQv)e&xOUQCA{}eR9^dt?*uY;81g;E^)MC%HGV6^K#QSu$E&V^KZS}CK%WL<`_e8 z&h+#R4;=UAHpdLtxU^o$Riz_KwwB&e@?Pni(1+m+z**(=p*KIGk_?n6E418A|MFHZr)&gXU_lr_z{FB(Apqa4e&jI#J&sjklyQ!yTl-V z9wWkx=sJ@j{veQj}p)&{Gh@c@AdFSl5ZVC66Vg!WXK)_z@HWI<4aKb znJ{rLstkG)yzJhjYda!QqL-PIuI%-1Py#i=nB%Wo=9jji|suLl|2iW|mMoEBSgBQIa}Kuw*U?%@%}V*uO|aPw5) zIZe%b=^M#cTkYYiSw{0pwsSDeU(+1L*lTHWFFd0e%Z{#z-#d;g*0I~o=G&HqRG23&t#f>o>+@7kvvmq z)x04>%rWj(~ zW>I?@Y^P2Lf4WC<&NMmMD{fBL4o7mj_DSZf*A7MPg?pVvUSq^n>T}UhSNzbZKL8&7 za;o109{yBHwMiTBOqh=l6~XLg{Yjzcd9=e6vC0;~A4#SND*L6{q!+LV@AV=4M+?l! z6&v42cHug+3;U4X-38bF18uYOu3Zk>smHU7xsStnN<4fuQU4A2|AyH5FT#_88{PW9 zf`{d$+N2loobq0eJK%=Qc?PbSU1mCerKz6^fNuS+P31qge%D?B+wDT;=C>N2n>{bE zes&@C_DmO^pod*p2~Vm`YPzs`O_bmk;h;Hu-Ril;6Ndq6ifD;wQ^ck8u!zC%q}rsW zh>50%hMZDT;CdskyANe%9~L9p-3QlRP22RLYloTL^dWPnu>tEmE7<_{;UkDOefSDJ z>_e89YLhl#AHK~J+#;C0C5yPz^O`Lp3um7xqAxuxVhlW~HmNCMwmCx^wn0{Y!4i+N z(%pwGW*=@qw7UuAPpAPNQS^6I(p9yA5+w4P+|J1=vAKQM*Zxn3nuBlGL?tqHXrU zwYR{oQ;3Z7t7K$^TZfx)H*BZTlSmm`Jd0~=+Uur5VJDE}*+^k2<|_9_q%hb1fQ2<# zfj_)Fy$2V9{>`=cJJffZKM*nkI8D2wr23dv5f`}D2;d;zlfnND{Q(@VxIZR&JdAJd zMZ)HsnwxX3by|3y!(Y#b{Nrg(G!OF+ug3^FuK-R|^Trpeg>xPO97V_V$3Dc@aFUYf z38s5|)h|i9H14A0{em@vo^AE%4%;vm!V$Q&g;)6n{HPNpe5H3|Kef-Y{*Ng)>)4=!^J-6*ywjrsFEBLX&mBUXeV z60HWu-OBJVM<_<0r>Tv=5svIMdbGRQ+vcu5Pm6y^pNF?W(C6XDGtmtr$iV_qg7K~l zPc+*7h6=0v(h!!7oLJb)|G9x_xyCnUV+tq%5VoXz4zll+VT%cP0-;C#-K zqA)$j+;Eo9F9{;~X?*3z5!`RA<1Gx^4q&CR4N*gbF%8Ap>~3t_4!A^TYb1;|?*q7W zpM(dW$&Xy)zY_n62mD+~8gTO0_=l}AYgo-^LP$FU;ryY(eB@Im-Iz80v1|PFf1o%@ z(lzEMB}hj$g9|urI{M9Lf`}t|6Kdn=H=m3kj{U~ZI%3;Rn|)^6W;@PE5FniW6Py0W z`hYhcIO=Z|(Zj1Bj1xul@M;ur^49o=uJO~)9xy4{1us~Go|oZl`|1DOMzRyyz?p3H zq{G>i^xtG7>De9=Nk6;6Z5lir55};g;a}NF-rXT{MG-x`O@VQ$h@N_Iwkzq^PF56g zC)ofyCTu@j``>8>Z#Yo%u_Af~z}cGVXU(>|S^00_OyWdz1wY=h{YHNeI1@=vznDn+ zN7+bv+)j1JaZINkE3!Leius|vS&lyA9V^aW-Z-+I@Y)>k+99?QvAivVoKqLTO*lH5 zaI{Ux(#qWunLgdk!#kg=jCZ6>xCe>M&0KUX^j-wHCG%&u*)Xp=nup9G)3jqwA9s2g z8=XzY#!Mi}&#r}@ARH$Z@>MuY%*TOKu9rX%{^b*?#+%1)GcR?$Yyf-8oxnP!87(JH zGU(qG#q^9Z`!<%xcC+ygBRGdZ%EKF`=LOgBhw0(TgP1^=9u5MNjGo4Dn9PYbHk=+V z;zlBWn4TQh2!!e3NI(vv$b`@HhUvM;>EXaZf7tm5$DGs9 z-R6{>UlgW?pO@iMMLgk#FAYBl&mI$=NAOECqZnm}9$FMVFfk*_9HTnsDwoI4zq+|z zqC1@F2YUG55Sjg@C)+gwVR~|1BN(Q~y^#!}R31#*#2S9C?T-G=eP?U|`3ILgS5y5%Hqxj-=rnNne`S;Y0--^u>z8^zfz; z5)B-e?miDEQr$i9hUwuqa%M;A3AsifOivrv2!`olU!hM?rrB8k1UQUY-ofe=334pD zXV8dJ3^R8u4kg?X2i3Lch=b}{A`ZSgvLMk#55I&*nFK!u#m;l0)L9qgLFbW1FtHa7 zedUeZjYPXVKicIO|IseT0FHJ!#(xg>ArB5c5De2Z%Iwsz2|$VQ=Hsu~xS#Au9$On` zE5w<(r*%>z*-8dt-idx-)#G^aRB&(GZO=)^IC zhr1k3`cCw60+E?4;rzJW94(1SpR6C4w9cnXHr((6t)!#Uk#DF$t#w+kGO1;OLX zJcyx}-H>2*IWrAG(cv|M!;51FM~G+%ha*%RrpFyZL!)QiaGrISz#%n}4Tsd{YDi5n ztr$+QYIGpMSp&1*u3~!X`Au)`GICNhIA)NL7yt*Uk$wTRlYR~*+~5-X;CO38?uWB_ zPW1Ek5nXC$6H}F)PngGEc}xWRmm4oqJOj|tL@tIsWSWS4I3JeVggHa=%)m)Wlo{_B z!aYH7>tIh1j1L&lm*PpnYp)vsfhij9*)fK*?(J}>hj3?B)WiMbJc{S1^n7E&hY>vN2;W`o?!CM3ysUbiMGnc^KKT9i z_RkBs5Z?W!oB< zm?q~a1T9riY{tDN<8VS51Am{fs7gj2ZvOs4nU11peg%g!h)`KJHl`7U=P8Q|AW)W9 zQ8c+zI3R?|vavB`EvZr#_X6FEf7jc6G|xlNbK|4iFq@3OTN)#$y(f(gua0mW_=-q} zGjWw78I*!_)aBF`b8BXU-u(Mi464!=nmp!a5ZbH^tWsypEu>AwVe>g$0*0RYhUT|$ z7##!$P)w{HPY9}dU|1G!EfHnAo+fM6{j18du`y*;Juu94zV40g!f?9_3`#k-C)w`U zACWdG4>gB2I_gy9;MhQ%*j3ZT++Zgn8-JwOpA9xCYfguYIgUL1?nORwd(NOLZKOE> z4sAIWX$u3Z95j3C*oxDTWF?%nInj-Tvoju(l&aCWO2XT#b5_Qe2? zvEA5zyWx1A?Sb11_cGk8aIeF?4fihGdvM3#j>CNlcLt74^ur}bn`-XX9z-0=dkT)_ zy#QCWJm&urt^$rn$!^Tc_AoEo!@O)y)%wrL8&m%e?aL9A^N;p{N0A4Y_mn*5jp5qC z+3knQJ&bZchvPoka++1i&oou*XCB*!tdDu@_A>mh!|jJV2zLaILn(HP9Tx|1OubHL zjD&wurVOe^?!W$XCeKZ{~vj80v|<@zyEhnPm&=72;qhR13~2s2|+-K${9H& zT#A5l27(5N5CjnuKvYy#qk$D9Fz9;2Dyyihc%ZT_9w?yedZDbVtAe_q>>7-#|L3WG zYBG%OSKY7w-|N5sUqj8iK6Q6>b$3lq*OOc?b;|_Glr8icguU6B_zb=1)%gHnErwKh zbzb)xmkjHi zf0yxpSULm#>)aU#uPz-2|5YaZU!~)+VccYlf0l0S4r7H$wY)40|F;fHy0J9Zt8y~C zc`M3>c;7fBUfpnu953YyZ_&o#EweifEnGjdaKrQ~3v*iZ?s@?Nvs=z;*`{mfp@rUM zncaxSRKUX{Pt68}8B-z7p>hcMH_a z9xLuKba2PM19QAusCN1g@8qyIJ`v>-c$&u&iffcYg*#Tq?)Sl?j-92|7$HZ8!R?9m+_9?5BQ z=Uh5T1H!3MlA1qjaRHCNQ!=Hv|C|yhR@Ev-Wb20nyL=_C;t>l$7qP3^J+MDNqS{t-_3#IRIW*tzIZ2?QP?G>E zXp%y!5feK>*u(^z`tc4`!OTeuqQiFF4=VEgSEz}l;HDF+CDuOXCd7NtztIx&f2I82 z>518MI&)q@QRei5sS9RK`tKAHqfQW~X^HB)?lFBxubq;$fuHF(HQ*MXj&a;hf#b8u zA4`{oH1YKgiujX7UKzg~vh zdKbZO^RR>!?Hngek2V`u0z0<6-29q;!P^Yc@~(&9=3x@ROZb+-|zBwA0QnLadcxEZu{V@pLWwO`1OSzZEPR6J#ex6 z@f!9c6=B>D9KPs&)Q8`Wd3c>MDDPc*wAs4InB8;IyWv490-GW{4UYA)eAXFTUJ-WU zEQHz3mS=6t*zjLMM~wSev)NwpL;g?bh_Rp9AO3b?YkrE3SaW1#pYVP_9kEU-iD0?C z;_UBD+rBR#X0QDx++Zcw=`2Ng)D7!}O8*nxFkbJdZ^SW6o-Xzk^F$0o6VIm>OgBj^ z5_xVgoX?%eE5&kgjd-{Cpvd!w>355-iU-9{#3SNY;@!E{D<3&*MjZLl?olc9s+b7b?G0n_uD0prh>JyQ0$vM0+fkUdv6->PT+QrT9Q zi|@#@yqguz=S;M3lf7B?R@rFJy0A=BK$(p=*GY$V6~9nis_^S&-zY{D zevkM&@e##8CO)h17i7OI{+UGkjou5|_mS)`NZ4P=4q&cGJB391jlK)UdsyKeM5E_| zbUkS!zK_DsCXsKbIEF;MlN3K)_FUN|vdd%}9T${$gTmJ-e534pW#2FR_p+ZPk?)TR z->>jL%YI+B(P=@t&lFyz@PEk;VG_svuSX)C(Pu&XGZfyQgq@|w#E03)2Ud7)p`}eY+BGKRPiC-(;=%pYZH^$?1HcSyY zH()sDWu$rj4R(>8Epqg5EZn^BM#kFFk_#5$V zajVGrG3(hOJ|*rIUlZRE4~phKj(o>te7KpP%E_Y)6SBO`M*NR;K#P|*3Z^hqtHW1|_kYBviH*h9qM6qqzN_pU z(adWQ-bXfHyJ9(JUIX&)Jk!2FoFQH$@`Yl?UoG-2Kiap7zY*^i`FjcDw~0GNGw(t8 z9@$n`&*+jO{4WYO^B&koWpha#%c~<=9nvEfB<5b+%GJaK{;ua{S%@I_+$ zyoaxivps7>Gyj2or|kR12gM!YQz91yGXLA+`yzioW%y?zmh2kaK^VjBJgBzpdLsVZ zuZeFia$zCUcM-dbd=HD^XNmpAQR2BGm+LXzEOC*zM2w#ol`DL;Xm#%*vhNbjdBOVk#5)X^<^QV6)99jovKkABUVhgdgc(T}0%oa}-lOxxKre+H6Fh`;_KpD;$OrM z#ZSc};&Jg`VvzF^lot}~i;cu|(ag_~&dkriE(-51_7cw$`-?-wbHuUY`Ql{J%-c|| z)#1BD;Z}#QRQ5IE_2O!At$4R+_4gi<{itZ>aj54R*)NK(h;NARh#!idh+l~R6wSO2 z<+++4ae*%Tv!U2RY%QKFb`;G#59xc#K2z)`4i<-tR)=rA>}ldmu~;k-uMn4sTrte{ zaRDB=UW|x$i<`v<#Ye;^#HYm<#FxcCi*Jh`h*qcX@3O5O zikK=k6I+TM#Z2*3@icLuI9SXV$B6NId_@W`78il>i-*O(i{FTN5zF+O)!nNvyQ!EiW{9VVSz>qb4AJWD4U%nj_r}UT zU;MdxdsivnwW8JCTP>TS20Z@vioX*d7M~EU?%wmV_lSQI-xR5f!16v5{~;b1U3^D2 z<4vq1))(XT_b8vh^x0xBF;^Taju0uY!1Nc1mxv2QtE;zCHboYg-s3x43Xj*jql5#~FA%BOK>Jr> zyuKY392jqP?Wm|gd$&l12HJ0nRA`|6xkyb0+Ae-%BPq>5HWsP4K)ZuT#Rb~A;!tsf zc&<2JoF&c{snEduE5%#H^U=F?;%p-f%Z_5QV+B*6e;vT`x2323bd~ksq8?zQrs*) zAU+~KCO$9j5vc^h{2z;7iPd5NKVmXIQEVhO6R8!!`0gSlBWMp3DF#7%l1S|c+VjLx zak+Sdc(b@syj{Fsd{BH+d`6_W1j~O*q@)Dx&%|S5l}L#R#;1tXh@jnCq>=>fZXz`! zXy=O*il9ALyi{B)Qt5&5H;B}SpnaQ2eF)myL`pu;epP&5{F{icNf24`f9qsAZX~|G z8)DjOh|9ephNU5YX=S>w*iLLOb{6BGfA&%M05M-2BaRa%ij&3ZVxd?h7KC2_C#ns`wBK>S$zR6HUc6RX7d z=deLNe+-E!Vyf6s42$v4WjiZ8OYAQ4cWNHz_~*0(6h25CCh}bcrXM55Kfj%<@abZq zSR^hImxxQn72-;9l~^vW7T1cE;wJG9@g8xDxLtf)+$ru7cZ)BHd&SqpH^g_ukHt^L zBjPc!O8iC)={aeN*iYdNd7N=iYpUZ7ebCc-)yRW}qxzsd!r?3v?tf-yW%cNRFvy9X z*6kNu-S}(6wMM7S1fA73Td9@<7j5_Fdy(&Y2!yzYOb@N-B z?WHbW#c`)k!=(+5yTiudGcas5KD}YDK|${~M}tN|@3Vag>zh|@I((%QggR&~qYj!_ z5!#!c=jAyqkh2-pIj`&obw`z3{n6|9A@6V>r|I6#NL@E?^>HWM zeCg`rZg@OC1L0fo>4o1~>Yf=q8Vpji549a$mf#$In#!HQT6;S*^YR)UcROWN1v>qT zbsQexK)uuTH9%)9OX$$&i)qW8whg5LdL1=Dhd~2$7)zrD=+h3gL}N5S4^*|=Idgz} z*7i`!Ep^JBBcCqi{=E%##M-M9D?=5{*1NgLo1DD5>H0dANfqAeeR&C$=U0Vt&xf+; z@I2~bhL_cX`XaO9bDJ2I%#J^wBN0~=V&k`tvcvDel$=Id3L1aAs2Ed-RG23P4k|k zUZQ(6(S7!f@p&)i1#+R-+WMg?XX!&#ft`_+2UfagHm!Es)~`<4Q6G8gS3`B@XuvzX zZ-4y}hYq(0e3=xe{bf?^{SS^fRJ&8{V`b39Jk)$={p2r`k{$d}i4jmh?RUtTntZIx z?RTiQSG#}GI`7uLRl(lw=}9*os7fuzU%Eb)`2dfWcX)-@6i3iIybB7pDU}V6c(wZM zt+k%&rcEnH92%W6;?SyO?}!_E75bLJrF)^AJDtjwTW=fi8|b1!D`;=?_0YBqG;29I z&&hy_=@Rr>5tMKzqF;tJsZPvsdj$~Rs5+QKmCMie1#V3~9CBT#Th>~cwz7V8Am{D+ z-j_*U?JBqTn**tCxqn|hqiLDAvG}8rdChN~miN&|;k@N}97D}3If|~#8gitROw&}!`lU|E3#!y9lY+d3UeJd zekXJtjqg;%?a?B>izy=NM-jf?FTyqYTuyCwCicV~fxP~oz9Zdnn4hI^;^F3}BBl#` zDHSwFvJL0ZhIkqv(&uJR%$a87(NY>$u z&^@2#Mw+l>-hignUDO>al^FFlBhWwrPPBs<3zThF2os)hkt~p z&b=(qnCr1$bvTxMlaGe$Qta^p7RWz5QkPv88!KoB$X%7N;pnk+_vu1_=T{39{ddvS^so+PN9b? z2WP{RW|Kn53$OhkL`5)rIh>o}auJ&;Vzw=Ue{R4Ov57_4q^1b|1p!pXtehQI zde{J#mu8ci2JqR5I`JMP*uo;tbO*Bt9tS>3F~@<=P)sLs0+wcznoewl5Ea4fTUkUO zca<%oJ)%t!z3JhhoWUY&Qd7ibei7_RX5Ypl`nj*z9a+Vk?8yi{+!0Fer`e=tM-G@G z8g57A<8VA>{X==S>B%FA_IuK|y;R$izTFtM-;>O}6V4sx=A#hPlN}Ii8jwp58^H3? zY*N#JnJfV+^4JzfD=#*c^StmY_wB_@+L%|}P0^H>n3OzalFf+oZKrV-Qt`zre`n^I zR6LXX@_f6}ls5<|`IDcYa=uB)lguyAx1EOk@qZ;;D_m&&ly{nxPofOJOyAzeGMlWx z2QRf}!Zn2s;v#$+9mJ+a2eDZgU9r%QOI&1h5E1X9&CT8Gaj`Kvh>UN+%VP^(wOa7% z=cKzY;M0AXA8rex#jp7BM|>dY2Xzo*#Sgt2QN*CUxKbui^APv8|4aulRtT_mROByS z*)ZiqWy3nkB`L$YFe#WQvtEsf(G{;?h`)R1D;TC(1w$wy`XNw3q^2Qd2;+4Stv+HC zD@n*iO=GkQo7o5)h3IZXwF+DKT7~I9ORJD8UZGWZ&>S86(T+#T$tM{9eXYXgCc#MJ zWS&sYd0Yw1wD2M@y7>u55w@gJk!UPDc#woVMyrr#4YYg)kbb`NY(54fG`gAhS)fix zvRuSR*4qmz_LeEQZu5&K&nhmFBMMF5K4-iy0 zfZosI2tE0}u_QuIk#Cen=vfSh#r?!m;~f*zXCc08y#x;JAxhz}2Q`{di_zBAa6CR_ zrD=OUaXTCok^&KW?(vOagr56-BQZkHlfDs((6bv31Blpfy!piYekk#cADV`JZf&|C zpItQGbirjyBJ^-%K+(Yt5a1zN_hUj4dMM+7 zn9>M6gW%9g!tYn?Bt298aH0^-)IpEm->8G0d45b{gr4PaD2Xs%PuN}b@YQ_NDtb2g zMq-4Xdwe4lq30kRvY(El!k5c1u!+h3K`M>V!u?@>S7Z>Vxcga0t3WK{P2qm;{k8Q_>t5^ZYcnaGIC;L9VjV z2M|sRKw^mGEt)m9x}AH=29|}`^}EU)sA=s&T}p;i_o*%4<}xNlZG0->}HhnKJYga zvxtgp^nPPvM)C^6d5(nM=xuJgVHCk0QB2L4AGs5|PjL(sO!$KwM*}6At+R6CZp#9w z;ewmcmNI%ig@eSHucAhSS6Q5xL@FHmBcCd2^!GAR=M$U;+9>*Y{|fm@prkgnDCJne7cbeo;7wZg)6bwaTKGAQ%u% zL}(vB<_dGO9_AZMjO^eT7`UEs-16FDveUEJ567q3!sszpAA9z2jIiGWPL`R$`29SJ z{meea;2`|2nm}yvLr+IJ=3QdsBUiwo3APiEk6qx`R-?=F!?jIdZD;`sm_Ycoolk7_ zLu-niU`G@ito<@)%J+9-Jd1tK6cC+j;qLTP3b+F~aXg5f#yghq`zD{o228Q}1p9~L zYhgh&M-d!_7!<^K1x6tVW6}wh9-BXs>Ho~age#)9& z$p4|87>{?Xs{v2!?q9xtQEzaWhyPKU!tHC$yz z*978bI7oSyMdsw;|Ph3WNC6DMreTK`+6v z>&f_n8PBI1F@jkvfe%4qN@3MH(zZoR^#d8>8cEYU!K&#a2K`ShV)AWpG2OZe=4&Qs zqOG2-@q?n1GX}-Ah#5H^W5yzb{-^3WKKGg|(P@Q!E){dU7^G5uY!owTT(h!>L(+8Zp)uOm7X8MF;9re_)S6YHocFnSPJm|sWq3}A2XG<8IWJ9pks z6}@uQ1V!7+jC)PSXumV)CpL~%`gKIB(*YK+*2Ub^`=qq+EO|M{&$T3x22igV7y|C9i^G@KjCJM zf}GdWrI{4{dfddUh5A;`axXR0TMTinl+X-s(Twbt_}8jy*Rk21x@L9hddV4GyY}@K zEg#yo4JvL&X|2nKcxmA_UAlG~+qHGqEUyAn($AbQm?`FZUt@lj94aY2dFbHIXPuql z)ynPW)f(bmFwScq_Qqv;ox|Q%Xm@31cJx+)wR63a+}7Th+}K!6Z4k(G_O2hFj&a;hfeXR? zSh_5viLduHn+b7tqR|=yVNW9!|Xjs0lg*UNBQ zFJHm1d00e3E5`}bqs_+6haFqq?g2IZf~H2xyAFPvhee!(@`~xvX5+4g9b4WTD6br0 z>=*1(w7g3AZ60`?H7M^|J4j;U*1{iKUg1FhII%qb0&VyA9_7gbxwUG8_uJ#jV|@?7 zkv82o89%Ji^*GXC7)5t+cDo2XE2M}gA+h=6V?m3$};JF9_`7>P_9Lr<*tTVQ}BOM**420RumS=6t*zjLM zqYFbcX0yHG2mPPW=xU6r*dPAJ9WRD8;?~%% z#A!D@PP?n8v1iOGDxw~*RX#;oOW~-|m5xgP6OAq$W}`XMQ#@1bFXoHqiTvhDjgna+ zpM%oATwE?*E8ZgVJZ8GP#RtVF#23U@#ka)2h#!leiO0nR>^IA8DUKE=i@z4l!!xAY zOdId7JRm+qV(>qqbbpj>zBMB~pWQM3ZN(c+4cPos1+4d&;*ZPraI!Idh(vsv>?X3? z$Ua$imh4kypCx;^I7;CYWlxcPv24D}$oj5Uc)9E~vLmv8EA9|?D*gr8Ml%EL<*R5c zkJm)D|6|#o$^J^V(aJ!&1{mi|-$pc=7_ht3M*cGu-e2}`*`s7nls!fE#j=ZKFP42J ziQ{&Sc#Fa}iT8^4EB--ohr*we{et+G!v89MDq1a!e< z{cS6|3kkcM>@#GaO(OqL(P&~I-E_sz7UwDcQn5_oSIfRm#GgJi^>0-CZ)6)y43uj$ z!O*@Z6~CKA{V$2{DEve5bMZ^XeT@~L;JVWt)#UTnGNn)ZjofyYP^*ts& zDZVW37tQ?%>E4z7x%h?nwfL==#QOu%*A^R!O~p3iNh06JWcqI6>EfBJU~EZ!<^6z>%86(1BI5uXyD75SK&_3*JYY3|G50ofmj=KhTEzsok-oUp%^ z{jC_UZN=9PSZ+hHrD*Qs2yZXDvuHK0ddfEUb)@Sj+h};g9wD25NsZ;3`#V@5dzLs) zu~{B^Q#5Y7D_>5S$lc)P;+qbl=1AU-5MF76bK1}M_)k! zbMXtYTKrDrpU7eU6tRKWL~JFRc>&UOlHFD8AzBTs{<7^n;T+kcL^EGNIg@115HAuh z5f_O3i*;<@Qt=w`dU3UAv_+Bb=W1(lNd?Q_FaAX|^9h6>lU*eyA&lwmJi=;dwNiK| zv8%|x6Uy}c#F64yajG~&Tp-%{!%EqF-JRvcYh{^v1HvCv{8Qqy;(qaU(aaCvKPubI z6X5?wc7pDswZ!=Og4Mt>TB69)S?RLGo?>sYpO`0(5J!t<9)WT$l+8sf+|NryK4YT2 zMC5W7+T~)UxJkTQ+$?Srw~J4SMspP9ydwKm@h$OP(Q00OBAYM3v;JdZwfLQAHLt7| zX#>qSnuu-1lSQj}l`T70>?6i&lb)+^GjBmVrpPW3i$$YRiulWA8?92;^*Sm;PfJBwLjPqDYiC15NsUp!BoAWjzx#Y@BmVyU=Xyk5Lf{Iz(i_#5$V zk&Dh)|6?LoozZ?-d|iA?{EPUZ_^EhA{7S4A1Id1QiK5lGN|XI#T31~5#`ai^s{yhH zi6g|(qSd&%P`1^$nkD&1w8mw2D}JMm%hanWjCabX_Idrf>tJScu7 z9u~h4t>)FgWLwRv5WbtSJga%tPOFmB^)0)0!ci}HwCu+C!%I;~jSp1J4 z({AaO)uSgQT(C_}E*m&3&vj9-HWy1tYAk%$?rb8yr`>Yz);f7@E812zyZN?$iFw`D z?>sVVd2$QyaKFHaBY|26s#fl7ck`aA$>k|Wzw70MbELS^wlZfe6j%DYy(d61zv+NZ zdvhuSIT-^gTR}%8aC^U1PdTT!rzGZV?AQLOvyZq*fexz?k_4aA)j2YFdH4QzB=tEm zaJkcNRbJXB%N@7-^no52KyIj^c*pil$$Q?ZJ0LWmkv-vvX(n->r0pA_I}W1Nrx^=I!mK2%dYR~vaBp0KEOR=(xElU8Ef`bt={Au zxp7(3_06E$vCgRl4VMGh>*nPXob-yJ1DIG9QU;7|)n;{gO(tQI=JbXNm`tb3@KF=I-`#yUpH~?}A>tCpTdRpteq+@%*9WWN&?7?F-fWyu|XPiXF!Tn|2&`vYv%rNw2(adCynx3VW!{$*8q9bn6SU zk~3a7RI66P+Tg9vSMNi7(#FKK&sV>en2nSHcgOL>@*T&6sZSrOH8?d7H6%V){hHSd z$|P#tWFZ~gVkZ(4tS-9HX|;%x3#m6-m{N@$&= zJX950`h4}W&1m)J1D^yoKV7{F{s8Xjz#fvWIU)VTBM>Z@k%s$M#CGsMOH8UyKnh^c3n@%wp08(3?g{qE{zGg)8#JZj9` zdDKe|98C;VzVTXK(>$~%BXHW*Drf5-Rzg3;v<3PsBNEpHH*Bp6ly9vHF8zaPufHF= zs;~9;1MOyC?y6pi_FSLg91S>c@8gI#P=(iwq2!ZN9>B2~ap;}gVTT6vKU$mGK6NYl z9y)u-&e|gmeUiPucArCo2lhKO3@SCB=Ip5&w5dKcXu6|cC+|#Om%8R)gRdJjhNesY z)&@5>s;Il+KvkdegfHs_YJFMHyRXU#AE+9%wPRIER&9iJta8IGZ>?7z>fU&D!?jH+ z9i-`4707A@1)^J_Pt$!DsAJWNjYs!oChh_vS!V(av@sHCwm&Z~1x6*0HvC zKEk!CU*PoQ0lcowJ>u4Gwz1vK&B{;8!L2{}nz1p@fArG8ueM2Y9W54uAFzo;r|`d~zS`dm+8;P(`p`F};%*I(#|3 zE%6aNXEi?2Sl<5y-SJzSN#vy9Z<0EJl)zL(ICUP!$DQ!i<*PZa6EeRFG*!iQQJ!CM)0m3oHx)OH zt+;u>MFzj(7BLm4$5z}jz!w$p7t8qmgUgp8uquhp&W_k!jyyWkOe{rjV4Hl7gIe<*75k1W*Z%lm%f4KUM;v<^$U7}Kh>MUcmtR2SA# zV?iFrSoaz$N7jB?5cQeN#`9rg{fpRIWAYhU{h_SFn0)k29)g4o`BS3euY~P12;<`<^qQY@q{+#K`8j?2@n}xp z4)N@0)EO=LHQXjR_d>T2g*4_bhGP)hcnCa&^zb*v%i(EalQ!j$zkwzAMKJpoIE=FU zY!P?aB6ip!US<(CX)_iPxFU=hK67#@%*WAPm}Yk2FG%n2f^Q$AZFb(blknBSX~ffs zxw*8(Ep$6#d^COq{^p2n{46|O>EX|lEU$@8+KeYp;0jE$n=|KbxI$$0yKs)FzaKLC z_51c%+NOTrz74j&|IBSx-OYD5vwn8rXRMZ8n1Iv7bYW9?n%JbK3p<%J$Q*^&k@6s% zyTJY27SW$MS;RP71i!sBu}Mu4{QiP{_yDOshU3o&{yr=+`|xW-`}^SA_tG}|;ME6FD03gQMU1GgBBs;B z!>|yZCN`-l;yQ$29~_jH0>_^Q{C&8}?8EJd_V>ZJAEs^g!MEKsO!*Il!eJG%Z4Oj$EI+K~ouV-$jIWN9xaQqt=e&yGj%9+@&+_z0*Oy$1)C9^lk z$43QnwlwGN?@dlWm+w#H+1;QVA5TQf-(ga^Xv(Kd%5$SBeS4Nk z$@c|n;gaOn{Deu_@=IiQeZSLS98&NvS@?T()TCG$Ez7spv#eI9b)o2U_Fv1&HeV~R)hUysJC|-RCH$Y!&sEJh{ zYHHPoni&u75zT94h*~iJD0gh)xZ3BNeM@IW7$7y(;80uXA?{i07)_$Ejle;T?q^h! zsI9L_l<~7Pi8$SWCJ`@uHCs0xcqgAYgv-9KNkkuHn;1bbZzCb_bV9$WXQ2z`9#4XFse=4MjSV;gd!){&X*IHL)_ zO=E0{Y)H+%jI?cHFcL?%*HI6`9FkSgAG@7{-9uQA{2CJjs7I8SCH6{>WFdq3y&sX} zGjLd9N$_WQ&skg=p=Ylj&hq(sUo=0BgK${Ny(mHt8;b%6H3U9?!wpiqm(Sh18VXR(8JeY z5L0SoINHL%cpy$T-jTNFP5F0V5ATD+Xe74485JGwdE7AehmzXM2C{9*&PH4;{f+h} zII0$qyvHXx=T-#Is|eE18FZpEsvBp1d_{0VMUZ|@oSBY0 zdQ5(@3eKjZe+>4I=}5k+W8>)OPBV@}Z82PIyJ>Tn*|yoSX6i&Z`yw{I-QR!L2b_zc zvv!u!gIa0qEv1Jy=tL*KA~>=lNI!ePq+}PYwFW(vaJK#Q@3N8X1my9v(G!f>Q~D>{ zNP76Du`Pyvc7v(V?xQj6x%6{(k`rEJK3GZ*XKpawD5d99INO!NP1eu^c($|Hj*B{ zQ~hxq)2X{lV>)$r>HoAhoP=;xp}xwfj>|;s0cZBOi19wd#=~oif!B_^$%y6j75ZRi zvS<>XUz3opm70yE?KBC;Gkwrc$QfdHXxgYD@cS3g zk$1p*4_tz?0BVd;1t-XM+>cORPjRgyw!;}s8G4@d!-;3$C{P4ZBYNL3F=IXlzEBK` zrT3pEW)#7bPNGKivKJvG)F&}J9chh)3oGwZyn6YU>yZSn#b_DP4i3svWf6LM_~8Wq z#38PO#F=oo4%Vn5C8I9Zhr>Ydu;bvZE~6(IZNPnLbr~8Fp}|3px`-Zd&@vi8RV4a( z{eiF$u@#P&81gZ=MEF?({k-#G2EhU4-{erby~#0;-FVyJ(V^^Db~|LY5hNo5PPXZl zZ&4EcBzwklYJC??JQ;h$i#K+jNH>FHBGDesbC$Rfo<0|v@G%76AVpUYyda?~-YBK# zARM~ljZ*Fi4W2xHK)3V=4gV%Ip65{^9F$>*5;#+jy*{JFou#}mm&2hi3BJ~6gu{5# zy2lte@$E^6L_7uFg~NUj>bXs(=RWYm362s|zU{1=vD4-|pEJ@1{Tf03892rUu{$~X zIi0CF3-a$k5XU96km~VBu41*4_k34LJv;`bb>vC7#=)+H<-@8q%=YgU(m$CA#V4> zmqhHrL{=Wt`%E}$t~suwYc6dQ>`8#qYfkWdPN@77IiKJ<4buB(}+bsP}X&RSph}SWZN)y36*7IW6D|_R~Gl;b-37THp9MwLt(c04AQON25mwR z*Wua8QEa%TTL+^Z&cty=GDwpIn>A)SV1u@NKNW-G+Cr1Z{Dg}p1LNw9nYP#pIBa&o z)xywI-_YC-htWZB0L8@G@r0oG1H-a*!Xe6bJx$h%vx-nzHa4cL_yfb#Kh(W7yD-M? z0)sv_bwnptYG_;hHt4LXRdpTgPss|{z(K@^F}o(`~{LsL_TZthRp>N*5+k?WsGgF(>C6=lI5r` z@a0FF4UFjv2F2|lTNwLQ$>xrk?b;v?%McvKguTAdYzl|-i_n;`u`y#J{_4ZB*btESp2%f`l(6@NkEB%6C5-zzperUMuhHy`IQxgE}adEtI=+GTCd36{p#JVx!! zG4a1!@)%tmW7ixbKi>9UO@~HD60`CKm4aF3KSLeP`l`dpU)2aD@;(>v??tu@1~Ee& z&e*=6gQ-LRHplKC$nhLf`?tjC-FT~llJV#5T)g4+wXAMSOyx8RP!eGO+f=H;=e zgyVvrJK*kt+XnXt+)g-_6<}=f)mzm+EmoN0vW_WYLknRe- z=+*fEI%Ca!ow3xCVV&E0wV?LnB@dyvn0Hxb*UnwMI+@;?CElXUQE)vV8TP1=412Y7 z3;a(S|DMtr@ZavvfUekIOUJ>#!GwQUI*uA+_Zs8f(v96=RGL(WO2hE~+C+SPMXvV` zC$pP(P1z9dIKDBYg?$;aFT6z?hquh`G_-L2%)$-RuPn@I(Yxyf2+VFdt7V(6ore~p zh24z~S%cg&`ykUfZN0^r?K<~K?>4A&tE{Y6t=eT_mllWHcFyYDt#j5ec>8(JLqY9P zHw=#R{@{jkAyBrl^wgn)JN3zfI2qbeFvL4K+{&An>9wO&Tc+>J^2Ud~tgv@4bjtow znoH%hj@}Dsd&zQ0x_Jx3UM=+X@(e1YEza~hE|1eN8!(?rU!#W)>pN_Kj+0%*_oB>Th3T4gi4!fjq!R)EwE;FYuoHB1l zmu}%MBXYuBX3Uw}Wq!%LS<_0oOevZ*W&W%=GZ8pr!JKI&P~hq^zrb)l!lq9tnG&@r zS7#0_nBBu1;^>h0em6mttzXgHX%~-%q@AOlM@Dl5e}-lmUfC&_IcY(3P>ypr9)D1x z?0=Fsi|cY+#{L@w&2SG&fs55NPx!JfmF@A<0 z!Yeh8;so2nAhzBmcw1{zL%&{z+j{xz*XCgvw`Dj^m>z95?lRc1<)xof(=T`d zAX;8I{5B7ZcpBxcj0v#bRfvl%uQSTyR}l6KU*NLsyB&U;2VQ6JN&fnN`nlP-jqt~o zw*?1?hlAzuog`b{{qQqS796*e+dIx-JLq6Dj_&uOO;^9u4{Mt}gLD|9#emtCBVCR) zK-<38WBiQXj&!;7Xk+`h?T3rqk8RkGRD^LqaQLG8f%ko)=LWpaF_iaLdbHVk$(Y@9 zc4CL}5y&U~X>hEU<+D!gM|4ZYI2|0dYW5>0$arl%G=2$fvt}n$V0*<6{6C>>#;ZeCFnvGSXUiTb`&`+RWf#bvE4xH?sq8Cd|4R1FvMXiZCVR8& zt+F4JZFEu4p66x1toS!%|4rm?H{729PINL=G`c3R+tNlkd_2eaY}vhK4-t)i3DTV} zd#1QREltezGLxyy` zm@zzogq#J{BYU)BbhAc0@;PK=a49me*}~Ht`u)j{A$H-Q20Fx|E=upvY#YT&L0)N zU*Uh2{l4svNu)cf@PCQPxQ8*k0f~0BBGKLq*_pDtli1%e;#|ewAmR#P;&J*In)@Qs z^M22KoD-4e5ir{RV%mK4PV(_Pxk0>5ykC4!+#x9`Jz^-L2l66c6kcWs&MmEtPV=$|70I@z1VJ47?zK>P!;w~LR9e-O>Q z1L^k5eqFRWY=4pcvG}R@5AnFjFCg5Xpjbz&FE$m^#V(?mryyTn*#pJl;z;oVaf&!w zyhOZAyh6N6H1ijfzee^t@iy^J@wejd#3#h3#dv+SHx+(Bw7P1a$UZLqOSHPGb#(tX z^BT0PnQX2SWB;8h4ipEARwwOT*;XfQn(Vpad~u1mRJ>OFmAFpaAl@bNog22}A@Nbs z%ySU_N7?*Uj_F<#4~l%LisA9|ov#(n*H#$c7>?vi(j?b8k(pvovA4+gau{#sJKz}E zX1)Xe6xju$o$pxPG&Ao(+*OL_x;vJ4oA^8NVev`v8S!Otzxb~BzIa%)^POth--$+N z6@D|{0h@9@0Gjy@c#`Z6qMh%YCi}m7SW3jntbwmN91%I+f$5QmB*#CScl zX$qeyn)wmxpC|hYahbSMTqWKjT3xi;Wm{de-^qShd{#8`Ce#zJhxV4@-xWU;KM}tW z|0$aJ6v}ZmKMILfC(Y`jwNZF`v9oxpc$%0e4iQI+W5p?=)kiCmT`VpVmxxvujq9a& zTr0#|#7*KIV!R$2SEVxFKJiWQfcT;KiO6NEO#iKzfH@`YT4Jhbb&K9li*&^9X#H++>#hXQ|d$vLLZQ_06{ocfV;)~)d;_KpD;$KCpdv-+jG4aRr&Klu65Bsl~ z*j7AQv^r-wvU9~g;@RR*ag=zjI7yr)UL?*D7mAmQ%f+k38^sFoR&k?vr+BZpRoo`- z5T6pC6JHQt75^++U9=Bme+TG@h$OP@o(ZG(dwlA zQ#O~}v%F-He>aDAW3iRkR_rKdiao^BMXtic$Wv5DA1JVopz_7r=I)D2*HqeaRG&@L3IB0&3cks1QDZxC-6 z?-D5*!1&*byTzBpSH(Yze-jUh6d7Rt1hJvmRBSC~h~2~I~3c zB2t!s_Ko6tF(Pgj9}stlPl+#zuZVAp?}^kcVEJE(R4Aa$-_*!<1>@7ju-Hy) zFLoBQ#O`7*F<0y(4iE>4!$hiFu)c}nWO2G!C>Du}#3ka{Vngm9uE|ZcpL~0+X!iU` zc%LwHZr5=5$Mg@gvwED`EzIr5^$)l6MF(6`x*N1dosFC>pB$;TZELskZk63OI4g6? zrx!j@_;F$O>dv!rHe{A399`NcdqemZw^zd9rB0jjGuF1fX=eJaqpgD(H@Bt9@COT_de3oHjf9 zyx*twP3_iYRAxq+_wQR3?1YrPGgjZ)e0g=!z;-wNrCx4j-$Mhvzc(3xxaJ#jS2wL_ zc1wC5ew;YcXjwQCUguWq`K0l+NvIJmUK1!hP!(KyZdK}%<<+5#@y>`tf4wZR;?*Ym zoAp2Z(fm-wJ58v*x2Gz-e8mx`|Bl1&m(4xoc}<^co|jjZ+PNQdm)BbD=e;>^#G&^u zA5xfH(fn{AdFbKyFQ@9?drfNJ;zd$!8FA?F`~y{4O9QtCD-tT|R9uPjwjVweEpN!= z<%P?uYoQJ0Ea$T83hP!hJsb!PKK%Y=DCb(VY_YdKwE|p}8rf5o3$?ru)anK-U5Sz& zRY{}r*tY8?Kf{)7U0z)q<@xP;p)f73UEcbJENyY%)&{pUM2TZIU1v(F*+*yn3zOa6 zC*?hz_i7%Gk#jWFagV0DPDR%)TXVI&{P6weS*cnQL9bKv?wurP` z8|>-!N;w)#X>m)-^0H%3-=AH1#)fW@;Nh!+i!iRC$+t9g^t)5<4>j7GeXEz3o!781 zee#&XiIZ0sR!)Ac@SVx-X@R4u0qudu~Fdc zPOZIq#b<{%uKg&yVY(T^5C5%w-b)`jPtE0XWpkbd-M%>2-RofFA!MlutoeW*p84B6 z!KAMd2t7RWOMx58rxi#z30b@>_`Q?QGa*R}X|&;o)x*1fsg8;H5dLhxY~A zU`6oGK>A>hVT?YF!M+IIa)$aMc(_kW1P{u0<`)__)Ev>!z55fQpnJzx4PmWDV8Rgk z%iOzwgjOgou)=8mBnA&5B&lKG&#AmfhRiQ9Z>Fwi>I^4@Yn~H$D>c9j8NtwE7XP-) zP_5YuoWMJ&EFh4P5_*h0kor4graB4cqW)fL2zir}neippWm=EFV%1*c1opUGf9|BX z_v6zYj!?%r7e|Df%U3GujCR~}=;?xxx&s+Jf=yXWvk%RDnorT}L~|s~`fzo7(;P*U zzme7DQFceOXwcpEL0|nwP^&#ZJ5Db3b;{ zDqiHc;~AG6qy_D^3AFfPL%o-oaUzTToaTj5^KZB%rBb`ky?{Nyzt)jj0I4;W`T&f2 zTiAk0H2D`Y>NjT2$u#TrWXu$LTjKcF;|n^z$)CFGeZ+)QSz~{iAT;P`UIjCace^2Q z+}uATqWKN@1EbTB5$vW%;M^BlM2h86C=1-YY-#$^XDbMs75S`=SCqT z4*G#kVvs*HHRb^O&xM^N_+<2#pnqMvHdUFD8n`ujO(Ezt)unjT;0F9d0<~)7n`kCy zLfnb5r=$#S5Ux#)quP*W3i%l@45P|M@d{3LlngZna5(CoDCku0L_w$269t`O;GcP!Blxv=1Q967-FuNX(NG=?KdbTh}=8A&XH!;;LkWqi?!d5vKU zK{M8tjZ!Hwi*i}gbT}*^COC;izRK7_D$8ODsVp0WLRgSVR#W0Aw!V(Vl=yNf)Gwnm$d6{_>270|;x$Qz8w8;m(n92I8c47E8N4mH7J zjK%9gl6{_lW15%|=k9xT|>KbL`(Sz*wR0x^O)(4*&^{dT*J%Y|cQLD@7 zVQ-=B+-o)}W;aX{zX-f)4NpyrQf!ORNrPhcYY>ZIdl+uJ!*5QCEh+8*{u<#P4s(Q_ zjlL0z&~uk>q(tbs-#1bt^gIa%5iDZ2@s1((!6g-xHNzdGOYu51B?Bhrd()&yS=MfLW zdCo#N!h&}hzn{=Eu}B+U^OOzqE`a|7$o3??5|;UjLAuOK^~* zP@*9mE-GaadU&`IPVj|MsrJyzA&+YkaXOrl>Y>LU9HVP`Yivz#jYONx)(4-3aOh(~ zeZ0bqI=)zfi_;3Dj6>sdI3y%AB3HzY=M`o=k1@^3Cve8VraBXGJnwLQAb8s0G#eIk`VC|Ibovdm z4McKVXdifnz~Kr@sD%8O67pk8h`FAPL29%47iD^*hrt{dKh~e4jl!;<3pWF<7;YY1 zK6-#}K-rBmvk%}tg$pQdOiVl{Xx-p?zzu<89M3bmZG!(1IKI`yH=1HMjuX3?x3Ho5 ziCWz1x^*De>B5f=aNHkU>Ercdmi*(=;FE4%w8ITI1yWzO6=1zifJOr13m z^2;o4;_NBY3TMsvrHjSuFENjG%<^Ie%$`zGm|2KX;!K)eFk{MsqLN7^mlYSxM;Q8O ze#vyKC4}D`$^_Gk-m8wA+s3OC_DaHC+O|!H?<8+t*sB}%igUfxFxLxDquIv0B-5*# z*#_QFhF5onNt8PqdrZT#gGxiEee$b|nNS1j+= z4%TvGeSJl^>v?SoU|$``>^h%`zrJF5#uYdS}lV4b)#ZEnE~$6w-WR_vMuqh=Mbzc$z`94#I=Z=O>;3Mq?6&zq+8!O_*S zW~J=ZqKo^_DRI8Pu5^AOmbZqZiBUZVe%`F2l7e|y$eO2Btn<5`IILnUr+DuC62I{^ zi;7F86tg}pRE=53yueRcY<92zf_X@ELgoKvm9W1K*w#90&is-obEXyW(PeZQ?SIR% z-}zX<%X7~^7-oOj>ra|7bD!oCUMTOevnvmAjLQ z%vy3Y6#kRN+{OJd$Y#tpg_!XbZIkin7{)H;o>Ej?IOV@$$!`iS@v-ZD+u7Rz$h$+o zy5SX}tCFrxye45~@LF79u6O&^<=4-jv(^{O!%H&l*yNDRgvvwa^n$4iW=@(lXU1Gd z{wY(Z&MUYyHWtS`)|@hL%AA=6^J9a)A5z4dhDyY;b0>4!+}X1WFeEbjjvAghr35R{ zr!FWtv6LCOY4JhbPu}>@jkm`{<>(%l)81&?D4o60#;0Q$+)jZD!Tnge&PWqq?>L(Y zadxiJPw4=&twNglG3ji*oGIb8rs(z(rY*bCcs`86^D9#x+jS0{%>%E)ztx%>6JWiQ z>FH=B-MjY9ACrpnv8+S46*z)dZkMa=4 z@{-|fdCTFqdEj;0B2hU#+H71Y?AY?Qp}f5aV|hGhYG&Q;(_2G{hZq7lJ$LG~{vvrX%yXP#z ziIs&w{ydfj$9h>l>x?b$9*omA2(z0l&)Sx;;lISXUGucn7H(P>HPAkuF*TcqFLAM( zXGU~Qh-XG-tj&>Cvw3D@#M-H*PuL&+#vZTPJpT`gL<2mt5;kh0eQ9P*Ec=AlcCOov zn+?~j#?=p>%*|`uFS)*U5X-~6NyEkQ;v}(1zbN}piZ|V^_NXay&E0jH3_CncLixuKp#osRbZrQwUu^h9G2K78G`$eVOEBh_k@5%l| z_7^1j@t-6fkk`hTrH#L_W!O&qf7m+{z^aP#?ca0HNpc|zN!Y?7Tu4MvhyenkpauwG z5imeNL=;fKpa{sKh?pRXf`4nnrU-;fmAWtBR`qj1>sE^jYSmWTQni9hEhyS3R=($% z^US>`F$%V}-{-$QF!{|p`)ORVt8jDOA^$6qUl-pI zcZvK_k?pbeaIVfzbKN1lkz{KR$6p0tr-!1-4 z+%LMkE|ES(wAXcG$+_YYV!qf-taZJk9Amc+4p;ms;%VY!v0UU2y{x}dTq^Qinc;Qq z;5I6JlX$y$x42b&N_)OG!S9k~UXtBH4 zM=TPpecUj~W#U+|uASU;h0hW%6fYJRi&u!&UT(SMwc-Zx=i;rRnHK>2_lV?Qir;28 z_om|iDDwAq_RlBc7vkSV4{?l-h*@G&v5nYX>?C#(IVU#rb2@CYuQ)&)Dwc|;il>X^ z;&gG2c%fJ!E*Aes{Hb`YxK=dt48VV@JgV>~#OK6q;w$3oA{7+4Umu8j#m~gA zMgAPlbdAKuVoR}&Xyze6x}zi)ioL`W#r`5SB3Q1OmjFClvbE2-bPMVL1bm> z^0X>Uqrd0LMYosST7uMTPR0t+(B^bb{@{7{C%dylImPRW8&oB)PpU4g3HLr6E_qeb z>R}}h?}cj6p7$1cYX+B;8GX1dHK9dVHF)dEOG}nMxBu$gEj1owZ|k%BugHCA=`$vb ztKLQ&hJ^M;LVw=TVEx#V(Dlb|!K%0yqkQOfGVX6XLV2lc+*N7o!z-UGimXYw{>Gw~ z{li$*H(C=u3TqMfj#RB{nX{(h`jqAC?m<}Z#{0d!IaN=5`chZFU27J3>xYzhs3RAx zYr3@Hi^%k*`<>5{Km2nKtQedWt%-~uz4YEM!V~ZP!kZP0IepP;geOmASc+0tFZ#_= zr;km=ma`15-u?SUTyguw9Szo=UV=G$OUk$Os0pXu^92@<-|y^kdV3%4EWpacA*|$` zx_5_jy>o1Xz2OF_d&8;D^2&W>cc-s!QJt~I`*46apget5qxEOEc`S0&_VhJai#lA@ zukdkvB(_6+?(O~7Jl=PY`c42=z}C@SxToJkh_kmi3}ZuHKzN)ZRyt! z65GWV?%9#P{_{{_agXBkRn3iNWBS@|SXUfJ(r7kjO0&^hyJ45NevmnmJ$9w9I}-Ym zIZHDaja^#0XwA~9MQ<$KzQ{S&mb!PxE4y4i2hDltIWurAIF~^<%?~lb_7C(P&9&mC z_&@(8-_JKRCo%&G+)nrtw(9`%mDM%ZZHF@%9!}u|a_+J8A7idVFNwonuET4u*A)!+ zQf_9Nx9K0YhJX1$#?X$J#DRME3?y}X3_yrGl39E5M_89XiMoBK(R&?3`&~?LQ~vSS z74}lh_pReAGe*2m5e02X4sJmk@>b+YIvsv*fv*k8n}=6vv>}uFqipYTv*d5G$6>FO zCf>%(3V0&L$miW4^~O--Fy^{3()t74?Z?2E&XzkP8G9B*?w2!)vD92h=Z-jKCYEAjBy&bnyaQqe zl^@4&xBg0r%8#cot`*Lw3@Sg4rSvOE=^wF{Q&}u07f4?i7w6#Nl3|n|$K@dLBNU@7?Q=|f93uU+MjU3+^5_kR zeK|HMye`3<|oIVrorg++IO#5&=tr2O69BMQd=@!Dh98dcq(|#FGYeX6y zhcY)J-6lA{{x_L!0wVmj8gVw$K^N1(;mP7D{r^-K^TafxjagUM(yC-i*D|fPu4Q^{ zUCWHxx|WR+>s@BrRWY*;L3NUs9ds6VvU}p2Ig@7;pOhy#0)w27 zRMHbcQP4`Nh|$Axp(6B1Wil3s3RLn)WuTHrD%n&jg~XFmP_2*Ds&$;Hbrivi2m4$^ z?lHlo#ODeozl6g=M-?%8SUofwi-JvIe%liCS&?msO=sJ|bSNURp)7>42aJ6Yw4OY8 z8!DJ=183@{M|Fql)NT4)$IBcy)@L#WDo#`i9~+B`y+EVAz=6iqLtkoC)G!-Mt|TZd&1#R6Xwav)hFrUh!DcrR-Ps(g&1eN zr38m)%~DPDP}>KB7o%sYFC@q4ndJ+S7(G1fP*+3C%*GvQ28SLdwEyD+`#(Og|9l5G zTNHou;IRKhVxNubC3EA1-5fj%H=DCiC*9`wNmqp2>?S0?&s-+Yo8t zdYSO+m|J0VDPQx$Sw5e`sC#~l9uBiYSP-LUq%SOt(PQ4Fc(u~Q#|@4-!M2&~^xR^? zM-sfK%u1-J$!t7Me&>xN?t(+hhzH=z;&NNzc?yo|&g6@5=q$o-J#;h^-7=1?FE=%o z5j4p&#Vmz~{lsF(^>8?82|o95nme%<;n@zC6uOXlob>vq%NU+69A#w;Rt}_>ml+Bm z`oI|_O?uer2v79=xWpwkhL_k>lVAif9S&zfWsDyGG8%#XGFuV;PKHB&5PsJ!-(=3{ zyU;S+c{dq7P6|A;(J8i4ocf#M*MsfjppGRw`&GDlbu>$jj^Vo{qSSs-N6&F7hEe; zx+=^S#m*1$Z<`Z4%+kVC?ac{V>L=2gQ}IM|6wuzBxRd=vT7)Q(NCEB53C(vWRHxO2 z5{VShKE?!m6G9@bH&jm|UXMKYTZQJ;O=S1PtXyt-i^pUq+`+X_$Cy+j2;HfM2JTct zd5m~M;mI=;Nz7J+zr*2hkrK*Q8pu`}$X1FZX0yj1ZL&wcp5|pxyEk#>#B6T91oOUu zJC+SPq(f;F4@X|!Y6AIL+(D1B&Ci!*-kk#ZS=>QS0GppT5Z*fi`B~f#b8gs5Hlajb z;5afi=zEPdcY8u5w{5$&)Xkk2ZSOY8ch8Bs&7$tvecTq&lif3^m3y>%zOS6y z$Y|wO&4gm@NnHvC7j$vwKwYRacAIhzt zK)LlWE2&2d^dEuA)4(+k69 zNce5~ue=r4tN%I?nf`J8SDb|Z)qh0~nhl4*Y)9a41P=FhvlWUKHeF`~(2wy%voT%p zk!c^S{Sa>RFd=QNQ*2})?gaQb3TL-{7&qOFMl?eJN2!^G?ebs9;L*n49H}>EH(S?4 z1Xw@gHl$$Q8#5$FDG|r->0rH^+M!;gW4)};)>~Kq_4w>iD2jNy*}Bd}K(M?rbW|q7 zSRSjlKa=7BeKI?7`@yVzOJvm4{+ZWnF3Bby(Z{_8rV<4**3v+a8h0oKpB?MT{nw3nM=U@?Q2lr6zi!8Q+KvTl3%1>c zk-_l)>c1xRUwO}{t^aCXYU=2};#Q4~_nIG4|FwkWK`)X+apYKWig=EAp}0_7CSD`1 z6K@vp5g!$KPP6=1#GT?U@ni8b@hj2%c87fFIC+@Ag~)G2%KZ6^*~?b zV43M@tIYH#N**lvWD>`1lsI1TQx$)%WV;Sdy?S&ge}&Rtr}RIQd^3sit^VA7ihoS; zzm)ufWUD{-I%VX0OY!e1-ssPvKC?a!_J$^*QOng%0s4L@N6pem8L2C;mbFv-rMf?o%k|bIAuptM8k} z>lX2uVhhpSuMkcR1;(5E6nKo}-eP}opjh{Qb(X@<7H5dF#Y@CX#jC_?M03AFz3U`X zCxY$acLDj3_^9}d_`JA7{EcYtSID`d?_rQps0~E5++XtM7Y*dS&X8kbu&z3wxoGo4~R*F}OR^NApWUKERlYFCin|POK*WGwX@{{5-;)|kP zf8)23e=pY6`?dPMUnrh0yzD-ITAVc)ZwG93&1EM~PMsc%tOVB6W$_9;**r zA$hS_cfF4F3g0N+EZ#0s8Hwd>70tS2kYAO&Q+!waO2jW|CSSUkCAJaUi_~vo`6q}a z;t+9!I9j9v6w{ZBGsQU~HKG`Qg?O`gySPoqDU1h%68of z>R3^(6wSI~kXJ~)UaS^>F5W6`5$_kNmBsRYC2kjA72gtfio3;+L~3p^KR>+56fsq7 zDYg-h6HgGSzQufYU5W*gD@3YnF@CxDu=torH7&;5^&-BM{IytjJ&0}?aAEqMA~m!q z+jShMqDA=v5vSL8>S1@*`v- z-bDkP6V{Yf7gnY0aZ?=38`|xHDGML|ab5-xr!6yS#WsuT@Cf`Iyzef4|p&#rwm#D{}gO=(^dM6*kH3xtz0^ zqJF3A^_^G#zIm6`ocT6waY1#D^%+L5wqtp_@|kAV+lgk@+mzgm<$pD^-u|iFIl-Ux zHYL~Fo9Vs3qx+gt%+otyOQ(`j%y)~~Y)^BJeR_W~bfZVE8L_^k`nZ*$BW^5u5_-|S zuNx2>fca55@9r6EI$u9&~c}G_B~<$1i>0%PT&8^B!m= zuRN^euA*l?O`2F(@>%l{HPKm^oppe_?xy`IPRf2a>#0V?AM{OndhdZ^@3R9QTybS# zboI^qy#Y5j`gQYxA1n#o+PvM$Eg$ZzJo$q^&1qeA*zyj`k60PnbM>W|y|(y-l_#!z zw?9jRmLN)dy3v3S`ldX)_drqTvjg~yI#5(u@ayKA(7)}kyRy;M&2v`{{NPge&&}`q z@SVywE8DK>xT@3Y(4NVcE{@C_k zhW52w^-}Ye)rViVb#D~2%{Y5I_20ZV>a|?%z1sgvZ(myfmaE#8^#3xn=h^0)Km1c= ztEwZbj=CtgXW?^q_Gt2}$UULd3 zW&(E1Ou(;{JW*>NV8_e@Jm}8hcR!7ud>!tE_j7LVzM-`GhLRgg!t1-O8HD+Oz1zc8 zV{n!pjrolaZ7$&OI-ciFZ_WrDUb%C}kUNIni5hNy>irPr1om$4etp5(!gZLpH??4e z*VXCGxq-VcFGOq7@A66}RF|z87z=&4Bve*4AM+rWUE1gRhbH+m1b;QD>GraN&JkRu zIfBbHM{rrKIfBPXlfG+p8s?R*-1qujJ*o>fEZx<*WW#%2$p!Dt>38p!m&LEY6W;5w zzF-aK!cKjU?RsFBS^v!34?Sl(=-h%2oA$UlzhMFsf1pp_9uhR)Z$PZ;>$zh(VGcxi z9DVRwmonaom`}lQ(pVJaE#;pM(-;v>;aHbCes zusrC{4`J{CiT>=uC0QJ&rVf24egX~5y2)hCjO<|6K}y>sVg>{TD{)SP`30fy5J{~= zNoF|aq^ve5sv#e#?r*|I_21?9e(JUOgOFztkw(pM_jThBH8i7yn6#KpaQVrfZYC{G zgD=$ZEjFM{*kLx8`;|UzMkoxWa;BR+XKpAQ4Rgm*KVZUk#-A~B9>Vkds#-H#{+09} zZo)IBSzns@`t9I1rje6}G!C_9u;CSfo3jC)OxOvGpofE1S@$D>Gm;h0rg$SWjiR`f zB6q?mqsWokEPjSNqba^lk*c8181B$S__BF)oUx3(nj(*mb1FrS?q$;?+A$jZ+aWfl zDZpurU36;y#Kn8<@oYF2!qLcn0Gp(vl-yydRXqg^vvLL%JD9(Jw`0D;tsX970y{o)c=#OJFlx z6hgRvm|xb-Xx4r+qYqwf&o3W$A>MorZtakVNu^Inb#anl&K%!5fzvK0{flOv)>PGKu&f%))Yj?2IjOCI zgNbSMtrJvd)}Ejm*37o`G|tFhDYQZ?`Yx~lwp)=>ESZ-$hWDI9>0))x-EjtRKHNioe%FOI5)I#p-}qX*jB+MF%+&4o8g`uV9j|8qh;u7^8c7p0BpKXt~+AquRR&8Q7%={p=_d@K%NG zF4C|l%6B~aQ-U8Us_CcAK)>yj}Nxcn2u<(fBeU6gO`t5lZ2-w+ie8YZ#LEw zHRY8Nem$62o}SKrIDb`O@qxQdd*tl^hclGWF-)s-4Abl}#5q%D4_zI zgZERju?oIWV@hO#*^zvFpqTN2V#c$Wui=oK;LVB2;WOLw`1>{-_I;ZSMt zI=YzSC&s?uyCo8Bub`(r9QK;y)?=m3sVk{27f0pb|3Wg zgTpN{aiWd60wKKYP!+KT&KP^p<6nIvh|O@C{F`20geZr249=8K4|@gSJoK*`?`T42 z!L|x}76gtauaz-y*b9P34Si>3@8^Yr-FU;?R7M(MPGyW9{|p;tkAX>Kk7Ymyo@M)& z^~japsFkMBI}nESH5K$c3D+RBd}l@S-;TjV-}XQyhe}s^BUXBEBbvwDq_+p34`Xv1 z;LeyBdiKHDZ1n3~uL;~E{5GISv)Q_W<|wSMBaXK1Tz!+0+pY}eSJC)tw;fp! z^&YCiS)8i+-_}G2B$0!mdS_eNH|@ zhw6wT6c@%Dh}|vv5o|Vl7;(Y#Xs&?6ZINfkWYgYKg6A<3*s9?5GyCR*{&g~n;JJgt zw#FPo?ljIeKROtMIXc!!=YA!XBE!( zq4w;;9cn0R&^=@*d}b@bU+z3^8-%iz2C~JU6DY1U(G9$)%ytHP_$oMDdj$7Mx4kB; zP%jjGqBpTG6oJc>x!H5cp--N}?buxCJXTg#B_XC;VR~>3!CKN`30#q!yC}>K%rpJ> z8ggP!2p)ktDH3O5yzvWB>`idE!xAsTWy5~5!FzcPzCOHLo_P^zlH8u*H6~eE;84DW zD!5Da<*@CZgq@5IM1B%r-x}R`dNhb{HF}0B5&*;C~SAVYqE@FT=eGXE%QKm%}{_ z_Xsa4ZT#w|Rv5$hWVc%y>TVCm2YG&=9VR}opInG4?9V^=pRty~jF~Wq;yRV}ENF1n z%-K^WoORw{%n3jHdoFSCTFB|+Vs`(z(N^v9TD5a?qVCzzJX%9x4T4rMsmgPwM%|WC zcmCLpZo?>60ccmyxxL#c-#z^`H#h2@KGi)U-%T5P_9@4=^Vddb)vaB1yOA)IDxTEy z=(b0^6NE!}C~TVF;I4Kqj-q!dqHmVPnPO zyd#l(r@zR;&njTac87ZaxYU6y8cffwb>4-+nVXv5)#cI?(V>Z@7nVBt?#)QDU~C6d zW4`-`&=7R??bw~L`y1@1F!g&%Vg-KNdvW zIAg)~&9x(@_(`YCo;`E+Sd7PCFlqX{DY6Z#)$24Do9|%*#e7x zOq(%z%KT7ZQ4p^G@!f`vwq>}B&Yp7Cv{_}7&YX_^!>!ebX0Zt@BNC4>>x!@e<^=am z6}5f`0?jfdycqgTn>z;u&cUKG0V7DWa!F`l|Nh5CJMxq+GfU)5ojE&-WeTDLv`kL4 zboR`%rp%c$bM~B0Q7oC0UuYK1DLAHEk7!4%qA+FBoGG26ryuv-S2z0Dk0(Z{sn{Jr;#DLkN?zJhqE3)HV;iq2D%y-9sS2dZ*M$_fwo?1N8$F z^VxKh;1AY&A9k!N!>^b1*?Q*&^1vHqPLk0n;bAxNF(T*;_N7 zk+qHGY=nQW`)BOs`l4>yCvn7wo$$ZLxEZxC-5?-3srpA%mZ zcZ$2jkHv%8%W)Wt^%*-Eutf4%;%xC!F(#V%>XH6Y$-fd`6F(J=P6^T#;(}m3MdBEd zU*rt0J3ss!hU21KB3`9*93){l)s2{s>LiqJk<71n%EnFv@n#-)$j>N#yW)Q%`Hzy{ zmHe^fPbL3daw;x-mTNR%z#}9Z`w!I9Q?jx9fIL9*5E62k^wj-uRD0P z(p@ha`!j^!FPWncEYHl_j__YeHg;!_-;n&a((jV|iTIVmIpreDF?Jismnpd=3E9|h zAik62ZX~X+o+N$+AE5Bz;wj>I#ZQquM_ec_5w9Up9)HCkZ&3KnlC2%aeF}eE;lCtN z|0@dry~3^C#a|TuiNZe@4=5bdH=6pOpkT^rOJaX(&8Lp?`zc+Cc$zqYMEqRI^Cka8 zGBt=8&yD+qY7O~(rOf*rnIoD}FvwjbcNKeycodoR{l$S|saPhSE>03>ix-F-c4NJl zidTu(h~~b7cs~1??gsHD@lJ7zxK(^g{I&R!_=fnF_-FBb@pJJ@(dGRD^`?lKBDDk= z-cCGR%on?f#?BY%21*_-@`n%RKTVt^xkxoFhUbb@%c6X=NbM}jRL~;( zi$ldyaiVDM$4EC_GDk_7Z@y^kh#^w}kKt9~b>ceF+?Nr5v*f!(bALwoW0Ic~e=S=3 zz1JlFPJCN@PyDNB?$apmE6IF8W4juN>0&dnrPxk9T^i?e#`WK0`cHJXf44&KJ#d0p*+L0=P`! zRpKgfofs2u5$_Q16@MXa6`vA+Exsi37a;D}@5Fb+U1E*+mFOZZ(^EH+G|vyPiR4zI zd7i*e#Zsp0CLSwN$&lf8U5>$$M~kP5lf)_FdE)uvMdBr*dG5f!TJm~vqj-yWhj^d( zptx0hO8m9>l1Nopw)-9NBXN)TH*vpc?eQWQOkln&v8mWvjEbGaE~2%^J5I8-#~UEo z+T)cK5C@A?W@dfkMQh(TUGhBfB5|pBwYWyK z>w5fL@~z@M;sfI2;xEOQ#8Nvx5#UsUhv4?o9SR@vUCy6JE)IDc;XNuFr^TZ28YoAEvbf&lViPTP~yivSU+#*s( zo$=3$R8pt>dy!h|l=p~#6ZeZQ2EZ7fA~q5mi&Sf8{1IZlXzd-3lYD|$A`THpiep5o z!n3?-;w*8lxJbNQtP)p=)Szeno5j0GoXhu0{)PCM!l`J_^e>68iN6#7BJLGy#IM9g z_y%GA#$tQ1gV;svDh?KhiDlwgae{c3NM(PPf2Fuuyk6WQ-Y@=Ad{+FU_>M@M0haf7 zF$o_`lpBayVpH)jv7OjS>>~CMj}>W(!19KPW#U+Ik~l@2At zf%5I*ed2@S6XMh2i{i^7O&FMem$+B_O#DiO_KitL0|%yWCeomRawoBy*i*#g#GG&T z`xBx`kJlSR++GY(jiF7)u|bv_74yW7VrQ{HEEMa0zZNOHSgiZ~I#%K1#fjo%ah5n& zoG&gE7m1gPRpKgfjksRCMZ81YEZ!$>6`vBH6Ss+Pi1z!|et$M$cwqe|*gg0BUUttt zVHq9ec5u7rnp{+dpEL>$g6lUmsA^E%U_)r>dFA(A+^8yJ_2%;Xmp$-BlZmOToogFZ zH`?G0GSt1Pf-yVs)oz+V$xhlByzWyp_)v-3uG$li)~m4)m|=-r$}l`;+!z zah$zRefm-%~;D&pEh!q-Q(~1jf>n3Ltxb!33dOstRU5JEqZI+xm*eB zB&;7*iWcp2dMADOZlU*SBM<9GowRpHxcXSEBjp?)!ExjoQsLE=`&!(cv7tpZ&W7ZS zYa48sSKhs((e=*SwTp+h`9Pb}gx~{WgEO$Q+?AyWF*dN>=Q0wX)Rb?`2?R zsbjx$WvOkudXzL+w{BMlzE7L$#B+GBaUR0JN;9}36PWmuu!p?~vEOA6OZ9H=N+j|Q zKNI=G;iStLaxedMm}^2(IBerR#XrYf!4NNrYHi*;{^@1zNnQ%4i1UgN>kYe&X(CAx zhHwN!rm_5WBdNzJOv3r7l6p>~mx^pjeQ9y){hZ!@KcTk+v-vi*UWze@bs}c)CF0FM zURcSFL}J*?p1?e2IBbEx($s2(R~jo>-03~d7G@pCvaQAJB@%s$*@`R{K#SQEI2chWW7~|#Us&NHrOk{iVya7(xQVftT`Z|t zDCrd@zAUQseXMjiai-6VvH9N+?-sT zd^CzJrKbx*vS5`98(CJofZ~f3M^fZ-CX4Ee&M1l}!DVsIJg1BzPn9eVu{oo;L$l$_ z<^ga{VeAHqLlEwarO2NaviHN|oJx_piN+{)9HlWHC0L{yiL(+JquA5fFSK6F=3#cm zvlb2&WWUXFPN(=G#ba5E5&wo=%I2YS&YeT^cFStqhw&fU@&MzKcN zKmkUvlNj?N1scT~$-_IoF^WBtae0ukm&4;srZ|b>khoY$k>`~&g|RCrQd85J%GTUW z@m?lAo8nLKa-6*}E^egAgXEOIjQ!!Ocy?Qg(+}#T5AaYQ|3| zg_|+qenhphfhO^hcvIolgu~p|zzyNSHT(Gr_w#tf`}=9cQYLS557IpVcR@Vu+e~{= zJgpJ0Hfh<6?Ql25)4t2J55?0OahplI6Y1WC`b=wip~9MHr=LoHd9uU0gy1oRH4y>*5_rcD z+i~DwVo^-KZ2XrLlPrzlND|*>!v`Y@;&M1QG`}K7k8fi#mf%%s!db@0a877!Hi|NL zk=iD<{Y+^i3I50q-SFH+#ER9A_0g8ZWioY}(h3#-ADLt$NyZlHcJ%2C)^3n4y zTs$8Izjsg&s*7)Dzz3y$f;TbjZxNXR$4&!s6ijx2gW+I>G3aAkU~ppANwe)@e%mY@ zp(3`5b=!3Gvon~E^b5E_RV8KYBWzsvr!+YB^(+`@bn6YF7Qa6GqB7m zhJh`;rO54sP8|;vFq@{|1G3!Ote0|%SDiWoi5`{AtLKfg{T_LV>F?!&mkQ}3@p)W*Y^zdk)vc#D>2C2=~5r2<_!}&lY_9H?sdjx0W9hJ6g za5mmy&PEnxVr-fI-s3s$Z-W5;BEpJ+^xOgm)5(e$Jq0Kir|*MiML-JdDHQi$rR_5G zF?)>l!pq*^(TnGyzB(P&QA0ztDjN=|i9FLtTvYUMPZ7@ZQpXnA&BkGb z58z-+YpA4K;db_=5dd5ToZ+UsxEUXSXj@#OUFp5|t8c8*3CDVVsLgC0@t0kXD`hCj{->=QsjFhBl49Lxyq3V>hD#{h_&~Ptfo$V# zwrkZ#LIAIeKmH<+i<+F$&cW0e$o;aT45~t!R zyjGDE2}Tgf=7PbxZ1nInWw^FMAg@TA=>)Gl^t`!~6qx#!-%?3WHzUlejL}mJhYUoi z2}dG!G@F3a|CUNt(!^9Wny7m>W2INaA?>D0dU!-|q9hK?C>|K@qe(&!%f~HXld0%k z8$-`WaOhNm6`35!Z8lqC(D;=_e*$NXXX!@)(BH$FUu9;sxKg`X9G_YIn20Y9w+O=J zaIHdf&4O)qiL_Y`mv3v`!I%fLRqTskt*nGwM>xNi3u1f>aV`g(HrzcPOnB{$BxtV} z%*6*LpH_Ibn1}bl((^p!VZu>o4Qw2|_2uH-ijU?nUO((U(9d>r8wAI;`#0QX^e%gexh$*IFENRzU+VJ!g)-9J!hi2YvRp`udbJk1iaz3!fVc| zFi)0vo4&blo;@W47Q%@j>Uo;21b=x9kc!|{f@`;wd)Te^EJ}|bbaQyv4{S(IeFxU0__l(1j<8^o2bs3oB+qZ!a0m0* z%Yos+Qb9&rsf-Cau};01ygeOLKv+#?BiY(?b@x|VXgAI9R^$G)hbe65s#k!u-?Rv_9XtK4@37KIk&654zZix?fl1yVp6NV9`?8Ww%GyVE5dHkt(;5 zSvB-ZW9)txtj%4wCd5jYR?-%`W?_B@cT;7)+X#Jmg)`P|80B)JbMnIt|0Sl`{tA>o z7Bg&XF8wbu$MzRgJ-AVJVzJgkHP1d2TV-=y{!=F0W+~WO#`f4F*zhlyGWVicQ+%^? z8FpJkZhy7efLXM^tg2Z~_1|K}U8}i?xdG6OfZ6u98fs6NU{;x({vTt%hm-nsDG zvf&MFN5@C$(PrajK@OHT`2_!0DVB#O#LK%9ewzp0&>oZ*|1=21T?T)!ytycE5yDtr z8k}t(ZMK5t72!qm9{)uXF^M?Zcm>Pbhw`|eERVmS+46o4Kg%nC1SUy;Lhlt+ow38Tz=2YHTop}0_7CSD`16E})?iuZ_* ziqDC!h<^~@7e5#OE_yis*p5_@KLSy1F6N3yi$layMGopP{StANc%%4)_=3na9GLz? zu|{l%`v}926$gl?iPOYcWD>qn#rY&I(yPRuk|@X6Z6kbx#cuXDgkt z-@|paK;f5(SBspIn%CW0$v29|J`d&GFPYQMvfO7$w8Prvy(M|4_`cF{c2=gd_IMur z%-?{7!{qdam=@lITl>3Qg?A>ge?1l7Te7jgLpdiY-N~X^FAwR@RC=>c9%N&8hx8XJ z-NoYNB;v18`jwKaCErNG-7IbSCXy0-7A#g-cr0-2M_6~eaHM}9X!a^ z-tK_X8@oHiXW&N3@*9(o50i}Bizye~YH04G$eSrSM>Jzq2=5}ftH|du+to+xFY;ZF z;lss|;yCdPajIzUuSmZ@a)r1=Tqdp%uNAAspNY4LcZv6l4~gc!i+Z+6Huqo1uS?!3 zzAOGk+$(-9hIv0kK65_?8%fR)TZ`5{y^~~)^fI3rBL=C^Ntqg=F6+BXq!J(H$HXVa=fxLAE?>cPzZI#0O8GD1XW|zk2RIq;iD_b{ z*g`x^>?C#(jm9$ao97MKSK;Ql19`aQk>VNRnc{5m0)Nd!r*NvovYdh9Nusq^A1ir+Xyzk9`q`2%5HAs}{rc6CtHkTYYVjuVHt}BZ7vl4x zdG4XU*CoFxzANq)KNG(Y!+IVhi|JyPm?O3p&HN>(r;B7We+lH{B=;2uh}4T_zl{?o ziBrTG;%xC^u~J+rn&%?QSuOc`aih3Nyi?pFJ}5pS{!+Bh%NHfTEWRoJQRGy-Z2t#h z-SuY8^AqtAIHt=In~JT)s90-W6oi@QD0rOW`-=m`Qn5@tO`IT>i_^t9qJ6GX_nhsz zT3jWr5jTpP#JYCu=6Q;^Un;(?9sBDFe^WHiQ~3WX`E!wq#cYSe=O&mWn&&FyY{@Of zHsax;wP*jn>&tRU8`fv-*(XV!B2E`)i5H2Nh?k2?#g*c9;s)^s(XKOlx8w)Jhs7tv zr^RieU5EB{$#079in~Rc2XKG(i?n&AoGfOD*oAyH4(9lCKi&y16vVVE!A#+r+!XhsDQ4T5d4? z%i{0EKZt)8-xv3Y*1ny#9?TyRGsPw%tv?vwQS2@rBc34k6NiYyMVgB+{}ge$I7_7c z2;(mkX+T2xT9Fncly4WeiQC1!;%8zr4D>O5OR=|jqBv2UEYc)}>6eQe#Z6+p_TfnX zq~f0!Uli-wiNCGz_e5H?u)Z(E5Wd+cdt#cHDdvc+#XPa2NJ|*z?=8|4hVpQc)-RN2 zi1WmY#LLB{;!nkuB8_I4|2EOsmE+oYK=Q-l6C}cETf_7(i*Jh7-uykuABbOyUyHQH zVgANqE3vKESu7BTizCGe;#uPLVzqdic$Y|{AJ+Gz_`GQC!{3zrNAd5XgKs+KD-a9C zdE!Ol72;Lm-QvBXgMnX`lO)pih;j?Dop`v|OY9?#6VDK7vc&we#RX!8c!hYCxI(;E z+#uc{((;MrJs>_NJ}Lf6d_nw;_*;?YP|W|4NE;~12gC-jE~1<+HW70~T1YWIU!+A8 z<-Q_Kq9~V%w1T31iAXaj%2gsQpC~^n()5Y)c9GUjl>aW$+=()Ommq23L>@2F#EEjL zc)mDKq@@$%ZxCtfMEQOZkL7=AUVyse1yOx3=ZPJ~&SHUBC>Dvu;&<55_o~;9zOerF z!+Uh?h8S)Kx1;C14O`rfz6E{}>GJ-bzA4pmj9K-Gq3kH+q=J*!2B&d8(8S@0mh&S2I8BMBKjEKe@drU!&fyu2 zQ{9YK8KaZ4oRLl@uIsQ?55=9%4Xz&QB~}$pYJ>$waR7tsiKZ}&tBgh(JE^J1rS>+K zdkxYtahQnjgLkP11pA}nARr^&*u(^LAUr7ACWe=aiIyvcPzurhEHHz zgZ?6&MZQ1BMCcC%=uZ+H&V*VYQ3U6OK6Ogt%8>|=-PZ`(eH{)LhC(G-1joc9Y9(%l zP$*UtEIb^V6(N-|63jTVRz}7^L7MPeG{&|li7m?I9>q6CL8aWJEHeH};&JpS-m^uZ zE9%Q13B=>&+}~OQIP0(_vJ@FP@h2$Hz)2kTmjyetMQqMGZv3p-GtZtq>AdLFY1607 ziFTadt7oV2XU~`yoof~sfZj~ht`aaFiwT&e1kUe19^qYPV6llVQzo4`ZTz$uXHB0s zdCK_nCY@D2ZN`+)4_hpkVDSGB_UnQ9ITl!$e%_o3<`>CnGp5Z=tYkA`@|3BQux`Qx zDkIJDSFf2fcQSOk;K%))Sdl*$V8SuSn&u zXi-~n>YK}P)VBo3%sF#?C8qPHoHu96Tr76+9eQX1)u?z~=*Mqcn8hw@fh0z;>&K$* zS6g$<^dt8&v0#W+7O8WD=gh@=8B@#(AAV0W(~NoNl}(y8C$Z$pKeC96UC@RdYI-u> zCbMFRk)&W3Tsh}Qu`-CSGZ0)Ggf}_66~WUlBj@tuB}rF!SGr5X*Wix!eRRyQzDfSv zDf8#%*Ev}J9pXo?Y}N|>gB~&Z7eI*b@4?M~ScF3D5Xf}qeHN^nj&aEbl3l_aHK| zJiNHX%Nrla18?YUlto<)yIJoH1Xw@g_F>0Q3TMo) zL*0`?p(s7tY#d)+gXL|*%Mo_Pl*i8=TV56XHV?d^Q7Dh;>}KPxMnJH-zrjJcy3TQ9ym?CoZ90zs zozD!~n1=32I2?jm3J$%Dblt50G7Y!a;H;l=1h1#IY|89EZu|lZ?#I4BzcfLd?dL4` z?Kux`h%eLc(4)=PMFw^+82&@7A=1JY zZ0MOq$@yaGZ?>0w$&KGdtQ>#uGy!g{p5*@VOigSqCqWEst~pZ@0WP${cyDL__#2Nv zVsk@vWn5%|jXG>?A+wK);HaYp)wB44s)14p=5Qm7Th~vd+;tcU( zak02eyiQy%-YoL#nDsp>J}-7(u5qztM98J4iO;LXbyFo+MU^SBrJ$ z>0ifiTw`~NM(+XTJRed?UH{dnO0=XZ}c6IkCQx6{z~aML_;~1#69jrlI;|+ zTPB=W0OQT^19=Wnj*5BWQR2~JPw_Z$s8}kR*4c)yj)x=R*9=b zb3Bo5qhxbDAwMA599PIsNPbS-CjL?6J&pB!DE?JEAiC^7#MjlQ;fM*tbH$@Xqvwcl za~wA( zJ$v?yMlpWa%TIgo@x!Qpd-|5~!_WZdcz^ux9E~47`bEyH#0X*%Mi4VFf_U?#?I+#1 z_?^XO1o3h1S8xoGdPNQ|<_TY%nkpm9#F~lVh+$cj1=K}%L6Ml&@++We(VS))s z`8nYwor^NvH|e)yh$|^Xl3rtPMp8J8mKa0a3(0NDvivc`!|3hNkD=7|aeJ20dnUbh z43T4zW(@H&Q=s=MQeY;+DTKxl*&=U&a}%I3#2oJ;e+-ejMBc@kHZauSW0c`7jE^CX zW9%ih#tv;*%`(MgIBk7~=OIL*#+SAR2Ee@r{DU z5c!D37$U)x-#LcJ&mWE~j&ln=3IEHAGaJV$M zDc%djd-cRe0`a&x`&(-Ory#aO7Vc|s3(Eh=V~Eyf`G*}te5uwL;>22Gh{?DI)bq{? z8;iuqV!#g6U#<6$hYZdB_~xbw3(UZ{sU5;Xb@2hd#1Ky4+j&?(#8MV1`|y; zf5*6C?XM9WpdWT1@qh6cB5!8@vN1#)h#$MbYAf^)-=O#o&#ll${ICD8`1gz<1|K}0 zTF@E9Cw6>$5Z@2{&fr)S)6nthRtjg{1VL`|;SOaC@i`QBC}W84p(74u46z0SKZi1g zxCp}=hcbqE48D`1+#zjtANlec?3e9x1(6y=^yJFKMqS#zhWs z46z&sjh~Emv*lUYG8q1^8bd6ym6^Sd3)p{q7xBYfbHs!3!JcG)`5);v#lLe5u^5&9 zqhpBQW(@0(A>yG>?-(M&vE{*W46z9OA;%E=vpkG(m5QUqGsS7*4Dn)dvA9h9?--)r zkN+J*L_gr(zK!Pv$ng-8_cZcD@&AJ{#O~im2eGiQ=OK?FZuDgCZKs^O_)O@*E`bmN^_5OYyeiZzRV{&niS{1GC0TqpT%No$Eg#z053g zwm^rFqncipL|=z6JBtNShcE^78cWPHBYaIHH3=nmM#Wy!EIxNrsR(UH`1m5o&EdEu zwFC##6Gccm+u{siQ@EGutlT+?P2p%EUtTc6M{yHe2DJo-ZG|tqJk)41lMb&kl9w3; zUqJ|z^^8(r7L@|C;!1(s?`-FEByw)xAEz;a^)m2>gMtY9v8wz96aw+y(kP%12r)CE z5SSHE2+Xdl=GQo&=7)ob*PKhts}7G`-61-Tiere5V02*iK1k*V0?e4malE#09F!xO z@|%i%d<%nOAHm|N*hea3B$%=Gpd4c`C}$I3(r5&jt-et*Rvz4fav9EyaLAY!|EFo% zP3_(dKd55=zuzbsZaq9jLR6`XCRFNrx()K(1ySnLg>ivN)k<1&-y9i3?t?n4s}%gco0v9Q+=yrJjtI^TyLZMHlsTL#1b6=PVo9`eUDX2ttRePdSj7(n<> z(Y(2#yvg;)+A%7=>NdofChr^n%p7h;7YgUWi7W@?J&GJ9juoef)5SUBrQ#Lha*@{{ z%eh(PwMO}V@e%O}@h#DePaxfwlI|lvYFcl@tY~5yx%Au%`h^r4Th(QyiO=b#XRvS@o14>woKPg94rnK&3GT; zPnCSGI8(epTp%tMO@AZbHIi3|o5WkhyTyA&bH3pIW!sP7TKm^i`_KDJ?X{PW?NP7J zSNHmLzPc84E$|0y4zBa{7AwP-1)sy1oggHe(UX6=*;_iGJbhK_>Zi*uFHc#WUhS>& zriE9*jd2sGZ1t95bm zs-!(`Qj7J@>UG8Ls+0F%%9iTL+R-(U0<5B2;FNF#C~3V@5?)hQ6Dg(Csl+SkXu{i> zzoF`I6(;c7^Y$Wd{m~_%4#P^?m3J&>%C07UQh9Poc|iUd7xmk`Hn{`~lI>Z7HV

    DJx1km8(qDl$plV1HozW(21sv z6DQsp57}r!Hcos$9iM z0PNeI9qzhQL8o_QuZQ)Ly;OH)<-VSGr><{N?R~h!ORG*@HN8B2ZFt@2Hfd|`iZq^7 zI;rXQ)U~-KT}v{{b0(ISkDXXmzGmX~@;4?r$A%%f<|Jg-sKw^aqu-AA@#MyMpV6U>q&xsA zG2XWbl1nXFjrX->Zadz$g2g+LdkL&N%wjwbS1_fnNSM?DevI~Q29mwU@Hd5{ecg~g z@+|&%@zFlK7C_9*dLH2V!p)HzqkX<;)))4&vseJv7skDiqkX=Z$rXgXCX$+jk_Izt z)2!`C)X@1Y{yKM}Dqqc#bgo5$RE+lBMNb!mq;+KQ-K>nym^A))>ujd@AVuB+oGlci zh)Bz&cn`%3DBjA%_f|ptBYbRH$hn`f2PkqsoChd!MzQo482bx~ocJqa*8Gt3Af=0q zbf%;>xTBjv#fP|yoN_Upz2!X2TDDU>8y@HXP~`Hk>D&olY=E0+Ive3U!o250%$PIp zypZ!K#eEd9Os^4E<3MFhmhc<}EYtfKlO3RdUiGCxI5rtvwAaL)&m)!W@euywW0OHU z}#p5qg;! zr{v~JTZ-ZkWj31y%_^FR5FMAIZyXn#I7K+bwnwNNi=x>~cx`KOI@z4IJ{D|h!XI7) zH^5=1i2LBMAgmXo=P6%^#OQg|7t&(%yypvcAEmU3h|&>!q|OmcGkNic z+1tZm?+KmnW$>D975@5tKALzN4*NjthC`1yG46AX5wLh9JsEym3BLp8I`Jjjcy1#6 zCX-|w;qT@GC&qo-3TM`fq~{Gd>@&e$Hw$&pcZ=kGso1T19OKtFy*G6GD1hdLpf$^jlWSi)I;b{XVyN{nG+Fp zIUK6J#jLS=1q3{H2p&V^P8`b88xX?XGpXreW00C){r>rriBx8@Ig>*hOtWr4=zVbb z>5AaXATkqA`Ju!!ekk#(A4Sk$)zHF^RJ%-lcU5;_>4k z9Gb|pgeP;LweZ@8E`(==Nf^K6c}gHXHghg*8aK?t848FMcwPMLe~D!yJmH*DF0?eQF}Y29*X6%I=PMR7&^%P zODNxcrUF$B%XcqeQ^Q{3hfM#sO8uNU>*RTJ{a-K5&uy~?%$^-Giz%Hs{oMZc=f+yU zG}fbaACEUb-f1Bx%?9Dy44A^>$@n|wA^Z~OAF^-x!PEa$w*S1@D67`5Zu~9jf7h>} zSOaRRj2+l>c0P~5JSp)BQ~r_PME~P{<-|uG?v26UIr9SdO5Q5_W#nDnU`gbPlq-{$ zCN1->a{mXvcJ|Gf_yf%Q!PE1{{!=Gb&gApS|J-HQ74lDDvrnIP2xB@|adp!%j@uD% z93?ndIzA@r);rx+hB*5G>U)o$`*ynD%xStj(4;4YKt!Dm@wRYiy7<8#e`Vu-;XNVN4$Zb${!e zk90N;kS8M#uF&-i$H+&UXQq7d6Q8dyM^s*1ZT^;6@KR7`M~XAH14cA$Bps#!3EPD zhVdT0X4#E#bdSQ}+?!>?uR*%*RsflX+YUJEr~DMs^`b``+sEw%xZr+F5A;hD#M%AG zg5RF=@P@uZd4Hfso2`os>|W?8ysyqeAYWUv;aDDz59bQO%d@g&F#L!3 zt&{th*le%(A^(owI(fdZKm4tBYYt_O4~~P_jpg9*#W%`@amlZzZyk9!WcDeaCEr}f z%73r%e-@oEVG^gSn=tjfdDCHEDPhjMGZVt3$&(YpG5U%ZgSMLt1f|1uu$1@xaS zxk57gnc+7{UMcxj$@V+(X36&}{C_0xkj&%3{LRN9{jY{UV%Kqbhk~BY+ z!7h^X#GYa=aj;kEbJlr!Xiwm3+zl&MC2D@w&!IrdG8>8GG_QE;(qZ zjl>pWYq7o9Nz4`VMNaTwK6a0x;gT;Bzb#%Sata9J&lYjm4!gHRo}TykX^=c`?~F6- zLTzAtt+sA;&)duIo}24OKk~dij;p}bnzwf(JRX;qM+`poS-Lxzg`Y!_ z#koUR_>~l49rpr?n_$hW3`T*gF(7t558@epP zWgkQPl4!J;|L(^>cpcZiH2r|%4Du5>$>Ruja|IbR#eaO+Bp8fu(#Bi=7_|=VOUC?K z+Lt!rA+<04I*hV)XbA^v&f=_Ll%NU9=BLwt(^plyR&CDzMe*_lr%uI7d^mTl-eqE2 z0{fZImMpEyf78wbhyP${>xAB@^_lY!UoR6)vFn{-9|nBfGv7)7v%X#)V-3!K{%hqo zLi6(AZ<4$LS;HI6vDLk_=j-urk+zTVWH;s%{Kso*{5wj%?;ZbdV#9^7*hfZ#bRtuxb7ih+;hKJh+4TabLQ5NXYzH7n>i) zEQ9%7j=WL>9@aS}Dc&@UfjkC3Yizt?cm&J6F}rTP%Xx@r(=dAg z42cu?O3{2@Lp<~S1ODdw8sr-kZoaQUUM<=DD2Hsmdw{>DKk_%5KbPy zsU})^ioav$!Q(pDq7g?P*YSsM+M6R(YlvqA`yiCYAs(pKnQ@(a=|1XloqdQM?tTXU z`$IfD`bRac(~;$9T&E4(SXI9Yh>z=R42o`Zfs+PH^rSHb$m^`i%gCE9q z2nHvO>+rn8xDL@C)^3-{maR zg7QG#y8ipdb-v!R^B7GIu_MD6*D-rk_Ued*v|10lq-|a(oHV3kmQYWOgK#%IEKV9+ z89qLca`ek-l^%IB$)g#^F|9w;%=M!l(m``Dr1PJ(RJ=J9$A@%M`puYyJsrCY$#+ug zrwvIDHS`+0P26VT=I#k@3%7Nsjmvks;2iVdcn)tc$96q<{~aG^-0`{PyaB=BzHQ7Y z_>Z5m@!z8PzIXh;jh71_y7?|k!+62CeC*MD-SM0fq&=47Iox#pXvTA9ALH?yGtdz+ zc7%-WzjDab? z)YZkk+Tn6X$p&+CxOxCqDB|D)=H}dvNZ}jkwsUjL7@C)og=k?jMAGvz2776j5|Nav zSym*CLt}{vId?(|o3#!6HPBO;y05vcyfkV@m{~YxdVa)PW%4tth+wpay5OlCSggGU zdbT$`o6E_ibMC%ZntdG;*;zOeyA^JmhIw>Ez~F#~btaFycnuQA4L=>?`Q4-Z za+w)SIet%Y2D&xOk9MnQ<88vb{LzfNG&#y~7wR_HyjeEeOY6 zn#4RBJ_C+C?&81i)G?2S_xkv_3tyU##kk8^$cN)A=Zb^H;o@kqSez=BiHpP~;&O3= zc$ave_>j0={H6G&xJTSCHpj`t`n4B3le|8~d=e*Wp?E%t_+~y0{4bU~N#Ro@mr1@( zviSjweC@m$6mQDmwZQWDY$thLkTJ2Hc$#>+Xnw>aUSG)r#UbK1WuAu zQ`frnp3dyvt;f-ht1NAV&PdXG!aSJ^zlZh8GgcLpq_4WRB(&=BlE|uz_4TT}eU-h_ z*L%y|p5C5Hr`h_H6{#!3Ra~k3@0A(rGuG~^X}1No^1|J#(nISn+@0R2WkK4i(B5#U z*?MQix&n8Vw?4dfM2&ZLUs!Kdc!ks9XZx_Y%ifnNL+kq&UU*DbB2U9g@qr>w=Q+E?ZkVtwrltgXI+BS%fwN7leMqv~ zRkD8k%O!8tT5UXieK)sdLGyz2RsL$@>1MU@-db(EzFBQNbnAJA555CnCI@qNo2;=p2EePY%s3IXF0~zu0jyT)qaRb;fHwH+i|tY4DeD;M6~eD zblY*Y5fmaRix@eQb}yvFxY|ZY;T_D&A6Mgo6Y+7ic}(F(%%TJl?=n2TQKC9|JO7UHak5l{w#az5pnB~NGQ2LFLu$;J&sCRA# z?|#Wf?ShoW4sjo=f*4vpqCQ^|-Ct4afZJ<*-cNn82VR~1<-;Fm((5Q<`EVn2z?&ME z4>!UX3Rph;2}ZjWf|KeEM-5H)e|;^w|3B9W&kC#}UJq^T;0*Ndx;RnLa%#zu=q$R; z>fs&G7g#;~HFzaVYdA5IM=%^K%oZgA{hvA*%HuDdD`2sn>$VCy_)`MwJLEHc_&K?kSansun@P?_74 z%iLZODANy3l!=TIWe!7@al>l_gNei!uv`_I^h}YcDjh5`l`BXGTFHpEKpSSuV_2d% zzIeq=6j>qIAzQ$juB1a{I7wxg9%a5JA{{zd@f_)3MUbmUDxBwlF?hu{?>HE$&4!c5 zo9l{`Jh=XXydIrTq8hF<`dQ#rSY$Yud;`|3ElvlQh=vfUrh_wAAw;X`_|O-!tLgXx z7Dtls{JIS$Be3u$qOj(e(vj`^v-<2eRKj+js)yPc!yhyJfrQ2oYD}bdVQu;UsvR zaOV4I>{(%2%WCm?frtbTmdOhR8Don_7qDGq7sqMvt-yp0x&Q>ggWj5sPu*imB_o6%8YF=s2!*UVvuI;Po^v|bJ#M`jAK@#u7 znia_D;JF5W0=b*SSb>~QUShbH5nRp4tUykOe`XF(9Lq6CYD_Nv_k=~w2=*ZFBP7pz zoSK^}=6^ZoYX) zIDK*ZxrbkmyJx#^wQY57INGbuwYafzH`n6cjJ3G`h$Xgfs~8mi$k~v0abo4|Kf(KV zTzUKaoQ~lcIiY|e`{BQ``JLc@U`u@d@z>+#8r}Az+rN5U?nBIO4lcL-pQWGvFJ4{S z4&6+d{JG8K_UQlH`r7QHZ~SMt|F728?ihG1*@stW zJg4|g!kXqM_z(W%?{I~PfO~q}j745!0{PjnzK9Xb?@8ph7lFy&;rI*CreUTJp+fJ{ zA!EZPLAGuNt-}DtyBuGTv0>vO2g}`dBKClRNAh<#j&1es}aVQCg4kmFR=FpTymqK)@keE6DaBPopWw!va>sniDb#_z#y zRsb1?hVO^gO}QNL_=ro%0xU2ElRuBjb-npPrDu2IeFk>BvDB;O)= zqvSg!Z;|}4Wd2rX`nM(XHwD+Sj-s;k?;z%q$iJ850?8Lh9wnLQ9MhFZUL|?Ga>+9#&yidy*?x26@Hz8i ze>43C$sAj!%z*Tgr)zla}*e;4yqiFisj-wk%LDJUn*9K=DdQxIiJA0Bfr}u-yv=mw}?Lz9}yoHpA?hV$bMJ; zc5Uo^lK&?DLv-*Ga7S9z2h=awE;uvwVc!gLd&J`Dmi^Utn z?}=;04dPwmkHrVXhedwjV|||ylh?@pqx}CY+O@IwO8#8@hnR{R6Z5MlHV~VLM_MC0 zU-5d1=ZgKr-CyhFT4d_a6y{Dt@{ z@oDjSkzYw!zdwoZiyw-giZx;waTz~N%n~uP-}v*xD#Pts*?E$?i@n6&;y}@^l|54O z7;(HfNt`Cm6z7QxM7vh@^^&W^RpNSaqj;D2W0883tp7IgSE5}j`+3PPim!{i#CJuz zR`x#0cCBoT2b=soF+^|Nbb_mOPZ${r$lsCcpXZLwIKBF+-$ zi2U@;{BIC%7T1Uy#ZBUmMY~q^!;2DM774H|f ziQC0riN6t_7he?7%)_ox)LG9>{-R0JY3p`IEMeknP9I|KRbGCNu02ikBdlg!O;=a$|KaD052Uw!A*;{seyOiDYktcKRf7sI-2FjWUg4ts z*Zr-@hLcwp)_7x2F7fgkue$Dl`(vl0v$x%%4uwtDKUcH9l5?T@7ha3mRoOS5TCx-+ z{3@&8?mpqr%4eE|SB8-PJ&F9C*PD4&Da%8Ji}x@6B)8!+@V)b*4)!=%2aR_f^T`X==QB|kK&qm{b@sWXu}Q>n8|>JMtAZcvrIJiEK!Kas-9 z{Y&@lE&0>V+~2`t8XGzlyV>pA*~AYAud-MvJPJt7Es|Xmxda zp18c#ik4LspT2Zo>kXwP9oKYPcT>dK^Bu3z&NhXdQ`V%U)%cMmmyW-=vXXyr5-4$F&V{zNYNNoWIjBpX@aE?9X2~mGjB6O3yo^u%nyCLkQP)!9&mybfiPEU!3Z=Y=EIhs^hdX@R_@s>k zJdQks&tR6AXV!-$Y@koi#l|P?JiuE*pCPO06G`E;E$==4>oJ^xU+`a_V*ck2GG5=g zbiz8`kQ?wH_1TQrm~&>n;YGY37*DSQ5%Ks2oxhYs!T6W4` zvp6si;ahad|7NX&C$u^v9H>j#o5fF`oPYKZ#eEVZk!vV^ED;mXW-{?7SrNoe{~L3- zI^^;n>dh$4qYpjc?rPl`?=$8##@|Ud8hvF-_GCO+SsytZcbX6OaX`BREjagiIbWS7p%bKDDA zjSN&2VpoZe8SzRiJX&rM^ZkS(kCr=>8TElP>mG{3D4vYp`3)|H zqYz#+ZW(`0G~{o{a}m~vKQ8$Ia+>hx&_m<1pM*16QK?HtMUst zn%M|VxOdk{^-MyR^fX*MnQ-a%ZAn8A+K?r!fTNj>U`o6LJ}U7oINpVImpy4q+{T0~ z@gGcRBbXAiImGR^jScO{gtzdgf@$072sI^+f}=45O=(k1BGbM$NW>8{cXbaO3e&y? zOvKWD2uCv;!Ibu}NoabqHzM?AX?I-7gzU*bF(KO*iJ~+Hn$k{$q_%OaZ4#_|*Ctz9 z4nj?7BjIRfBbd@kOhQu{r;3b5F7DRXZD}i+kfps2M`H$>(mphaOxx~6;AWQgF!#kV zZTpIe*tQP!QJRflN;?xis3wmc?}@2AwVpno3E8&M2sNesnh9+LQ{w9;VRN1>F(l&e zd-oYr+J{WU(wb%>kqtDZ^@I;hs>j#-6L{-6^4!aIPDaK#8Qe?6({#%WPG?N{=jUGL zxZ%vRGR{t+UUMwNMJDx9ut^EMm}7>fO&TGZ<5C40VHu}H8@LVK-l;$68)cgMN`qR2 zQgQ!)XrlRIaPB2SvymqYP~--!+`LA^+>xoHGsc(-;1K1RZ16iQ51BX4Kp>83zPy_< z0gJZ@nqk8Vi1=U-3_)ieev)SlnVMT9CVBGynlL;fm`*}u8|P4h!xosrv!#NL4~=lm zmI^v}pEV(f6*oNlFyV;cDT(l{6?Duo!psHLbSy>6_>?yaDr9T0kgcYWy}_syRO;3W z?M+oP+=D0L=R|Q~Ydagq)f4*cW`{`(Zs>^0mO+Go3NnI5fN}TxZOU zfVmo-F?{-ufQ7FuHmR~KF687^mx5bi5tBJGJ2;smvxAevdIx7^8^A1(EN*PJ--geP zu$VJQsPZ>*Zqqi%ADf`jd;!Qc#f;`7dAjf9lVzvx{17nr31<|+q39H6u2b%`sjC7k z=>e1TNP^8mkC{T>g}a`~b2z~}dB~YtN)GV73EpzCzJNzA@x2M&8{r)xIjWBHmSE4o zdjV_K+jRCQf}NG-S2Dk4qW4Fl2F9?9Ho(?%HsB8B8_K(pU8-~OO7D`D9^GaSKuq)_ z3t>~8VJp4iD?Ped1}6cMMo|dGpi@VKr!Pnfd zQ(93?$9h;?_cl*l3U^o7!+?yC))=t!Rqtj3qdN9CjAC)$BPo5oPu!^G(hp z3APrqOWo=_;keKEk0O3S9Xox0;#F82@6oB4xk&e0CTKYEHmsSsNCz8$ z`r3A&Nq)us6+=crK+|rlpku5NN*7eq@oiY#jm-IErpvNr%smT@Rv9r~r`|u6nxyn-t*?M)girqaPHss8S zkV{~3c(+ufwvEuuW?)7$;ol2K+8dae+-z@*5F*vQpKUZvm>sRA<26{^n+SF}@*!fT z0rPl&sixa+fRSq*2|q^SNbp{54C}la7SmUWwXkN6Jso%Z{)AukQMPoPLrW`IKJO$E z3aP9CCDx#x^-&$T`DX-mWV|-jl>GB!fvGp$>{c9dgd<6!nj=uOF-`HmGb~PhLQkvF zfv44In+licXkO$W!y-EIDJ;EBR`}N(wks@div-U`9VhSbXC`ko@iUVGuX%GpB`*FE zy!an5{}opv8^bW-O;{We;w@NnMCf39;cuH7cIGUo zW?R`nGzRT3hP~zohwF+8BFjqsc)pzbL=U zYqu~_lnSXG9L(fn2)F@QuXo|7XYL8+RpC@P`Kn-pd3&c{ybWHRZD2ILOxcw7judDE zz5L8(``Of8OGe9u4b-v&!~w=@II#nkZ!RQnD{zdGmW#Bb1 z=;dcN+s~%%8Z+f|*g%bwUaC~%NT9~^Y$1G5ZiJ23I9jX54B8S5UQjDIn2TOwtrtcA z)*nBO5}D2Rv#Gm5jJ6Xt(4a%S4%)KzB6dC8D;ncB&B2!fLwJL4u2AzxsnraI=D@b} zAN(fl;8?-ZQV~0Fa#7^dAm9~)$UK|l0>mT6D}9pL9nFw zYp;#d5)SyoU^GI8cUNl);TQm01UmwjZ!x?OuYiqTad30U#)FN*X2V+38}7cagJ5~e zS;JwFO4y~aJmx_YEPp%d67pwU9Gxly=E(bh1E)`%I(rh9Lpp10>8u%-&zdkTHhId_ z;<8xBc|Ch{8hiQl*|G8&Gp3fsFr_P2JngdLNt22vjm^*L8N(8U`7^tXg@2dnGo}}J zDV}iIl(AF%?8Z);FtKFH^kbc^zX!{dDYM2+olssrWn%F->`8}hSkN;QXUr-dH*wnV zDbpt9l<-&`q~m}wva<3?7|upGjv}Y1O`A|&;>X7CF>^S>PdjceDmcuKb?6wL7Hg0H zO(Hq1+jybyjb4uDhCjYKmKzXq;J(R=A>h-iW8rx@9ZlF|$bY}O7u<`z&2U#P=oPLP z3(tw=jt`etg`=_d%;U3g6~ex|fbsr{m~Qx%1-;sIZxxoLX~CidMX_D&P~!C>rHOza=q*w2{Q zKQ*y`8GaJwJcjCo3uED)gTezQho5jZtYAMp6yAWaXHB&?n|QA-$T|O{@Krgdgs&PD z&i;AcX*!D3HMU)nlq0l+~W)x4JT;>;O z>QO$Sv>(2EXl1Uz0`)=ljM6KWuGZRXhtTW5`faGltm3lSQ_G#1J-VT>Xw~qMeYte~ zfAnsIe(#yp`MCgEd^>`q%h>66*4TbSh7TO>{~tHJxO{f$xKa5z^XAFFV0h8E!BZ|9 zJAB6MSrd!Lp4YFRbMz~!8J&*lv!~$%yS%u}T>Zfc#I;6nLvaqRKom^k-+I0gY9fc# z6XA2DZ)WV;$aQH;Qm;>0>fI1t7W%H+C-X_%R&&a(npQsHGO&D>&l2mxvi#*v&ZG(D z6P%pO%F3J^dgSo7n$%0jbw%QjZTkp61wI@!!!ya4e9^+j>kJRNQx(8?!RNkx8yTc{ zisp1g#^1w-25W47d`~gox)dTj0n1qOi7p>*2O(;KauV^q+ZgFj72hHN;?k z(KG#aGCy{Y&F^lwnO`m}%?{|sa0I{_hS5GK+IaI@*R2Dx9r1AJ`(MFyJZ)U@?~ z5H^EMTGg!M`o+bh0L*jzD*&@g^B1WnkS*$JPp zIWvPY&#Z(An=>OQXPdQu*&n`Pk0(sn9D$(BqmVFR^k^%H>=WKI;yN8kx93{h7$$`= zH{N@`jy}X$OotDmeZ&Fcg(80^F?@nJSu7LhiPwp|mKop7^#FM-Qoc*%;11itmbh#Lq;2Vq`vMUOSj8+00{yZ04{A%QDvroT6}@T&Gi-WbrL7I z(O&@h`GjZ$~-kgMN=9NP}MRI3__mFJ#8xY=K@*stekZk6UBcBra z&yxRK$!6X-!mH$8E#52skI4I;X{Tf}4;?i;8#3K1$B6*xRUH)dCH_BNc|4Px!^M?N_$*V;(zZ?ErD1#5l|7YT3 z@_$b93nc3Qmi#{uKa&4vl0&$Cuw8aOx0%0<{LTDru&u&R5pzlSpDo$U+eSGT$luJ< zM)+9D@Gq8ssp6N5-;w`~qMet0v%)vX-_FOrmooC(F8?P)GY=d7FG>CbiT1oL?vww1 z@hkb;`PWgzWqX>DuqTRU-ZlKYDZHor?Y!&$@-LGA2yvYJOT^@P*7N0$%i5HO>KO8_ z%kp_&C7X+8j0bWT$$Z{0oX1 zB)O~DL*!gC=4156z#_>b#IfRdk)yDTKUFLj=ZTz*#_;coKM>c6oNvQ$tM6m=e10nb zN5#j)r$jS#5b0i)Y=)a5|55Uv#gE0mi(iT%-q#S{>iyK0+*maCYlNR9xvhAr$ni_2 z?=GGxa(W&8sS8Yw6vv3;#YtkRST0^IR)|Z)W#V%2W|5zTSk6ZAF7d}AKTk27@1^9^ z;`8DwqPg!Q{4bI}5cwsF>G%#pej)M&k8+xrAvO}t^8n$kCEMr1sgiR<^L#+OGbQ&C z`-@gD$UG+y?^5|s5IJFy^(Ysw6_<+1&xeij-z1vn1k!Jnyj|QOJ}d4N-xSUB0_i@L z%yp+(kFUhA?w=WAmdN#_8Ly?-UhE{A=LW*9-p{w>-$&#WOr{?pT0Ng}k|&E+@25=i zT(Lql&lTjeO!7_Q55#ri?c$xHdA=as{gQt!J}R2$4Z@$2{EEnlfUNgh;ydDBMf3bY zxYhglLjIg%%5+xmr@7>oVtcWZ*h4%^>?fWlCO?NRmH!0s3URtPTf9nKEG`lGJDv4g zE>?>_6n`QhvwrJEtH*P<%8Vh6E{m?v`T zHuLE(4i<~VvEq1fia1T2BhDAE7r!g65?71W;t$2m;ui5|;v?d(#izxW#NUa35Z@L* z5dSLvUED9ac-LinQ^ZWMp~$)G3~w)X7IQ_;UuSqf@ltVuxJbNC-p7LEH z=g3q3x%f-*3Gq4c1(CDn8UHULC(l!kikv=A`6Q7O<|%g-Id7iw7?HE)DNhy4#JOUH z_#Kh+=o$Y9;sfHtBB$3ge3!@x_LTREoKjCYjNkesXV#Oaikw$Z`CDRvI6&mgdWMe` z=ZN#g)#7@Q6Yv@TX_3?KDen?F>7Mdlk#p}Uw-8Sj+l!ou&+uMiKk+;fxBbKFFXA#b z>Cp{__IG4s$;rPbJIcSam@9HDpY`Z17Kj7H!QyCftTI1DETOaHh z*dsTgUKu;0er5OWxksyCIl2uB$1RO*qEd?0udLdVRux&EX7nqwR;I7Wtn!S037r;M=Pl2z37zOxrLFGv zdFYbJ%3qZ7Qh!pS1sm&pX#d)=yYkx|FdTl$nT!p}ReA<+-0^xi>s8q4KAnJI+r(4{hAByWXJm z2eObdyYQ*q?!c!GJRN?x#@o2H#;baJX^R8t2eS4rLwS3;Gmc;Tdi&G&?2ebX2{9k8 zN!{4uKqwy9wzJ;;(4O60*~%3Uyj^)hVZ#T0`ni|;)6Y{k{tD$X$4HN-c83Or3Q_LK z+xEGUjKV0|i#B^{`yy%IdBI&1U7cF(7P!luHEw~kJY#k4gS%?H%3aV~bWUD)anBmJ z_nDu&I~pHI-QVtk9;U^9Exk`u_q>zueUjyQ2cmypaYDa6@0Phe7Ysw+yKleXtf{}6 z`K1*&tGA%{zg6iTNcr0^#QICw3mK_vq50bT^+utt;pORTQdgv`bw0@o<4B$Do)xM} zU!Jm};?tC$q^<5>lDRr--Sv@_J^fNU>`dJk38n0dgg5l<`HP$T=KlhNvL}a5Uq$Y9 z-Mj}2cc-{Fq_uega^A3-$YAU&5bX#1v%dWxg^)Uo)O%m}%K28oIR%+(8W;`99yqJo z!%{;sTN;vH_5Am`7M@mkW?}Zy=9NWDM^{!YU0u0z>1&nlnKqw&FTC+y{lfdO9=~}9 zH0QeKUIe=HF(|uBG}6r|vN82GjWjZXjChpYG0c~5$BlTD-HVygX?WRe#Ljmwq1XcNa*bzT6;^jF z8_5!Uo?EYXNg6Ar}A zhkZXDZxQ3|M!ZHQo)P(4=``7jf7@Uivv*9MKVV$GL;7)z*cYPHWC#8|4%<5(cP-;y z8INnkg(mKs2zU#2YCP^8jC)5st`WDHxI9rmgyljiejV;+T)s#8bui+mChlGYd;!Zr zdOz+q#%&d~agCTuk>hZ#5vM>j%M+US5kJ{)nCx~0_+4kjrY4DTI?c`JE*uEHUbrvy z#`$pqzkEG}BqwZv<2gDu!NE*gFxH7Y&Tm0NUv+?!6Nb4+N>kIXZ?ZtYFynNZaA3Iy z?9zCgKPKWBr_+SDLJll%K^(v0yBQ~fcR@cdBRWku=*$7aFzn7TWY4R)rcEa8lukR_Qz8SdHwlwwi<<`9Q zHsR3ro3O9NV|OyKFGQ%{I$w5L@EY>l-`&LE73k;Z%a<`f+{9CGji1CD`2SB@tj(b1 znvp@JR%)w8>-!3*Mya*Fv{8+a>AC|OF-q3S*dK(~a`qv0UK`Zbd4<+$Q0KK#V80Rc zZR6THuT6Z7RhHB=5fPUfRbA<8G+Bd6u_sui*cQGv?1@$zwx!ae{#3nfl@M_*1ypNI z%TGEAjaWXZpb`5P4`V-KVP7_w$P}c@!JPb7n+a0(1gB4d< zH-ZbujREL2r?0&l=JgG$bvkRM(y zwm!E*%j&lf$Ok9lP6l|(fO9vn-*>XA?A3tY%T%P<2n(+}0TyNQcl`Vp%=2mT--bX| z0CDd|hP?a3NwBDsP_5;gDpF@UZTvKIv1+ZHCOL0khpq_nH5yn{%w<>b#*~IvC(~UN z*f;f!YEW0(Ijr$k6K|#;kHWLC>5i><_45$l4920b*Tk`%SG^52J7X8{_soQ1DCj+dkVtlc@@2>)NK8v6jK&>|#fFPLw+dFh8&4YTyl=;?Yb%$B|WkxPq=?z`!(fxKH{9U-&b{n7W5Q=F6UE{-FGl*Iy4RLgJ0ODcxBC%PaCdP0ITnx4j)#Dsw1@*tJ6?F83#WA+o82>u% z3vA&=lU)(96cvVw4#BpCajdF&TpxzTy=gG{J}mCm1W!)rH@nrgn1Es*`*ScXO5RdI zN0AX`F07`5*A{da&8b;!D`BE;L$=H^D+3nqa-)KQCTE=>M{Q zeBGn|FRqxjp=wGW!&0#pKJl8GvXHwmhp#IynRs0(Y=n*1l_$5U1|1*y!u)DFYE^tb z>VRkqtLZq3R`67^b*B69t!k$u4rSm_-A!bNkB7xRQxS41EUqbYx1f6?EZVfGf)3sp zpt(f61q;p2khvZBEt=z*L*ch*PO51U4+c^YJO(BwI(WB*O0IuHuBOC>Kqc4r2^^pZ z4i9~69imO~M?CAl1QzE#aiggg9_w`Q{DHqcji}jgD?&Hx!Mjo#uR@*!6j+UPc?4>a zhFTz2n`&OVyoORKB7!}`nV~hj7TcM!iwHfIM+Y9uqnV7C9WI{HiOY{yfHBSSKL-}~ zA%f?j4vNwJ9Sqr=Xmr%NesYj!{G6oF7uH0jV>&F32Jf94d?#@`EDq(uYC2d+L}C4S zzl`UVxOtA^&2u{}6of<7bnNg2ubK|tPZ5%8w1uDdg-A6W{*855qPhHGV+=dguiHr0 z&9B4AM3HelSbIL>sM@rAfMmnE&c!_Q{1fhC8@d;cbKnhCQ-{H~_->Ef;JX*p5jPZw zn;M9_(8iq#$3|GZVc4#M(}wb9pogjTVgjZ<@{`!6;8pepY#`qwz605`kHf+HPC!SI z**yz;h^IP2jCl+H^_J#)_&UR^$RXeCY{U=Y_y{)e^n42grpiD7u25InMh&|tzEKcQYgt0{f~i?f7KLK_MnVPjp{(`h04IjW@YNCccPN<%WEUjG(~jVJFHgl#b-a{2(D-wZj0azpJ9P> zdppFVdQrD|@NVtrF~WLL457Fad2{w#g?Cf??sTrdb^s&r?W#F$=}B)_iosCUx`9>~ z;7gf;Y)LKQKnxg+Y{~HD+Zvu^Jf(S-@>H=V=of|mBv_sg*3ex7%V8Y$w>5NM3%eAS zht8TP%4`7}gXPWfRM^h2K@+UkFogYgYUbv3Ken2=&p6P`Js~Gt9)tdD+wi1VxW4Z) z`nj#cGjqaOu{Pm(y~1<3Ct1f)ZF7gT&dr71tnnBfo;5n087pX&H?dvr`GdQ)CC-6Q zIE#9=Plb9xsr9GV#EhFtw$EIXb6PkvCpjY8~VqeT1Vg7WYxw`xwCZk^6*bNcD$=Z5EwHVVMK!VM;$+v?)*gA1#|&$%&h zkeCyG+gFbbr$;7-vm*_m9{VmfIeXxmLE+!JgRr?8)MmrwIhaE2x<;Ec&oSsKbyDg= z8s*ipDe#{Zn^-bomU9SgRO!na4O^3D+_+)=hdbYt4ack+X`*%T`C1C3W#yMs(br_e zJbZm&qZT|fuRD}<<0`At1wKmMP;>GJ^oC7O`#P}Gb$nQy(MpZ$ADdd#QYQ8lp@T}t zWhFCamB(sDN@%r~O_^U@epP9)-yYRCStB!{>YCU6AU#+#8hXj`Q%QQz{%(2r3RZmi zxY==q<#;8`nI_e3zka4|Ry`Vuvgk-(;X1CcJ8s)V{&&Sg_) zOuTY98isoH8FpTtkFKnRIdi`e3b;``9=?KcozQ|z3{3M^iZy&%)Tw_v9x?v!`nNcs z$M^3gLk- zo^i7P70E{C`~jN+%lufcQLr`*oX&~(3`2bfYpk;b9@fn;&P97R)5c1KO@ddj+#9=~ zT*PC!EYFrZ7w%wwi(5EO41U(wurhcA^ILy5@`E4qLsjGX`M=5FA#*$OTWtl<=C=gy zV1ApC-%j{3KVCbwe(T}3Y2b9uIuU&pI36~PWd!qE(93Tp^JDke{O*REX>ws{sxU8u zdI;7qjP^m%##8pmlH>z(KO#OUz9jxZ{6PG> z_z#i4+?d|zpMeb}Hxt{6r;CF`PL5$Z{)!{#ibih?@=D1@?+Y^LqA*^vo>oix<6_GZ zIn{>oz9qS@CqG z=Xf9M`I7jW{NI-Rp5%R!d1GMwERhSLQ$9`1B~i{K;fe$UoIMbDdc1J zO#-Xre=~`P*&6Y768UXb`2CU}QTQ*#r{(`LiTqxd{AbBVuNL|Kl`{Buh4UuJ_$egH zF?v#vjeafSoj`xEjlw%Cex78bUyJxwKdQgt8$Da(H(K#8Rs72(PgA^^;(Uc)tMD5n zuavxoL_Ka5jXo6e-=gq`NXWmC{J7-jCBIDK`EK?yHu_7bSDkuG@NbP9rfDw;xr=0@uLQZ50hVJ zb}Re?g?}XZbIG_}n(}eD4f%e=`tZGgY%aDGyNG;#Go0@kBwi&9`-$g?MIs0J81GVX zf;dZ@BVHpe5^oT{C*C5i74H;(B%0?2%6VAwqvB)Y^Wux*+v2<8U&VbQreT|Uo97Dh zHP020qk?P?2a!pRJCi4hCyA$sr-|LfGsJVne&R53lz6E)L7XB^6K9K8iHk(Djs)tn zO7d#)N8)|rBjPW`m&D(Re-Jq=%=Y0&r(u}S1IYEnOtFc0g2<6g#^dNFX`X}N8IsQt z&GQic<0RXC3C;5l{`|hg^s`0t9E8j-VD!ITyhprO?+~99pA}yhcZtdR#jc(Y zDPm)>x!7LpB=!`0iRQV7@`p&a>q$(MoV@_jAac#Y@`fnbrG^$)D4D8Qx9gyk5$M;t+ADXr5yTpCGwJ|ne=7cu_?UPoecj(H z{EyI6*)bg?YDZmcHg}_w=(dzBCmYgGY6?=;XA}9DW{TOk)I7zg6x-%uu6Bmfr zic7^R(dzBqCixC=tGG>kLVQYmMSNXM*2n!+{xu>8SXh5gjEdP}bFrmJl?BE>UF;#A zB^HW<#Npya;&^eAI8&T0E)*AwH;CU8SBa~|+r&G>&Egg@S>N|b`9CYZBEBxZExs%M zulR|0B>iCOaIk+`i|xfuVy>7ka*8?QpC?k!gYw1V1hH78<_E*)iIw8D;*DaJxKZ3B zZWgzQ$@<0A7h(Q8#ovj)7pW)0@Q=h~{o`c);=XvNXZ%8u`XH2Nh*SunyjY|T2<3Z3 zDuGbmE+*>_Q}Ki0H6nFAD4#4+*@JSv*iSr9yg(c#QX7Qvr-=*1O7VK}yCU^F82?U@ z8X%N^CQ=cE@(bcy;ya?%EB;h6bvGCvpGgd<|3LX9k=hlMyNXn=pxj>^EEb95#EGKS zGhQh9d*X7D8W_xPvq(h@%8!fGz@Yp)@z3IW;wR!~B2_XNKTD)a2IV#)l`tp|7pY=F zd9rxD_+9ZH@m>*+y?;tyIr;ZtOuv`fi5M4T#?isj-w zae=s0yiq)iK6B4*v4n~1Gv~!(zMixHKQA}8M~@z{Sbly_sXrfizt|gbuY-x}GoOGj z5v32MZ18SfJl-qJEO0A-HU0soW1(~MSD$_PRq^=JN1R{0&)-=lndg21x()De7d(>< z)IU$>Zx=Um0fM0O`7|Phm($&0pz%qY4utW1c0y-d!v9`M3#17DknWz-j8B^B-$=^6 zEH;w13!Ywlx6YqJ3ct*3dz?e(r~KE4M=IQa8TGvkPH1#)LX;E_HF?710`+Kmdwq$B z#}%tm2f*!Bxa)v4?^XPdWP5+j%0c|}vk~t7ui4!Zx|^oUyuDd(GjUrl{XQn#Coz(~ zh~mc*qfTmnCjKPreR$V%AIE=}KdkZC;6E7mNr)Lxq3lgZ3_eko=k}?BlZ}e90JkrT zyOQD}iv1{Vg2lxLv4CP|xl{jtkcZpgHy-MWNXU zNb}gZY7hHzo7Ji+WZMVeH?2x$`ztCf%;n4}ks zFgzZirO68aI8rRbY=R~zUx33Oays+>(QT&i&DcBPpe-K`n*1?k`jqm-jtU2Dpnww~ zzJUV9C;}TOn0`&+3F3sGaNJn86T=y?@Z4C3wwHuLxPCM@Br&z)=w{Ib>f_Hq@n@3M zo_BKaq?tOV$i%1EOe>yNR?MaMljrpW=IYeFu7C2^Ia|3yO|ioKl>g{u{o@_@uU)r4 zF}dmB15j2zVfsX~2MB&W^y_z4tRp9|jWFAlOr9|-)@Rs|SbuF<5-XZDV`6bx*^F6b zonqL&Bq!f&V3K=A*Y2^7vx=t{Pbe$y6uSgTPPe<9bjcsrv&&_(P)12?R`HxEWm9HM zk9E!KmY09VrB0u&IN2v~&lAV(2xm$^%*!gC*JVh)lUhG*NP4KD*Vt|1HVZd*PjFkf ztwU{aKQVI|g7biy!_OMtg8F1;U+Y~LUJ|+qvHzL5KWIVS>+i=;({KDFAWZeZJ-+r_ z9NTxKx&44A!!jOjQO4wp77U{~1vUbEq@!CF4l*kgWt=ePOs`@KyAr`gNseL7@p*i6XQ&7h8G z_!Ejl*f73c2Fsm?r~OX&v0VDwax3AsY2Y;9Wn*;6*sukVgZT}>dof=im>=GS;`yzF z+opljsgHsf&l(%{eRu@(8y(1xZ+*6Ycff7aFppLU;I|rUtn)T_1oJCFe)hPb%j5ao z4>!}~!qUvZZ?wzoNe7u>wA)1+?*+Wa&xD^fHXi#PhoIE@_eG)ItN=0|&Fiq%O_}3o zJlCvYdud*Q4Ys2+&@X(8vi$<@_&E=!vkCdVONWdtiwrc+DM#n_h9~b?d_!Y?JU%Sb zUPEv?TXEj^r9;N%XJyNv|FM`W#MiupvAyE^gv}L`2t9ah{$S6sJv=iLChY&7h#axg^YCKN`v=!=#H+sfcFl8w->{pAe39n2==LNc@qA-A&rk9!@mz7RI8^+$I8o$D z&UACdh2o9ka&f(Qm$+4YM0{L)Mto8Ho%pfnq9a+J`PK`XZ@ZwKJJd_z_8Tr&@8Ous z`6NyS^9>igO!215f2QQCC09zO8V=KaU-GTuk4fZ9^&8fQhBD7i5?yP^^M-OvY$u*3 zo-Upv^7>-@f#MKxq&P;rQk)^q5$B7G#U%_-y{t_R%`3)1k8y~yj)D7>w#Mq4)_<3JrH)9ca0MROS5>Le7%Y88e8O;f)q`f#=NzT(Pk3Dqg1WR+0O z`ZtZ;9DI1~hz(}8CkA$okKG)0?B+i~f$R9#&GE4typ1{EhsDpNxH&#{<9Ed?K(Jqq zkKM#i5sby~S7yTe2aVkvM)}JhyTQHxn2+7`L|1YwqQ5vuyhuDgcH{TY@v$591IB9V z7`y3qW_;u(me@z&kn?W3_VlA4dEQNle-r$t=H0x=F(#b57@}}FcH;goJUHJY*aRZtg~;@HD#Zyc=^ZcqyHbU$}w+Jul;bFU?#uk(5O&E0XpzcqS&>Y=#tm zfO+|oZDLH_*IZ6s8o$_>88&N7Qg5Eg4^u*zk=GSbQ#T;QyTN?`UTNMA{KpKNnylvV zO&^4CZ-3TxjBRJw9LRdsh+aBJIlM0t9}@l!KqzuS++=Y8{We`dF_@b5Bx#`NMY{8B%5%Jhj-XHO~~J8itZx<+7*{p^{8tAMXmEWYk(HHR31`Og}8 zF+Fc)10AC=n15mn&Oh7Y>+Zw{hm1o@1O-=&IzBEl!O6L-tju3E2UB{=a}Ie*AD>gB zXA~ai#+-ux_^ceC50LMB$N$@Sx$vRe{<34d7_2q?en`_9Hu$^v<$q#M&8xOBOxw-izLczcn_$neeb~hBXWy-JF_&?4z4g^E>1hW5zPJ ztObyR{n8j8@R8*a=hRTgl<};w`6Z9bv#WB3!WXkw`iq7K{9%&8fH zcs$pvvFBg%xJ<7=zwoWh_6xk@=REVMM1JqmA;Y@Skb&ko)KTdT&*t!N2+RCxvziv*A|HwSdoEpB)9P@FRL(QofjwW-wX0%u=P8G|d&K=>I?hwp;{>sT*oDM(nyGwUNjzC?1d z;$0!RT=G?t?fN}8Q%3$jmp`gwWL_)ukBYo*D96Nh;(zcQnjUA=H4XzUCtuOY|8Mo5 z@^ZVK+1129@;J=WCg{8*{iiM;?7i^jEsa)YEpN0Ydqv-p`c>hj=_{O0&fXr2)?$;r za5!^ibVVaKeQkr4EebN%Wvp1|G+fzeUA>iA>*}u^UgKTzVoBD@`s>nGMAxn>iL7)^ zb@nz{w6-vPUD}59_1WE0RywCNDtw_ZW$mz<>}OxE!4kVGCKP5Dx+|ZniSD4Dm0Q@c zkbJ$y+wyXaw=u88TRyWSb$Mms(8AFs#4YS?7+RZB*avADdlynqP`XIWTjOEx!M-)w zQHGsq{O>9WVc$P*b!bJflum_}%5|uTmAWRyFtoOTa*LuC(T&C9L#BM2+OI*M!W86~ zDC7Q;%37%(uZdKq6^>Dh{1WylPRd&BLfAFM)aLP;Xr;T(Jv)70c6#c*?9{YEZ(p`o z@#)l`MAkJ}yQ`-2#zqB^m1*l56{M}qTzeUIa*Sm=-j=#C&*72{D>>AJA6|+O(ec9oCFGSZia+?>l#JO|Y{Ud6;(|W^lkH#k4qw)LB zDZ6UgZM^Zl>_VJtp>>hW715O~3V-_^mxK48sh*pLdxZOYoVi@gE7@TD&#Xz}8l@tP z|9ytoVVBA6_}|$`g9%$>;1@2Z+m8Qrq7X^pkQT=OZibW?|62+v%ypqP{#Qh&9sm0Y zQ@9Z`0WjiCWHz3Mr#VOeID0td3g&f#y9G$~9>xDOj{Y@8vPcEO6Qh54rGR)K>uG>{ zBXWEaqkp~_iSRLj(LZ0r-iRDd#OU8nAl-ch*||&b&)>s^bh*x0J?Ph6Pe&K{WXy-d zUCJDaDPF)>H&A?v;;)&1BM#$28x^Gp&VPRZ?+ly9wRqI z8PPTjy@^>pN^xvlJP9v7_02Ye-)Fh+`671tGa^^$s$Yt2291=3dwqRwGiW4k5*KBM zxmC>fbiB>;!Qi;dnbB;Dzooc>;#5?={*~BDa3!m>%t$E2NL+TI{v3p@Vi-3?uRjN2 zM&gnQ_2+bxbQ+FG=A3*<(Y@?}o0;ew1Vp*4j(ZEmp*(V_-e!21{c>VEVyogSYgJx{Yw;YpV@Xi;(JuP(jV>NIl4BvM!s!1$G*I>_#?GZ##u!4<$2|drWWk8##u!C);Na} zs2(DWgu|HW_`e7iyYui>ZiI<=5idh7;E$Y4Ec|;6_9a+!HrL29_fDsX=xQR4WXaUN zMg(HAagJUL-0nM>;UA5&i0~^C&%X#hC9tW^2EMBqH*19Lf&KuzZJb5Kd&W7eCGv>* z*%9rHa~K;i+V>@v8s|lXUyCBbTzt+&gkOsyA{!Q^5j~Bws1oo`0KZO%ZcNfKYmR7U z6Bj!8Qg&wdtI|ycLBHE0NP{*ORoq=@hlSQyNRc=ImSHQwauq7zz#)?#w zMBzSIoIAbA-LTjwhF~+Xfs9+t?^%U@6}DB-!R-ccf)S&Q|ICVNIaYc}wrgRMcGY@<+VznlEcZ`c5|b8`h9{y`XFYm5CpSlLfuBiIS89D6@`)s)Z< zoC(IK+U9FAIb_bfQ=>Q5SETlCSxtfGhwss=Wi{OARV?p1}^rM7x>AHD(hj0!vRy+gO=V$>PENU*0+Qli7g*bYM<++D#g;{}c# zn(nShMW6RnhyVvjtbOplc^yucYhBl){v5Fh~1(R2l`7B3pF%*NZCVe%SExq@Pcat zi<%R>QKnu)(S6{WL<^@y*i%?=UY=+q*OW}xZ4Ash8!=kYSbAi&hM>a;5WkH>t*VP~sah6w2#|6F+siuRM8qTn2H63Gp zA-kH6NwBCGuen*qIfCG|7Iw-PRMWxUK?ww#Z0bwLO~!v1!M3aO%v}^sGc{$caARif zelEPj7&8n17r~-zUNz79PJ%}iWvu3_qcMB{HHN3_T*B+gKk%0*&|&BgVMEvlkz{Tr zIUW9!V<=q4FzyCe+ zb_Mc{vxwjo17BXeJd$wQZiN%6jA@Dg2!x4urs-khrGM;kYqH=DIj11c|FX3J{4p@J z`)hurT;{sr#=XK*W8uaz{%;Tq&xp0>&MlF4ZCmBFYTp{WwS>#CiAzp+=4iOjXrFg( z-j2NR{2cDsQqIj>u4~nHrN4bk+rA^)wq4n(?bPu6ScfT!GauW$#NwW(L730r>%#X` zV>0E9 z3O3o9ID6Ktu2MjtDnelKi1RW`>XMR#uowKBL;G>lQ5EL*KE|PCd1gonwB}h<`~h2ec-s2$CAL<6 zcy9Bdp8TDbFAFve^IV8gpjYUSv0+moTQ`G-qa*KRg=B0P--?6fj^|rtJ-=M~+jd+H zw@m}5^LeJ@#ORQ*VRIqZ%CBSH-)V0`Je!7DoPdv{*>uR*uw{^g`IQFp!>5^e{WijF z)4=I;LVk_v=x4sQ1@o&!ei8U3f2Z9HKjz2tfrj5fZ%E3I;Xj29#(Sbs-QQ_rPEC@}NRkU6vk!SMs&iiz{~g8uggb7WS*K^*eK0?MGo}0(iTs|G{G!778=m3sNKQq6QjU^H z&*#m*Vx5TL%ojH-jun!{BJb0b%fv+@`=9>HMgGL3e22*U6XgfRpNqc`-w;0#YeWuq zGF>zA|FL%-@KqN1`hVYZPLdN6AcPh|kV6#}LT?HR7(y2a9Z^CFBnlWHbR+>4!Aet# z$YEVCy0!&GS6vIb?zN(ztev&2V!?GmQRC|B|9R$p=A4%R7j$>;{d=$T$>ck~=`(Mi zGryU}qFwvHC1pHQ%pL%^!SJh>i z(h`S;HUkI7Y#AtK@I?uz~z5$>?6wZ@d#7>o?LxbkKuVDe;}r8 zt`CqyeUuADv-cC^nUeX-D#I6vSBQLvqCW>Y$u;6lVpQBB-XT6JJ|R9M?h;=S-w;0( z4~U0-9nUhFJ(6LZAD;xO?7ahzBvP7!B`^F*`9 z6v|&J`C4(MxIx?`{)hM*(d;>e^!G`ASllT-BkmH-9#n|`nq>YE&GsJ<4~ymE4`L8E zJjSaeRuL=i*BqTQP#D*4x<*>ei{?~wd^ z(d<11|K}vXD4IQ|;Qy}Vzlw*%ihFeMw|VwMbmT&j&SS@+27!`jl{#LwKd`L8VQ^Ea|S5 z6YwI%`Xq~Xua3HsIbDI_ZN)Q1yI02m$%Dm;dvtJq1JlnF%f!pYYs3|z*{cfi?cN-> z%Kvt8n|Po2sQ85VqWH4-hG_P#LcSkLJ|G?z%S9IxDOleGv5J^3))DK8jm2hSYq7o9 zMeHW_5eJAv#gQT>fUx{x(eBl;Kr*Lc%= zqTQ?GQ^|I(4!bu;5Fg`AS4pfQ))MVr9h{27cr8WFK%v}2F?& zakhA=xLCA%bzCEPwYXNqVg4`Iq_^)c_{6BVE?8%8)}ooH7}qU5-kin`9b0uWQBORl zG1LTw`Q|icV6{8UX{@?s>-yY`6&V}L3U^?pVB(5|Ld-2Jixf3pmc6Oknv9J}D^geG zFWZqbZCjh%bF-d55KJ0e9_rV-Jko7r&%KXz%FW1i&-{E(#>OSv^UIRf1q)ZzeJL~f zz*4vOW8-t`taP%SgPRwp=Jv~NojbC;p<`yqwRs*7;*CARkM+x4)AO~*0=aJIgL}4z zE3a}6UcY$P$F=TEUB9cm%g)}pHF9^AcPiUe-fhK>+{D7A-zH41nx9+fto^n&-2?NN z7P_nHx<3Cu3*9bsy_oMDN^{&pY3}|#m2cXIl&S0XA&-5?HOrlpyASzBa{A}gIv8}T ztW4Rx>tp9m%(YwKcE0l4ggY_g?)P8s*#|$g`{wb>64zZ^*b6O6I23lBL*dX%nQ1Gl zu5k{vUtI0xK-a_@oP+DiDz8i3m~>;%O+FBGvvM+5)>@Oa@tSQ7a_emDcY+pIz8Nq6 z2U8cPuG>|fvlI0Wxw+Yxow%#qDSJLQP&l+aZOoEylNyb#lT)77yhq`H!VS3tKl#f7 z`hjyXFSIPMdf&%^MtODm<}WF{wlE%2qb!7w5JIlXf1+@g2^n3-J^R`Gbb)hEDEpOv$Kw-Ft*Lx-_&`F& zF1V_!>$WX*LlARH-LnRM(%tQW-YDPGlyg0+7WW#TGx5XJjRSJe{BV5E)BCI3Soy~L z_NQ*#@nPz^{<)j?-++4=URhy6?p*wLF=pXp<0F6{j(&s5nq46WwKIat&9gWk)4ae3 z5~d-O(2MvNY&wDgfh3NEg!tMV>}WnFLkZ*Qb0z)-J8{?-%HSM537yYu2bd4Ya6$w= z2)Ky>{MHY3=#StKw}=gOzmU%B>FmMp(oi+LEQSUwffGrpz#sM5L4-qPCZABYC)EZL z%qK#ry9LqFXvDhQeHcg#ePaIKWd1WWsYYOO`dnlXUd-f0=?sF_c$nKb1TK;o2v4SX zae9D7VH#-xV@;754$o!iR7Fk=bE;clTDtizZItFDaKJ5aNqP+=PJWQ?#0)q1Eu>0Q znNLy%W2W>+TQXRuN}NU!NY23B1MkFiS2F%7GiOY|0;3rwWibK+sa|~ZAyPSG8`7p0 z;n84RmFw{JI?cpD!(HT4g}EnppnqG`fa4Bc4cf(O(B8}ODdyh6_LY z^88mZPG`@3n6*69OUua~fwMffsacm;&Cd2}#wo;sb4-lN$*hg%hTc2Zc658-pW{4$ z02+4{j$j(5+@4EE3;0yKow0IwEM`#TcevY=;%bTwkkHMg_yR>%!R^Jq;rLWK52V|d zp(7~rK)U@X@+-Z1@m$C4PpJgasu$05+yORf_2Ti4dmg2pC?K65&+b5q+^V6n8S`VT}A> zGDMEnc;cD(O(p#^Mjp=7m`lu7FPi4KBPd-4smA3<+7JSbJBE81)_e_K?;)%fM-AMX z%>07N5O)}nJ-Gm4O)jT!KOH=(pTc1V$1`|gbIYBK&)^sU2MXaZ*+@7du4;Hbxv@Y%&uN?>{Uy5+|$Vd?QouxU*Rx7rfkh?juNlDD1{ zPi>Cxg%a}bk&^IJrZ#&soli}Tq}UnF+A#&UAWd&h;5H_l&CL1AM&MlLShOnMbo6vRCc%;Q$K#=f z!D)<#cb??Mq#?yJa4LJqi`aodQ$Fy1BLmB?<}GR1^xdLO4ptv!0M@CiA}L329L}_QRr=*smN4M_mZM zWtgdwbYyz|nP?(!f0)xpa8`cMnYGZ&^5>lr{=CU;HO^64Xjn7TxKRX$ErZUyg;6@# zKd3Sr{eb60>BjK5{o77E+gs?<@j*mQH zVU&*VVbNbi71J3=&Q9W+7yOC7p8vwA?HN-xyXbx|q&P~)OP){?rQ=gim>Z>|+!Gc? z=}0u4HI(4i%BH^TXTFS~K%$f9zc5Nit`X2!ItCeGMoE;8d{3AgrDMD&ER6ELaJdnX zhK^ORn9FJpl&QRTpu8U2f~MES`_tF0zCLY^`F~0{^7Uy=ONtZe)iBBkcfn?1!h!KR zW-NB|L&wQ#dPrF@0$)FnmFMNpDi(_eY47o}3M(r{*zaZKc^#3Jjm1O!+3~VURaT5} z*vrcEIwC6@i`Pmk*i204t=L!7jZecU!+FZo#Wi(QSJ_BBSspSO9o^}(lo7*UFc}@A z&ut{0Xs?_gBZhzEWps3p+l+XU9y~!t3_t8;baa2)jCg{7cY=%<9>6(S*C{@_w{1qe z!(_wS&i4Gh6Vvu1!+E*X#VyHn_OT+_Go3f3rm#5u-(NHc4m}>;ukd&nd?rqW(WoLK zE-Upt5tjKM=F3Wb4}oRAhrnQ7X1wp4Te$B5u&mVg0PqU6Rg1vU95&5+prv|~^k+jy zfWCYtKo^PN?GDwt-1poZV{=6mgc=jU|Aw%LdQI#-V>mqcWKG1CKGVsH(w#4PA&R2= zBG`1i=z0}Etl3T$!{|Q+ww71Hqrw?B4Ytk^;Yf_GPE0geuvhb8aUmLdY`|$1CB2IhwX=s03E~$|9-3uL1piMleL0MG zh;F9YBM80*;BXT8o-fa2wiP;Zgx9oT#5&KHr;T?Kk04kwN{v@wM7#nq6$?J*`@`b$ zC{AqMI7&C4_V_>`Mw+0RAqLT%Z-Ryr>^F2R!IuCeU?;8eoL=j^8;y5j4ktLH3bzh| zCm~1%3ki<338_jTp{G^oE7{QmIj!?Q3$2ol5bj zgBX?mI6U}oOg{d5mHux(5G?v%`!UEIr@`WbU>V@GYe@W@9~D0xh9KOSeEjz!{+Of2 zR6qWxG1Yij-V8{uuESZ^t6`cu^q>EsW^*o~g6xe^_QE3Z5 zR`$r*n0OlovnjX0;_*W8s=-bEF8|xgUFQ3h`I-=002*qqSmV#8-VckM2wrN&-;{`d z^Km!ea|cgK>%|*HJ}lzBzlh-rjeutr9bV*EzuCyRi83mmT5$6I&3g!(Hdj7}y*GkU zYvAOw$X8}ObT~tAgf&kiI<}aou^SN{Oh@OL$5eczp+wt$U*Q~TKp+eUf;_{nu%;m# zjbWR?o(|g_Hg-|N%@-@)+VWwqf%O}IKG&jG-K?{ z;&C%(n(aotl7cEjM@?9yO*He%g3sLMIbLBAO2e)}=*9)-mju(^@7?x{M!kYnx^!+- zuTkfA_3Ab4fP}wl`O5k6bYBe0{%~^Z)4N3*{k{?P^U@;qgVR?8)4H66AFW)(OUzC@ zuSJ7Sjk`icZqkHCXY>d@R@%j6GwGaoHjfO>ex!cOXzTh7qK)b|=n5O04%NFzuoyqS zAfL>V#4d@Akx!G;g4H9lyS8lDFsmUN7-@q4b4Hpt)tB@?rD4l6f|t3G;4O>#1_x&c zCv^#4oESeXMNoR17%@AZ9ABU9sN;DY1v;tnnVpL} zv_tmA($t$!G-E=KS(7Fe%y51#nsD(ZQj6`UY};#cVB%tGE#f!4KGP;RF&#K*E&6m7 z@f+LN@z_|`IbwGmqsGRI=g5O#l^P;=BFOvtZgp*5917b8HU{nJ{Bq$%Mi_)0~NH^N^zX1?KK% z3(rIDrtF`?mOQC=F!}dV<}=M2KBszAiCiAOB57&jl?ls2%Y#=1u7*}2fBg6{`zpuQ zf30w?{>)Vh>!PF36Zl5+OgquSdw;;Zb9gWwy3?47@fb#PDr^|`MDh5pQL$YAJB58? z>7#gnF`pvi_4sYn8e48pc;J`im}!g`nlLh{1s_IdeykTiPHh@Eohy*2%;#a9lPkna zz;ATHbf)l(jW+?Jzue~8n8S^DESKfka%aPB)4=J3q39H$L&k>9fb7rj;clKj74xeE zYx7$Uw@m}5(+v6brbEVtT>;sj-}BwP_c`Xr>&E8CAMR}$IGtkTx6&SbU)Wl>{rNTT z?zNNoRe`nn-KI4BN~Uom*i+S>6qIGRi#A^WM#t6@{5|3!c`;zjBZ$}53ZSj~i#|7l z4ybg;{qCpevz>`DsqfTX>~CPM~g+`Jn;%~wfGzHK5>`$y7)IS2^Ry)Gx}!W z8In7SMz0M1=Swzo(I6W=8PH6218-3Huf;n^+|ch4x0AT2o)nG#3(~zT`85*qdy+qt zd`R+Fl6g@wp9B)|t4ih%o0LzH+*~|U>@5x;5pRU#N#e!wH+n3{f4=0)6~0{ZYRT&) za{!q2xlOXsTY=2s43@J~;eV9;qU3$zeiHrk35jRdH}dB*k@?mZBjRadHi`HhC3h41 zk;reL!Y`EnRB^UgDy|@L+t?u4=$oM2+bJXeZSsFe{Db%ciE>^Nzm$I!_|ZRI#4H%o zj>e+Z7wM$%5%MpVTq0g7|D_@>50fv7G2}CmehiSLUaiHF25 z#UI4u=_h9JdPg}~BIhGgw)(OiC7&f)y~JLUIbo6U&lkswlSHeBI8!o*+Zdk%awKOs zk}Jh^B8TMYf2(-AxI^UYKf|9E`BOe+a~}iuN#!v9psXNYY?{(8=K za2_k!N8}Gpl!uDvi(|z?af&!wH1}zwTP*ns@p{qRuMuwU(;$E3WjVhU?-d^s9~GYx zpA+|ruZi!9ABdlcpNr-`j&lAXIZ^jXt7lkEa!v6Rv7vZ|*i!5yb`g7ueMGBwI9zf? z{lkmoKTVt?E)bW9OU3KO)#65Rv-lhFZt;H6JSWg@^PB*mlK*aTulT0;w#b>wJT8Yt z%)B%*=2se?C7vVZixWljoPhf($#;rYPjHXqKZ#$7e;2dxVa@U*VmC2IED(#t<>IyC zJ>qupCGi#UYw=sLE}pq8ufEt#%n>Jwh2nDYT9Nx{F#R@>Q@ttwS^Q8uAeM{YiB?Z7 zDeR?76Kja|#0KK&Vz$^(JWI5CYq^pKibKST`fHqv&ic+1uNSRe+6Kv+#M{I>#qHw# zA}6ymzh^|wW;gvIej;_t*q#V5q)#23X^#W%(G#gD|liC>6R7-2sqij~D`VuqL{HWE)2 zv&A-IXR)i8BlZ>tibKTF;)P;?SR@vUB_dT?Sl=tf)#6%llX#1GkGNfYP<%vuQhZu` zQG8jXnheX^FaA|LB$kWci6MMjGCr1%H>@gF7wd}k#Z$#I#I|Bb@oce&*jGGHq}~q8 z8z&ZuQ$#BAFuYW}MqDA@EdENQz7OL+Bt9)u6GVywGwMgYHrr#poEp8JZ5+4=+C_W=n-HYkp65kg; z68|QCA$})v0D|d~#1t`ItR+&5jPXtryNf-=abkgZxwuTE@)^_LCEhFkPJC2+LVQkq zQG88&OZ-6mSUe~m7XKl-)x2`UVyZ~hHrA(sNF_GP+&7NwDs~t9isy;cbz{77Vxc%i zoGH!`sp!V|SBWdd8^l}1+r{6C_lggTJH@BO=R|78G5tB@s?gN|68|f)wyFE>>G95 z^%vTm^qx}JG(u%C)aw0)*bHTQ>n~ihHM}B>)fcub-&a0#bCYH63ar1db8mUtRxC4i z!^CC#$_K4TSv5T8p+ip9)ZN2!$7ijr+qyh(b@TEXWjFTN`&bvOlHhjzVox}_uK;JOaIR}R?9-3Pxw@Z2Ypa$iE^W8Q#)Lqsy{8*jb8+*L= z*y*`$mqUBTezL(0u5=FOVzq|8h+BDC&2ODAYvvCy9F~8r;SKq_mbqOR@~3xXvWT?`rnXfdhP|Rfb}bx0wk zjwAB7VHd5{#=REq#H}wEx?LIaYChKlux;D7$Gs_eW2FrVH=mX}U>jPrAP;SEJJAflIn&)DDi$K5J)gJ|&ozw!eo@tRwkL1j`H9=TM|n7lYa6&- z27dBRtAU@q+u9$4`&Thm0D1H%PtAIBPs)bi`oMw511YOedYy!uhHOjOfRz;La;<}R zTQg_$LftR-q-wo`);UEVvc-KrY@PG%{$1rYHe+>*%^&Q~%I%Z8cYjrWXPe6>PBXGf{W?VXu#Np2%$KZk;CoxVa zp*MZz@?WR9#wY0^2-x|`j0lI5n!+=_^VN-v$lsbm?K|Rsa17*7hdy+2MZi$^^XYtp z&K^_Y#CiwSA)t2UL^xEy%tIkFoEZ*rv^0T}ECcgh{xY4gm$6FSZE)N54!$z(E#`kF zq9%P}oQx8#5tx9{nV3-MKI#;}X9{6H!kDLE|d;tcB1r(ywwDH*I&%H@nR z)mxMxneJ)EKh-RNa7jiD#7;4H^c8V$XCa+jb4RQh-P3#mih<>x@ZpdOcd1=j{any60>THfx z=N7LzZ!`B_n;2C(GNtFnst5cD*Udq&r*}!Z+$xN#9`vN61$?S;nLuw{gG(q5rr3)e zw}RpriJ zG~$E!-xOj^o*oy{!6UH{j@ry4gFkOcR+_t?)nb^SjVArzTZ*<}pqt9BbjIYctQ_rE(v9 zGOmMzU-%gt;NT~^s?iL!IuF*}!FAuVSdA=JA&WK0V(F&jiAa&flCxNF7E8=xX?1OS zQ_>t3z>@gQU5_QHluuAX8btTduK%i(=Z;s3O>av1*p^ZQUy>^2lvT)`zr37}6QKTw zY*1sfrb`>dseca708i#ua{cb{@Y#?fd{t{#A>s8E65ayYsoe?x{Mqwk*q{AtjO9cI z;ok?b4BMNUq~QC_i|WazP&PI3gjBOg!hd=~T9l4wVWG{zU+zCM&cXSp0oO=^(q&1Mj)k5u*XXD$^Mr*_IyS&U z`-QmO^DmCx0mlo*KaaPyTCk`d5i!m@A{!R#D3nC$;Jp*V+$bHqmzxz9=ok)5g;d}o z&%ZcI#|q=0ml5loQK)*%@HnD(LZpso$k*#38!;0OuTEoZuum(v8A82-d7PttdMtuD z+Pus1Xp{HA;y^5n(!sY%^f2+3=RY_45gebvGJ&Bv#(B0H^tQFM#U$fQ#OfVX>|?d4 z+X~gc9Y)iSLYnFGVZ>Xo$f7s-9xRUJq9`5enclvh>CG~$z?w*O@SJ06l0A$AU^_Zi zpsif|1RN4S0jCFiC*bsu?*yElXimTln%#4t7X0_Z?&!bQXl7@Q_~ff`vw}na3HC zh?ih-!20`+aDU$s?(aLO{o@DqeA^B$f0RkX@|(j}HD{Yt>*q_gKErgtaC?^ew8fZ= zMMAIbfl^yG7yl`>kxd9<8N>ODJi!y4=}@oFiqf5LKjJc z(l(~igLz*68P+DJo4VUL`1WjuvsUc<9n7Zklf$1MvNwj^%)GH2&I6^|?~gJ+m2kd4 zV6@{Ycn5d{!JbBscO&=1VriXj+(VOYzK`LOA=nX&W;+DWscx*GuCQ)oGgGa2(W;fX zwXcAXfITdsA5SN*Ftm%{{Tyc{@c=AN>e473yo%sYyaLO_(2u9{&n9FT@jk54!KK5y z>F4o1Hy;*<>ETj3cy*x}#0uj-t29c7caaSvw!)%$IV3;ZjaDcf&%&aj_UbcvMsV)% z;=)No^oKQCh;(?@*l?m4mU)u%VNITN@NFG=61)ygo^({{o2C!4H)O28 z6i9>D)1J4zA;WtS&mEp5cptGRExqIQ8f33kW@0Z^pF%W?KlanryHSlI?tw*n!{$l! zyeFhZ>EI&>w=m*!;~YhJ{evZo=-_#aXScnC;Y0*uY}VN7(-grB;SQ6pdG5K#h#O*c z6gSluccG2TTaR}ok0w|FoDIi(l4E;Qe=2r94peU-&vW`inUQyx0#Ulzq(tXZ9JWBz zHqVCp(;feg$C^ga8oV*s416yS4E1U>nl{M_an|9#G4ZHF8Fd;gu3&q| zg42uUIQek=_`YE(-m-A037%8OeYIp<-gXgp8NhoEx-?#uA@DFJAODZvH4Hs|*D!P< zEUz}wD{wRmyb9Lb%IH`JdqhW!=JnVZwnCpU1OJWP*4OWcD8{fr@2nnaPlHO%rCb~W z%egg-oeI8PtNWtU%pgEq-J1Q_#&qduhW3XwwWh<18arn3sDl}G3@myyevJ=Sz094! zJGetC;jF4*&McnD#_&F&L(kAEu-FQ?G)jlpoY=Jxk2;u9z2guo<_>smheaiby|4ji z#$1x`rf{=2joAeGR@fvQp>B=4HI3SUTj0qFok@5&A2R@%+qlex@!>`A@=tWI7{@vB z>})x{I~(sV>%6EAqteZ2h(ahA6J!hGz5mZ9O04Xi5dRbQs0KU<&!T)soRfI0bN4g3sV zpTj0{Jtrik8|MY(BPx&uZwB$ox2755S8%DB0iAifaVCJTMZhM4kKFTVY**zEqpn zx&ZqIb{WtR0S~mwZmY!rN|4~yf!SB|>(?)~5Wu7&vkpL{SEF8786eW=46_hGS*wS% z5CGGx9+bWMvdNQ!^SdC*igrdLzf$%&ND{0P8P=$Ck6?dRp{!Nk0iN1F6YU<<<%(Hd z>vwHgU#kwRFzM1JDc!;cv3@~ta(1vzNR^XJ3oDy0JAE=k6SC?2yJ}U+$<9C&o2jHj(%%w_&fpI z8QXO%{>!xieh$k37_HOetpmWP&@tBm7=&llKfMkB4$Uv?0GNk9o^i&UivM9)`!d5% zF2Awy_+~>lemyXT@%(QL_PwYN{B0UW-aQTX+)7JLBn zp2d1qTnFHiO4xJFW`c0*oa}SM=>$`ugM@if*4TIx;NdT~aW*`vdF8S^wu77vYtz8# zoL<*)B6P^uuo;k#$nPACg~5;QKviS;Er;8tfz#=W{C3kJW5ce1?9Z3bpUc2p4>VBa}lo-%CN?sSI@!2-;Oce;{D7i47MFOl(BOePG>9fdy5Vkwt+7f=&*!-+)>G%I-9f0^c0K8`$a~%Nl>^}B7 z0Jv+L`_4~U2cRtu2=%aePLaItkbT7w;ux_=*qQDgUR)fqu#y z>cDd*MlOP1u9DfQZ)6<;I~|8>b6 zfuPJmRmS_P0k9dS9;yhw_3JJNUWTS@)nWJ0`Z!30EydIK!NggcO=$Rt^RLKj( zGR3<}ve7F={_7=kEkTxlyX3ni|4#D5lK)e((I-XxKS_Q=;qOcSSn?N=1Go{f9Y$Xi z%%qHdH2R{LdecJTMlTfMM*kliD*p?_@g(A3EV)E9>i{6X%P50pA4;VEmBQ~3?-idU zlkl6P6C$2TdX|Mx5WfMlZ&ige#f=C)JJCxt}6)gY0szWf_YHv2##UVFte z`#>TdXO1y_U&Z65A(Y1`p3x^oykhy!QoJ(BS4cMdKO)@?lu?gO^8bzE8NE~F^PuF% z6z@sJGy6Uw{a(p$E8c#^Gy6Rv{a5lg`l*l;ag14C8XhkkK105PQ0B9d%nCeealW`nTp_Lz`Ci2MQPJF&A>S$aKGCkf z@QmbL;$G3*r;+YG$@|4G#cxEH_ff=45c#teW&UJE))DK8O~uniJFnlaztBzooRP`& zX5ANXpky=I7V>Dx6U514u~;HrDlQh6iPwmnk;rn^i0}CZj5f_O|#O30(qFLt#>DEi;XfE^Pa6WmrxJ`UWd{pFcI^&t= zAGk;IpG3PJ!^e`#Mf2Q4e6wX4SeefU(EJb%@+TY05z##VAh(d*TI?)#6)Ud8kSG7) z;)UXPu}Cz}N#wso@>20yaizFHG|x%IzfJO;;tufv@p18w;`8Ee@m29n(L6Vi??;jk ziC>D}i{?3scqx1ifmOv?qJ6G5klaM9xbJgk`F9n$&l&UUD-IDyi233~(L8?<{}Rb& zJs!yOC37k>^Sf4DBd!x~5x0n(?9BKNiaSN~oQ6MVKQr7sr@=o3fLIf}PHwCg)uCwZ-SlX$Cm zyJ+4A;C@8%Ga_dSvt6%?`^3MBc0cHH$=``#J}2Q$6|0N2#Z$zF;%Q6U51)-52x#KvMX(e5YRR&p1yo7hY2Ck_!uh-1YG;zi;#kvb2o-(}*7*6rA$cz1}~#QVfY z#K*;_#plJn;%nmD;$OrA;@?EOo(JDuS9D}?o0BrX;0`XH+$-zZXTgz@hXw~P0SkBU!-R3%~jSHykdyW+>zFny|6U92rq8HM4eiycI}UP!Lwz9My27=OH2Bu*8n%EIt6@k;S(k;*L$-z5Hr zXx9VTF4?XJV%Pt8M*h3Sz2ckV+ak4MnE&VEH{w4;t|!ZIyZ%Qt$u&i4&oI21*ivjO z+VwuVOQwJlKPWyf{!x5h z+%3K??h}9Px*oOgfynYQMY~={2g!E5j_#5Ni^D{!0x^A|NTnaj3&bVjQt^7xuFpZ; zAjaP!-Ysqu9}piFsT9Qcc0G<)B)=h29f;v}J&wbY?Rp$8zLgoCAX00Ha)xNv-)JP6 z8bb{4Aa)hIi+#iaA~lK_f1F5-BFghcDiTp%E#4w-5$_haiFSRBXCzali0R)FKN9Ww z8ed4Z>uXTYi1F=u8q_nQY}eDEo)P7V@PQmW-@YbXiNgKD8rDb+2in@q>cGyi?_Ead|vAm^vDSwNKIxc z=iubU`B;14;V~{!x^1355C|lCa&>V~;)C$3YlF(Gh+b8y7s=DF_8gAn_o?JK`= z2G#sF@MS{&%5Plb>IqlCxUPUJIEZT&1it(u)+`9Q&Y?8tgFS)ul@7RR!2^rktb@To zXjRH?cVo@m$~oh=SNq28SL55j;otP=23`5DQQsMb41|q8tqw{7+zKB#^e=mFFE8$&l2Y|G9K-drW8kS#pFVd1tO zSOuVA4puJsYEROpgmu%+Dh8RTW5Noyb9rWPjdN&iS$Na-o;U5;ht_49)>PR&mn}&# zEpg&4aS`gK9^4aHmzP_3Z(?q6T_vnWP$xGpH;3&g###ocwJ~&!wG2|xj-7+dS_UC! z5L>cyH`X!;VJ!o+q?oH2gq+=GH3J?ouN?ubX0SMjqm~}pIB{EWQC7{>T@;d_NUt36ZA!KZ=yMUuO7dvf5VYVP6E z?tw3olHRD+?USSla0SvsDdz?bmjvqj851qv|ApX23Wqn|sd!WosS&8GC8QL&@ zTlL(O4VgJ9H;qO~&s1ZM!E(3m>K#pV{v`_AtNo%q13be+7qI4+0mE<;}xy0-wP%ShpSgf^H%eC4z2vI{g9({E;?L zMlZ9LK`@Z?CISLQ$j@8LAQ(zW=U~??#xZLd1Vc$}85~ado_^sZ4pM3@1B7j5`c#C3 zPCE_%1CKD&tYr}3uUOt%27$*Jp~qBa5K8JrxM9pqLw2E_L@4wLJ;R}~NS;6~mB1`- zEdz7wKmJ+<+mI}&M&PpaMMx7~$%I$f1q{MT$U3mpE?^KgzcO8E7cdB$!N+BG0fX>5 zMqX|gFbMajcvZTo3KuY#N%`vZOq7spes}UPR-#s4V2`&R02VNK$>{f2Dni8q zFPjAnD*cY`z23?IW&wjgWtfy^`1BPoz8PwN)vObciUkZ_H?GQNVb(WH3@qiq_Ecd< zB|pm?|Dm-Eyc&ETtHBRmj!W4YP93(utASgGy_I6tG6>WO(EoJSJ?Od3pmE5=sbqct zP4L{NW{GtkMq1V^Y+RK`um;H{MrAYH?zyp+0SDXNKKO_6IE?$zxcp&+YZ>&VqXm4b zjYN>!kCnKD;sq4@Q{?Gf?Q7;SfZ{V0uf{+3yf8$L{8wX*+<~l6L)1T=$JI4U5O91s zoyXNRYY=ca*{oJDlsSE3qa{a{Sw%B1Q1+1R~+2l7h{IB=qa z<6g+taU7sV5td>Y`xX4WWeg@U-d70lmN76Qzo#L##qtFV&GN){5?ey7$)BPdBaFtq zXf;|;i@!SeKv?aUSbi-whzn)b=C25Dt$XmF-@CQ=qr;nYtb>DJqhQN}et*_E z3=flDG823`BLOZqQ!fOaZYqRs+TKN)d4TWPl{A+Q3%zcc|g%Rqu!vDn2 zZ^j{XYBh!XW5&sZBMIL=SvK=Jm&2zCeCn{HXVAf!-2Bc`HM*cy<6+$g%TSGatVTUn zp&n~ckENTEUqXs{EV&*FuE!GVv9v6k-jwu#Eh!Cmwo_P=N(sZ64eNf#pDvGE3fDBVeiV)9Jz zVtO(^w4C}Q@o!=*W@{6ZCy5u+lRq&r=OX5Hv6$H=CeJ-DrYG|USSO3Cbx_I7EBzc3 zvpqt*n4a95F>&AGz4)+_~Tx~+_m(;X1Jk-N8ABxw(zEdpH~pV zM%nvOPe_f@@scN`Md^407G1(OExsbbIUhCP4H)WFB~dy!Aqc|UC>^(W!onyWJ7Cd? z#FL(Xag>gCJb&Un&wrs&_wK>Fk29LcgEfl}(2?&6bE9^Gg>hOkq2Z1M$F%kUtDmcOhV~=Dn%yAgn92V-{ zM22bB0yj#Bcj(S14#J{^#P_g9L5vRGJK@iaTfrKCI(UHLPq6yP-L?W6;cgTq8N&m< z85ZXO;T`DdZZv+Np{36w?j7jqL35yAfCqGULuS|RS0F&ui3j>~&q;g-Yt(z`@J@ii z@e=?g#7_W}5I+G>0#ASkOdC-G9Z$egnF`qJIf++bO$qP7!Qbu?g-;=`tB1tT1r!!P z7f@LITtHzw7s||mMqzX;gGEj}7d9K`5aJeCXxf%Wd1Bn}`P&ZlT|+#ACwsjyuJ58| zro5<0&LD#-HNhtey-EIXj>7CoL~rC_3^U7vMJgiA^v&#$(X01Pso4w7DV1e9YB)ii zL*$Xe(@5uXj_+K~v8NH^#LuJQw%Jhd#>xdUEI%7I)hW@k0t=zlPaoz8jZ0f;pYkQs z@Vyq7A;Es*4c8V$H_OT~84M%(!qVFsUXJVnyHo((`9_}M%&oA}z-%Wmi+*f*E-a2Q z8=hv4CAIdnw%7*QR{K)h(qkpqF7Uf*g?vNj3MLc5^A28ifdf)_7tr^J)6 zMxT`qUbFBg-h*XgEGR(dXC@?XJZi|R7Mk%7l+wX#6PXfs7=Nfe)4^*K{={xroHE_) zwP@1vYUHJc^OKkXYZeHggO?ioiH)#K%Udrm1e2DI&tQ>1@wxGzn3UZM=g< zus2Ow_TkyE)JG=Sg)G2!CGtc|jp6C&T`E|2g$^E`fU}_VJ@BA$&o3o;%MCd57ukC* z-S+S?KFj2piVEx~Rp#av&kS)-CfGpK!;tNRH^C`5I69#y9h`>)AsnUSJx@rD((#oi zq($lQZWcp{TCm88h?ok@Ul^ssy9Uief)!=KBrA#Nwu&tCd00HEtrtsv!FUa}UM&B8 zadVcA!~ z;uWzpO2OBa?Ff%y)0&BTp~BwD4w>=*(ZpT95~N#0xlF#`XW$?)4qB{~49^7ajMUGa8;6oRb}_ zoP9{{QHisqNMrb7DX=Rpsh+Td5Uj-1~ETiTEGwyFQ_ylkV6zP`0lNAIG&>AyNJ z`&XkzjS9}s_V%TpbVaX5XF#jG^Ev0#tJjWu(!bm4bEu-*_}d3&KQg)Hs0O1N1m|=K zCP!KZXO{$%vl|%o@k)`R&W&209;_N^P`|>-8Bh}QYCeFRc zr*}jzRMgh*_|tcx*M{!iF6c*Y&@Me^pZdAom_1&#SPH7aA1T1cQ*e)Mk`J&OdVe^ zabm&57VXA%YB7GsxM>p#BQpwS7tJiXWLl(6>$a`ib-W8J9W`_ zcr@cJ#54R2*l+9uzX3cM&%St6jK?sVQ(-asf5LeDpsZMKf15eN?7L2H#RH5fL!6zq zvhcCx=D>~LCt_wJUWwB9>k@nblOOBleKy6SIo&FGL#@`w<~Io**3Gb2Fs5E?ew^@P z+OY8u{pH?u23E1e{27+Z^4JcNzmD59a5}kl94A7Dj18L(*`MEcXQCbOV}7V=EWc%N z+ca=GlaSwLI%I6v<&gdPrJjX>V)!vXUN^RW-hc=^WD+wmdSnki{A_+V!tKxRQ{>0? zF~2IXHoq-!GfgX4n(=szr7ns!45Qs9+IUaaKek@_Lx_ju#egyGBgfWDe*vMku8dfS zc>El;hV`R)7S`X6!)S-?XZ-pRYezM>ebsh0NAOc8{H(EMk-qM7x-{`dvueXX9hT)X zf0pUbZwk)S7Vxvi=4WL~zyH5NFTJMC*wFTh=lS2UKYa#@Vt;ssJsvkFvp;=ZL}#Dy z{(elobiUUeTP?jKOGqbk$iWZF3&bVja&fJ= zQM^suF8;H6>5b7@EZ@xY1A9mwEar=si2UuC@vjz*o*`tTPYC{A{x6Gfi$*UH;gxYQ zF#Z2Fz4X&?zL|a`aWQun2a24PLVw=t7;lQ?>5~7a^wa;LdZgk~XZ`Amr;BY#JSaPo zc-9&HIK&&KaH9tYd8%Zi{|0%1;$JR*qyGkftM|5%{>b-Eg+CNH^<`-{cKzh*poS5oOq1`Hz)6K{R@5NIy&ASIB?4X!Oz%{zu7H@670- z!~adC`;bIG9VBs_zm-34ER>D@IpSBNjCh&yZ$iTVbjj@{pG6{Gj{FD8f2icKk_$-0 zGkRty$LNsL%tg@J@3&Z@7JUm zjRIRpZY}Z|%kVDZxneJIpvYg;8Si{?tjH-{^q(ot7Z-^u#5LkgB7bCKI&;4S@05I> z_=~={*FQJ#{*3-H_i=Eu^8s?ASXH!o;|(P@6|+SSAT!;WBFBL#pC{&tqeQDW&L7qouUMQTE)Y3e zjN!{fvn~qc)si=eo5b71JH_oHM_rlEW8xn~jy}_$qp76T8#n8xK>kGjpNU_J--u>f z3*zyoB&M$_Ru?(3ivAJNJf|SHklaq>54eoS&2PwaMSgox9wd$s&le|(g`#<$A^t4M zi^L`3)uLH<1@Uf_yg~ex_#fgu;&$;t@e%P!@o907Xx3vv{(qMIo_Ij~n^-P>CkFLA zNfN7w>7sc)BH#Lwn~LUn34c!iWPe$G@*K&%#XNDi$oZj+UnCZbW<3}9FO*y+UMXHJ zayll{uN60mRlt7ZZ^O%d_jj zq)Wz3G~Xn=4 zJNzDy|HIw-otIyodG|Wzgd3kzbi`bkW;^X2U#plJ{;;Z7D;``!9qSY(^Lh|<_ z-{DwJvRGNHC1#2Z#3o|4*hcIub`^VyeZ)L*xOjm$PP|B*Ce9M)iHpT6#OuUW;(GCB zaf^6|xLv$od_;U)d{%rxd_{aid{5jja#}b0?HiHbrj!%KDq^~rDV`!W6;Bu2h#kbU z#U5fs{qYOsKVGb;KR!$T^TZ|MQn8{w`9}F~7Jnn&E$$E>5FZo&AX+{0-I8Aw-xU8M zekgLvG5hQ9A}2sow)*3o=1e&vaxydJwqg%4R~#S?7DtH}hy`Mi$Z7G+Z=raZc%^9d z!Z%3%wRoF&ulPIh58_iIr`I$8x5fS9C!*B@|A*ud1`8SA>V;c9@VfH1df?fT+l!q= zj*BvVj>rl6lt+ja^}{cc|1@#7IA7#Mex|=xTqCX%ZxOeMobS*04~jd*C&lN)7sXe^ zH$*B0F#TV}!(zEeT>*xti0NW2k(vVxKTT{cwimmI-NZiP0MY7+kCbfn#3x9mLIU%j zEiM(W5^oW$KKR{|w~3F5e-Npq!2CE)O;R6${8&6F9v1&0y7BW)6UB6~mRL`0AW~6*@jHuDRG{2n94U?w@i_b+)j#g7@8AC7NYRW-qTczECyIsQ z6mhP&P%INK7b|{`x6yZ94Tj_Q4?A7}{o(fQjh?Xg??n2;?K-sT1i1Pcw(MQU&-bvi#metD*+gRk$S;2+ zliyY*i;&AXjqa@wQam5yZU14f=K{uc!vo-j4W2pEF?c22P5T(1q^UsA43=~>LmQ!l zK}Zo?&(KZ`#E#4+Ae>-6p~FeYs zgiw=r;lRGmtBiN3I}r}?t2eP1+@VsV3z-yp1wvAYqb1=Qp~>laNR|9|{0kMOn?s0A zn>#T6MG^yia5|xj)87LEjY7#>m@PC#V%YR}XsRNoChuof)6zdOk<%RhYUG42N&gI} zwN&KYCvQwbe*N2V>d{XIf`?4}@cq+?t`?2&n6j`9#pW;^7$}GC5VKGoZ$cEMe+ zT7ttG8H0X8UtMahhUT7|7jVoph6}UX2nJ(XbSwythQ@0!!59JjN=Ke*+$Dxgb+p<} z1iqMmM<`*~moUr>Y{EPa^u-K+QNyH7!mH0P8)U{OjS#Y4CQ3|zgGsCzg!3R^l%h{^ zcG`q9#}v=FWb%x0QzMg#rWDMKG@IM0!)aqCPn#7fx#W^5Gb5NF60uV{#$e`$nfEch z?HKsCn0Cpuf))ki#utq#nl@p|tce9D3mY{|Uhf|=QcJP~G=OvD@-xG`eF z#M)NHbZY`n7$=B1YLWh@1gm5>3YJ6~HEP}HeB8lYH#YmFc!-%zauSng+P3!Z8sSZL z@}_mgrs|lPK1a{qImSGpsRdJK7TC=+yctH9%o;zXz`wo5Nlgy(byBPvoLh99*-gjk z;@DKApUY&R*mSsfJK5^^Y&df$;`62AQ||2auh^`(bI%-e?tmeEhIs$S4k;*^RXlch zyX?7h<)1TT(AfS(+^9?l6KXqZzE9SR* zz-%)}T4QcX5E{TT9&TL5v=c2DM#JYz81_W*S|Luwa{bQ``=p_tc|ihcI1h;V*M?;r zTFQB_whnNbckxqf<$Yo2!R^m)B=TEX=#a5x6+^ae22Dc4 zIbX&a8#V9H`OX0R@;B?v{AVP7=34y3rwH^Ru$0-~V4Rr-}E6xUs$B`2=Hk4J)%J;wE@R&#^r`Gvg-ceQm@%f>=Vz zZ-VI6Q{ch=@Cx-ioqQ=Ot z5?=Yu*aVuN3Yp^|JReBT2_rF;(9AJtLLw6DLw}x|X|#Uykh%c&(A-4n>|B%dn|5%Wd67CRSP;n(p@o88d&sY*&Zpd?q zazy0uqkM+gQaoGiA@&gmi2OKWx>4ddu|PD(1>w9;Gu{$$smS{+{ds>TH;9|Wt)e+z z27cEi6wlOFsZNHF6)|3SA|TPqMq zx*9^TFMT>r;{Q;>c;p%U9o=SaEerw8qYzGbjJ+04dJ$5580iT}!SDI6eMkPU!PI7L ztzaVJ2fLq7Uk(!mdrXBB+1(F+Gor-t6O195qZtYnFf<&x7*P|)!X28g5v5NdB!#x& zKSq>hr57Sqaw=kl=4d4>CwVC2&y}bVrFrS*^2CVJU`C!VQ6owV6gf5dE#wzkn9eo? z8ev4qj4)lA9)fozcRzf!P*ig`Y1}kq#}TEzbVT5j%G$X7w!q0NBbDX3{aHFsbZxv^v?1(gX6C%5OslpfxQSDm( zdkX*H^~;Eo=?DJfz3i6}CFtbL{1*@X{11;P*^PLA;)v32=cGoIe#GdFsZe|~)%aMH zPif5CnAIC~iVgJqYsZ^n*~Z2(jvmT7=Ib3cQ9}|liUk^7!T+t}NJq6FhiKY_g0W^# z*+QtkMc8@2j4|Oy%cKFxSV**nThpx_%)t7IneHiphIjz|PmVGD{5NSu|M44={m6G# znsy#y|MC1crUCvlp8f8v7>{8z|L!rSx%dp_muziVzE9Iq&V#jefYZr`ZD%VFw+%ZF zZhWf5Od0aqj6mkcKCt;+2)9kc$ZL?-M|8;8uwuy8&7g(oAif7#W5cGv!(VO$AEEES zkLA+emRoU*iTm|L5N?glkKZo-{5U|tS90c;0&DZ*H;hdKr*jbk7|$9Tb{#zY`K9^t z<0qTV?^d{N8s@?MfKFzNDT4g$aYL8K^5Z)x^J@i5!+r2Bt8m;H&TlM#yurw9Iupn+ zjP^-b9D-tbJ5M0q$&4|TBc81T)3UuZdtv?k(#+Q{H4w&lY!?n^?An0SX@*1}&>_RR z(U898IpyfwZt%>2Ke9IYrGYHdUTbhVozQ9B=#a7bS=rL>|H~NDPaR`A{wA;97!z*& z|Kc&GPB?%Z!|5rSZ(_(JB##k`#Azb$15CF>TrRE^D~>U3m%kljdRFqw;v3?-;z#0N zMSlCUyn14D@hq{gI7%!MXN#ATxW>&G6Loa}4Gjf%HL@|}|Jll+k6CncN7C8&@2 zm5Vr9-lVS?Zwg#Nrx|a;TJF>+O$eb z{+Ul?;t|87Cca6;3`c!2>_jlQ!bB#%XkY~~q5*6G>wA%mdGzEZ=8MTogd&Iik&m3P z#1KqavJreMD`p`C2N}k`VtEA`Fa5LU9>u{f3 z<2@%oj1-&iax(Lm%qmZ@LO3oGpR99)_y5^JBOIH5&zR9MFSC|M4PKe^13%6F@0h*B z_rv4OUE=NO-#B;aXTQi&UGM(<|HYV6Gt|Wz`@m@q5AW5~3*kH?e#3L@gmGvo4~FHl z#u|Quo#j2djF$}?0Lh5deBJVw z%Rz{p@MAmZZ`-j5ZhwC55fFi&H8yNMJpB3XM1FiXV1E8FrInCv8aU0G8H{I*4Z9W| z{`_|P^5Z9&t>3TVwrQ9Lb%%%fJghT{Fn@mUAU}KD(B-lGehW9#w1TC12;X~`Ryb}9 ze+bqeuOl*>&IB?Hqx}Oc4neWJo!b%bSYt}BD!z^P7UJ1D(2wn<;kUNG9h`r~{$oG? zS7S>2DffNEv4(Y{A$`qrxL0B~c=A=vd>eqwpJk#QF_VE#J3A(M`S`?`)0RVzf5n(m zW-MnfN5A;rF>k3J3S@tHhCLoPCo^v;g6QlMJ_k5&sUv8O$@jR=#$ztfif()@RhDe->K^7wop zXN$aVQ(hu271xPo3=rYG&oZ7F?En)gCwbQb{b@+vr^t>t$w^)zN6u4f+qQiqZcaRA z)LPS;PCQTPQ}4$3Bjza`U&k#S^>?Z5#l==C8q8DTo_^3QyB$I z3G!tjV0GMvB1Mn`Juw}(n<<17{=lvZCw&1aJ~?SWq#zf3k&as>me73=ef!bZ>bUXz zGc%IjG`WQKGS5(mk0Q)S;)*VbTwW%$+WzDr$@)L#0iZvI&YQSIS?w&NTNoY z86l!0f(WUsliP0voV*96vQ$s0jmcA4CwIVm_`emlGD~&OV_O24k;E#w1DP}c9k)FU z8??npC#mE11T%Pm|9;VN`$fm?|J;z#q_%DTDIK@t%t$)wl}2+_P@Hpo{kM}JI`FD} z)acSt#bT6!MaG7FPJX!QWJZ}{+5R6MU^2scX5Q7mX*?-5?)SfAqzDf*JZz3PR>aqb zf8SUUFNI(9+|b3w;9bF(Q}G|4-m!1pcAj_azm3-lK6INm9FXyNysWX`>-6(pOTCbx z_-qUbl^@Rs8tS>t!YivaEQ|K{ zqK(%Aneipv8XNCPc=*SQHX+`z#*1DY|q-WTzGOm?yX?D5ogB=3uQAv^no_mLwW=jJ~UefbL`-unN;K1e5` zeSEJmN}MQ85ziOrh!rBg)Un)h@g{M#Xx={{-Mn`IA5*;bLE`no^1l>c7Jn;#DDsD2 z=F1j)iuvNn;xw^L{Qt+fq2F*%Tfu$=uM>H{rOx{^xlY_DZWhh)LOSn%%=e7Q&&_}L z{^-lcxeXqA*l})O;&W6uX!sC+lBBPGfAq0`vpD4a(edvcn0({rmE}%-zw+>^%}vpo zjQZTh^xB2sK-L~!b(xxZuc{xxI5y&uH1ENBB3?Tfr6{u#!2x`@&4t7#`7swRxYWm z>^@1G%HEaaj@nz6b}&0Fd@wuwmtCPocS9eydr_{U+V{PNt!oUTq|*1%76A3DjYTe>sU z*vEAnyA_>L)T%zCF1PWfM~-BVLhIZ{=UC^!)*7@fV^X{>eoT3R*(W!CPE&T2GfVe!BR|9To#-!V17k=Lhj*an&K?f$H-^Kn0%_}+a)bKvSr4s8KY_D7fXvX z)2y8LVWL$9<@7w)`yH}onjc~^^4N^5iD-Y`dgRG8Q-Qb2dz% ziz{h;sEPGkFwAcO77N20Z9jf8^NjH2AF>4}`eidHpXAG?Wh0XC=V=Ot!O#lW|gJV;Ji)3dbX+T@`a(wHG2EJlgfAx}54oR9mBm?s@HbFx{0@K1ax{sB+wEsjY*>4i%R>?se4M^KvU@JMQ(A zFGGp;oci5eMfLksdC=V(cnlv$)$Q|G|94p706c-V=h@}n$TMyZ)$dWgi3j2us`PSp zZ)WBbuy^hIK=9SOss4bOZ+R7wz3}Tx$Jxl-8wxkKK8*66I7WE_(()dlp-vm|e*x7s zR6BEAe){V1TM5IA)#7E)jXPDJ4Dy6^5s1G=*T-C22e*4>@;nmSjaM0eKNomF;c zUENtv4_n^UbO$S7O`JQnCu?$?7;EVU(d^RE?w3~ar!T9*7B*FUZmT#B9+avASKZmD zA1r{ ziLfMRw~G!5D6OHiu_3O(WLeP zH67QOs#WF=0Tr1$cE{{|Q{A)DOS8^3?eCQ46q=d+@+fq}yMoRp26?+=As>$G5asB` zvYZ^ymc>Ntoa(Pf7Dkuz2fm)ni31?P0z$$jWll?O?m?b&)lQ1ZtuG`E z(B?e~3sjF!ra>5BlBW<%{-S%VpJ6KTB+fsx-ZzDJ5tw^wf)dLfvJ^P&`9-G@Pa_Xj zDkf~fX~}|tC5%~&8Mu14wM*G<{1vSq0(YN`p{LC1@_oW);rYJM;S5Z0_5c(eP4d$i zD{3!GP~ZiK6|+aD59yYmtolZi?+4N-A3&fH@?!+pCb+w{T4-kDJ#!NR_J()>!E-JR zCn)fn29!vG!qdJIO;GriuVg1E>_&h~@m_%64PECP;xh!#S-LDi0g;U72!Or5NE|>g zSt#&IM;6{GN{nc_ou6E28o|dT&$)b=Sv#3~jd;8BC}?*ua9G&YU*l-nE-`1u-el{~ zszfWl<2Si7L4l)V(Eh3f1x~wSc80<>1hk3ZJ|n&&LE(K9UqbjhkAq8rKh@$O*_}5v zvlqT?_IYV#g2FOisY+0|#aEUkDBOpD>Ij~zraB5Q7zIn+Q+N#lhl%jJ@>0Jm-}K{c z{~dBYum>j~xXyH%`9!|cZT#(0ya^R#aN}ZI`Q+2{7 zJDMBo?2phE*L-@Ps6XEdpk1X9%*JB;KtgpBSp}0R`>8moAe@bm z?kvVKKiv|P=S#1Gb;=b8+4!IN`R84br_$-h6vi$Nq+H^3Ln2eSyG00a#Lq^RISAG~ z<$efAVq@6>5I+RC(-4V&AbhbtRAn|==VKSH`ibd-x+N$VnA)Zh>|fqcNRF#AS9W2y z1ZBVGX~bIy%to>$IKG>!DX^26U^kxj^$4iWNgs4ng7PK=w3T?li02U75O9uFCn)Si zz_~}fjbKU-?vkMV0Rl=BO-3vs{(*qIT6KZ~((zZqrx0FVXx!t~6rMKm(+NI4;iRih zP~b&`laYAC#IJs`ngTB(oZJK-O>oz$PEhdgDrW^QtjDWMu;UvMaPkm$A$U$zb%Fw~ z8pH=Ko+r)4!z%{uB;G(U?Wf>hJSC|^e3m`cb%;MfrjS#RAbGfPN*clh3{GViaO;N< zHT!UO49G-I*Eu^1_!)V&nvEBMe@`nRm`am&OC?VkgSd+kFr>tuYk?)}neodnrj(fy znkho?oW<1%3UP!$%Trm4nUxm`KDbjg79+xJ^YNdT61tJ_Gfp9xnLCjxRKl)mxotXU31XB+MKX0-gn-|8JHI5Lh z2W>$NHab1kDQzA(}WU6q`f*&Km1ORem_+)eVe=UGJ~OF|Sn&>a7DI}-i2GY{{W8T>$pORnq{ne|zD^?8guBhzigkUB!f7E(YZeV=UAn$ax?cMwdfkN+3$-g#L$dt*h zoWwF8VNtU;myh&jA4pxbH(IKF{$*W^XJc7%w`=r>$IKax#jS>)U4A> z7cZ!sCsSxQP1vz+$rc!ID9u8i^4>}MXW6NQTI}G0iv!MF$-XhRn3HGHr3+^*K8Fo3 z-dBDPnmL+M^Gl`thS)*=5WzW%=FOk)u$LFkyZD02^1z(hjGTAz+~n-nN8~Ez-!zum z4xKh<@vO=@<)>fl%$>Jz*5%U{TrtlaJlo=_XozX>H)F!=DDG=PKO%mtBsbg#$F%9Y zvemVb>oTrSUzK)4_&eT>m^J&LYjSW;Nvr1C?>ZmG-MmJmVQK&5NF%K%v{Uz>@-UL zX46iG8nidMxBsr1_Sgrkm+j{~sJ0A5=R1hp7>Kaqg)Q>+&vcyA5$tC3U4V#Sy-i0s z&Q`p{W4(;G^GAm=pMy4efGxKcZ)l55+40v)zk)gRKJEw!adPnfwOw4X2>Zo`1iF9_*JG z_9Gi{+z;$}vR~Rk4m8`z#f7yOadxxyl7a4W-sp*bMr0o1a}ZcB?X%9Hy#c*&ULnqI z)}GZZgYo|fKO!8Cz-D{JkNR);5pmuT_J_Z*$5Y#p_!04?uH9(o7^{HPha#9hLub>^ z=r9j5`EwlKrD*2NSzMQ8=KPB;U5Ir;q|BN-_b`Q6&D{u@IH(VckBiTWAB+4EkNH-R zcrSm8^xLIxl764`Ez*A~{Y~k7Vaf8PIKgOdHVOS=>6b~bk-kd$8tLn#Zblw+3 zxc~99mcB$h*U1i|nHvT-9o*9JL#+SigXx2nexf)^oG4Ba&ll&272;BHxp~PR#fV#3ka@B99||jBXNZN!&p067MBZ{t@XvlD<{?&!zub`m56a zApOtM&AUk0F|RLRKZ0w9^_ZX0!K0}oy-@K(rH__APWoi&CDPBAK1cdR(icnT{D7?I zYUyU(Xy~=l&3e($ze^qca4(7T@kb=$e=hD7-&gwoNdHW1h0CAiTazf?jYRq5MEdkn zH|sfrXHw6=^`?0G)Uw<~(k~OM#qW@?e~b8t;t#v-GVJeF`T^ztSj>eDw&Qpbp-?-L&lF3&2q0MS6L#J-q*u^i?3&iG1#){yp)2k)H#M z|B?8N_?)<1+$qvqhWYo1Z;9`Ue-l3v|0(i;h2@Mp3z#LHzn(C@qiDwXLhmEpyrzTB z=R@W*9zvkGzk#C_&v%PVpCp?59dv$O|A#Pjov=~sy6ehB?q>4)485zo&z z=HDpNWre!AFM>an&ezwBH}^&G7t&uA`MJpSKZ@r52>pHO<~|Ai@6wyaFz+*nH}_4j zt@QR{H!&uf`zi7rC!ODESbn&8s%Y-3h(A;MRB^gEQ{-AcEdOnBiMUj(5m$=lK8yUf zN^cMw#Y675$VZ5qv|h|h@I#O)%z{+R!d;@jdr@u2uWBK-iF zKO(jj+lyVq9%4W7Sg}w%L8Sj6?VTG?Q2Zb9pCVsw&@R0l$@bzg;_>2G@idW6k<7n9 zyhOZIqzfd|SBZ3Xq`qGKu6VDwS$s^SPbBldDE>-(S)~6X)BhrJ-VN%Uvz4UhBkAG& zADJb#74yVyA{``|Z=g6-JW<4D_;1IGpgT=@`&{4hc|NA}zG8tmL>#Q=JHAy3&Q)T6 z>fq9^iw4G0^V<$P{QR~fhKv{#Guu~>HCg4q!by%b$-`R&j5TSyadTd6USr;dy77Hi z<+MGsWpC_Q|E;bW2Wv)m zxh;1?=hf-^<6(Dr$Bk{)jOv=Uzs6~IN2gjR-#PHTnzo6w+Pj^ji_&mHwy*DSM|gE~ zjaS?H_VC)Yby?-@%g!jDR(4}~U75E&d*igG$c$-C;fYS~2CNI79q$}p6JH;vo!4sI z`qSc}+cw7s#M^FkH@w#5Z2fJMQ@g!6{9tAI&zqy}^UY}wURC~NdFVE`{?hVL<1d<{ zeSY5D%6+XVvK484+zlMJu)Vp}gXssO=_u!-RG*B4(Tv@@_F#lf`;B{=N@|aayN#QR z+9j$VxjXLeofp5GqZlqM#poJ$)C;I#dviK!O7C-U*W`V#SN^>1Yi*16oskh;mwv~% zeW!+h-6_6rY})QlllSev?6$JZ+cItsZ%EtN>W-{hFVVUoeQmq4lCtOt(LvFn(P8fJ zNPYOW=$f?Ky*pahR)4(o2VK{9Z0xk5^TynUHf#G7t%sv=kD|Py&PAPW>wJ4|ZJX6y z){S{|PgC*MJxw!e_B73{?Zmd7l(V*N<9M(v4xj8k#b_S9Y|Kks+T-C!Re6Vh<{)P&bMkvcYmR6* zmsSSjsk${sF`P&3`_Q6`S>trR4s52nG^tkO?i^i~RQUiKWe>VD*s9N=wqD@4-=Z=C zck5^a1YdoKDqo!VYCawrqWs;%S8Jf6cQ?Rt8@@&O4>`sM{oykX^@opGr+GNWf5{5+ z^pK}hyd2W$BTr9wsnJ8d*Xbu8$ShBJ>)-LyO%-rH1GrXnH< zD$CIh<%lLYX5>i(Se!_1MSzbo@iBt&Xr_P+jJFL)mPbl*^II{MCh6%2Z^=#76nsNV zmL*b#rqLev%w)2=h)&wX8%J_G4-y=;2sN^p`~U$?orG_DshhAZ!;Tc&@_7(?7!zj^ zY+ssj+YQ^@HXfZc>F?hRdN$_x&3e3=0$=gKw-7$X5W4tEBtfBvuS63R`uj?Dg2HeF zIE4|TO+36tDfq5rQ;G2=e(|yd1>Q&lPGr5&ntllIuq0Bgj!;ym-CZ5%w7ZSdXqmCO z`tD>8vfCCKL&XG3qj!qzzEkF|Z!^7FO8C856+BX05Mj$~wfO%d1e~tHXLYo3B%$GJ588UhXg z(S%@zeaM)z3WBldaPA6!qt3U~>CSm|;puf@_Rog_{S(MEZ`195WCm=oUhYM@Gqo-} ztuAa2TQCoDnC;8jP-5yRt_x53dgbG${8!iC8?87N0mq-vMY=h7k!}uNq??l$DNpam zOv$r}4~$q!e1?GI?Iw7Pcq-xSeyBPI;aCKmAB2CvaQ|a(?KbgKh&K@6!7NS3iSxM+YmfmV5BkFjg84}9vhvT>-Cq%)10aey^So3%yw} zuUmev-Y53&>iQPRu*cmt$U=d|Jtgy>rGuuWdejZes(z zOY=`U9{#%CWh1@Jn0Hys{LlAV=NA^jo!6_14LuJ2y>R=*|E|5jp@WX|qWNA~%0j$VY*JwC{C^4eZt9jFV3+7;thgZ&P)?_Xh_R z-&tMi{SofBpeg;H6Uj&UrPzTUsAiOjY@JVFTzA;*!G8sPy$dS6&apn;+3Y<}fddB~M#R?-9A28u!=0tB>S?Pr7=d2ESI*9(lHY(LvU4=-5ja!|yfeWlA5}l&|g~(U%Mz zjE4VvUrztzvpf7vaZWzeT{r1yJbU4yITsqoQ{yk2a=Nv?wgF$+q$Bdzac!;`OJCY0 z#+%v9&X;V05v>34f(tI5H#cV5Vtkfo&B0ek{43P`H^K|H0e7?fC6`}RIcqjpx!7m9l`7{|;k=wXt8$i;KYPg%C!Z1d z!As;D?)-{AgPR`j>3F*Gw;`g1xpzb9g}{8czniUPKBjRy8i9|0UzKkF^0cfs_;G7L zgvTf!V77WR=)1O2h_Usa0vWHLliNdZ${LM)9T9`q6y`&n?K%^|mVxLDL*h0H+H6`G zbSpE7?>c_Uw-(xL+6?Hydf!Kf9zaE`m-TT!$VCXY3`FNAtsN&uL7Ppx5PHzw8-4v3 z1GJZkVC}7dY|B7&eg}Km6tvm2<-lWc4HdDgQCs%O3vZ^TKQ0nbE*O`TM_*F=wD|y+rDjx zurkxCkZ-un1hReHo<|7oNBF2zKch%;KiWaI=Q2cRGZN`PXE$3H8Q48%d>+m}M0P^F zwTCV+bq4LN!g<=u8UwApK$H=K@&5_GR=$f%ZDHekOFt8Tv%TbNp1Fc-8v7$~At2f_ zXFxEWXKHHmjOS!f=b4h)Je;{W?1A%_J(k)$(}O{sM7(ae2^^p~XX5_gM#6yFw&{}=NAT{?&EvVP;|1@em{b)Ki>B$3~i z`MX@HID^C?y;xjAB0p!WVZ8C%f_{_q)koUu@{N@Ir9|L3#6YYeU$XmrJpIiRJ!>phjQOme5K+qmwt`(Rnpf;N4J`O z;?=_bGUpM<>zq1n0fy$QC3OBWz<8c~B=1Y)NO7!qns}x-Rpggj<~QdRIA8j=#VbVK z^O^5j(VSndiF~QS_@l&Q!~$`MXlC?6zEh=770(vGCC(BTh!=^KVwHHcc&*4^U)YYdqB(D& z-!0vox6mJz{-n57d{O+R_^P;D{F7+>pke0&>E`@~-YordF~ai<@lmn8*h!3ud@;j( z=KKc-O6OY|#`EQ1Kd7`-vkj~G2=36XYCRU5)dO$j##h9-_G`}-K=kpok z9~3!v74;vBPl(ToFNntf8u?z4{<`=F@h{?gVw3n!(ZdHT>&Xza#aywg*i-B$9xEEZ zZInMj`bcrKc$#>I$lu&ppYh)Y=Sg26ULsy9E*DpbE&U5`SG@7(hP^wbe@}c!+${1} zKGtvj3}2G|EAch)bF{1T5 zoFv`)9UA{}l$)t|>xZ~ddWE=Dyi!~tUMJoxt`^sc8%6%s$@Uq)bMSHLPm0fpFN!%2a1EmQKIo*hdfRCIpQ4g0 z5Wg$lD?TGWC%z(Dzr#OEe@FaW^zfj>{m2yCh@Hf)qV+56FP%RLv)svIkvLwQEKU<= zh-Kme@glKOtP-yluN7|+YsIzV29du>vpv?2@F&u(AK~-Ttsmj9rN1J+A?_955v?C# zOaDPP!>=z*Z0SGPS@GRP{z%UD4H8F)CyQ~>`Vmf(evWv)I9t3>TqN>WciLYm-YDKG zHi(Vl_r&`}>@FNFQqMO~jXj+1h6D7ul}jBDLH7A4`NpL1gd_5&DjYtzU`UMHSNl^v ze>7X+e8HdUzRi7V`_?(D`mFC=+oxfA`JSd#H9hKT%DdM_4mxAIuI|y$cWt*d?n%!6 zvEB`lE_Fw(b`G3$_2_uJ_~d;Jp*>BNHJ#VI;xrV+>Uyj{YTb^el{L-*e9tNDS=(`S zWN_DpE^AxYWz|MkcUrTjX#jkI3Thw6EWh_7Jl+%nLtq#T7qo78yeYk)^Sb--zql!~ z9sWTNxpB^Xd(+jE4>%EoR?fkQx8ptMhVBh{bvxb*-LT`mbcDza-Q!5f%3M2>INUAyxOhJKWp64lwFHCd7;N@_cZl|r`69IpWo+1b~Ht|?r4hC zp4AkIJ{I5Byz9js@Yr(i*t##AUK@X*dDk^-VJqA%EfHRaGDn{jN3DG@OYB515n2b! zCMMFyP0VKQqdUf7HFG=K@KW=x0hw#v5p&}3C`;qKz?rKb-G%n|iLGtDuGjiKXgT)c zf|c>R;_Zrht_wZdwLD{8dgJ!y=f-qkE#oG{i(uusF`MG6<1g)tI<3mRb)m+s&99jB z(72!N%M5M65{J(=zY^|+5{{d`-dVc`eq_JTn!Im!L6>;O`kdNdWO)s_tH~eiW-X6!h5UBnjMJU!PwfqYug?0-1OCBcJeIkzP?ApH+UKXaA{AkJ{er_cYy9 zGqcCjk=;$<;$wIAXuxsya3+Qt#teVvwlPDVaeBGELizRN0oQeo8M1TqzBKoSjDlT= zDV*9AnFyb>DE!@`kBk`$ErhZjY#i9tWBn)2;Gz?Xden6?-fKP94QdK?Jqm%|YyIWD zX0MA#0j~;sMRZ@ESNq$yd#pPS9&*{M@@k4#mDbd*YN*+{YIhAiyBneP!3~OE`hpwW(gs3@b6G8KUv7FIYHs8x05{3jGlUqDwKuL?|=F!qKHehhTW2$>g+NxNtGX+J^WF!D&N#|Af@`BM7e3 z>N~7BPZjf9jbCwIpkm3U;=EwRT|zuV{EE8AX|a{=YQxY z;@oRTcR(ZYTYt_55HlVBBfso-RZ!yFbAOrg1gD(H;j&)ajXHU9lJoF&wWR}z}g9+lg*mPb1uYL z4!g1>dzyow{QB=U_5T_9{rY|V6Y8dZUvI@jZ0cuezS?sia5)mn)K8atQ~wYOte^He z*{t1Ie+e!42Y~0%aGKccE~5z^fMqPn1F)I`yYCSQoov=_JOIz9OpJy)0m1!|%kLe= z#2ePcL2II27EIWz#zbGlXh+UOalYGef8u^-cVr}z&5jgP;Eq(#gw5LBzrA-YMX?zO zBY6s%qxh8R#cPn+??qp~ox15oU%wx^)0sz+rTGBsKIdKuBc>OhM5?L$RSK+}_RKui zrUyS}X}<^SQG6qU`Z{jXw;44%2w=Ta) z7!!-EiR-P2bu?kK8WZ0)Cb~Y1qFWF~@hUT2@O#q*KS#3P1-`zUy6FO6-_PRaM0yOR z`EJ&I%U!_+@I?L$siq6sw}!wj=m(*b&1$+~1Y&R|KZ~L-AZ$%G;9b*zDM!e2|YuOJn>P`tQ1B`}2+;9X-8$EIDI&a+30_PMFU;HQRX<-rdPG>x*q> zGjHR%r?+?Uf!MYeCNCd|D>6Ij@tt;bloNoDPQSySzMS)w%L-g=oE&+4!wywDU%6B} zU%Au{!O6o}Uq?GZc_%x~c%GS%9Jjj8fyvCxWbJmwaz7_ace9h1clYNe$6V!Sr85C@ zm8T|TkNFd_^DvoTC=cgm&c_gVP;ce&OK!ZT;Xp@h#V0C!ekYR88u_Y;hA7AQWElwk zO|dD&#R$gpkOF^UfbaMF@GcJ}s9cwd2q&oAl8Q(-Q;zb+tRj)bW+-nU7=sjspdp#` zYfQ(C#jr_zG(rUK%8c!uU=v?JfGcDqLE#SwNrR{@xs8DYKWbuz5vLGp|K{pI-J7fP zU_^CqK5X5H?VUjJ%HoY9vjDE!oqXK%b^#A1R&$&n?Lpuq9u#(A9r z-eOQmPf*~~6_iMV0#BTP|9KBIv!7{oF_CI@gyL3H5|egQ;7;R|d#u{-J$B)-YUDE8 z5d5EjfZZop8tL~155#@dfs^3A!yX94_D6u?fY4ze<@{{D$0U~2h0m%BQ|56qWZ8#z zYmJ@4CI<7McC&q1JNXot?wnm0KBq2Bna?x4*!h|Il1cL$Ls^a4w*2c<)CLByCwrGu zIMY|QEvGOQ!R`X(Tl~bm%U^}S&)syVv@U#ZUHI!%du+fs9^w?}z-Ae}NR=l-*9 z?yu>KBj{J`+GEu`@T>&$b1zF!Sd4)Axe0%-uB=L|fl`kE$K`Os9#&J_?w?U~+?Z>9R>_P!b|L4=DtineFJl+7B;?99Adg`PbLW$OwbQJL9uVRP7y?1i zG}=dOMepEFKAvRVIK9Rj`k#s8k;QCm_!|h=7lLiVS#h^H!+40Hyt|yjG6Zxt!N!?* zbDuDWp(GQ?LBIeCH*ixsn>V!w5Yn8b^sA@Hdq3`+1m_nqe)SaCJjADZYHI2>cs4%* zcz;I|h))pAOx6_q+kEm&;NAHYvrAJ5-ks4CCFBYm479wln!-ABWQqyha2m}W{6~nu zbo#~VXfI{n$WblP*R zJqPJHgf@yd^)r1tdy{q;`S0v7eYCMtV(qkn+Sf#t2BQv>t3?B-@`A9pZd;o1|E>*8 zZ&6|3y0TXILBO*qu*ZyQ(JU4mgkbO8wlw4aT^s&@jOnJFe;ejSwlbhwJNbxXD{!!O zCOestGJePv87$PIoqWH*589UPWVTfZu)i&7pOOF0KGR!t%>+bEMQCaNOvLf_%8wAc zG49`)XS!~3wn*S+XQPKho-LJv_{Z6l>5Yplvau{5q05 zXA1_;CL4#_vn@$OZz7~S{vb3P&o}kA_;*agf3#VayvL0}T%}2-5182)#ZrL}b2f=3 z@o<3$+sHAa{(elqzZWFGwXlSew;d*V8Il`~!D)n=P-*L{Kpe9Kc7`pgHBre{F&9fl zaZ!D-1p{!yAB_;O!7pBn%5?rG)Uv_dP&aI0OP(v{Q_Do*AMe;9b|yj_1iSGHnu}15 zz$?ja?4Q>Vb|d@&fd}GkgnbD7W#I#aPY{|AK0^qhaz5blb<=PJ{_w+2EJI+|+s)d2 z17(7CY41Y>+WQAWI?7mk$3h-}P=LVS5QZY0f@ZnwvV>hKH9SFqs_zFvhAf! zyZvwXeFkjVeJ_W+5P_$J-K_n018olWDGw(5GzXz0LLLI&h4(<{i(uQ#zNLMhOjQVW z3-&GRU?0#X`}E6f^4QsSv%R!wH_kH`L*Ro6PtD+Ff5c(j<0ykwaZuY44)OcK;JI(c zn7`ymuS?*dVTSn4S+scG%sCfLTX50b{Bm~nS1qwY7mw6}9C&~=-R*4;xg&>qm&cCA z5WSvW>zKDBzZVDHVLV@(n1{iDb7Dpq>0vxz+gRl3YtHc6P2l1co%6j5VqSKB;TZ4Y zk&VZD9rCwgIgA>Y3vygv{UPK}9m+RXPk_AA#9vcAAM(FU{H-Q_uaP%Zmlh&nk5TTa zE`_|`$PLvK`a*fjDDN$&r8|tJ_m-D>edc?;SDb*T6Jw|+&Qd3`#?vMY8UlH%!|1W4 zgCLJ!{G?KhGwjoS)Nxq!qx&Rq!H?^@dmk;I;N9fLo<6Sd*g@Wbf|+KF;2F5pxu^3Ve)$Z$BlvGpU$1clm_H$8(6|Q*LQ*4k5&}Wv)Bx&@o(42Rr^iJB}zb1Ne@7T@W+W&>w`T5oI%H zP8~PR`KFA+!ycQ3CsG3tIUMopjHpWvpfjT-alLTJr8WP>p^&EIOx1^scnq!#Vl1{u z<$@mm_{qa84RYw9Le*(qtWsk&3s1mU&E&E6hlt`w^LZD{y!1%d0I|anFUKB0jIzqHrbqj--N-4 ze9Qi2V-flJa@etmTk$dT^~WNj$N&Gai1u@wj|be2M!;`pj{S(|tB&Ai^9?{G<#Z)7 zALm%Ln-#|(!j@qgJqzOat;}vV?G!`=qMhBSfIotEL_B`SHcz!|*O>^m3`A!+emral zL|Cz`MZS*k-uOcsmhd;5k6)02^)_HfYLSoivOewyxd_3Qf#`hP-Em?RwAr)^p$F~t zAM5*m(jI=*O4?fi*_MIm%3pr@7{4{_6Xph}v?QMe0HWVOm8{P-s1zOl+`hy6;eA)Qj;}RCo#x#b<5O7W< zzolJ`e1nyTU>6;2_x3}_ z9-0rb7Gn=_tHzd&@Sj*y;#AtfeIqXNjRSSQxFqL^-ximO%fuVRTg3I^CUJ}Sl*n_M zc3%K2YQvLF&`Q*1Iq4^kb!u5XXz>i1S4=rU-UcO22_b`FiPVrQa?6e(8@% ze~Lu^{7l@X_}9fhi~RkV`Q8@~86yPeiuO3?xj%NTh@+$*OCo&)iSj3laT4vELZaN+ z(q~DZFZ~kfcC3$CLjrbgReXbZr+5#E^asSBh);U*}a?DQ@H!Aj<8S8`kx=BBpgg!v}FzIv!;y>1K{_*r}n8ax2ApdrCi6`atO?N-rYO{_$d|;%AB97VTJ^CCax<@pew{>lI&1 zqW<+t-z5D(>1J+kq?Dee~!DE(vcUy3(#dEt`4%dEsp8F?-Kg(+>9;7~9m;o?;_sEdMf#7W zKP&x3683j0{`ZRCD}BFoGbcCleWG|5`^f!FC(({v66u|#_aza`+}ubXA{`%ZroVB! zFy!+q`=8HMBwa^I^DY}aUV5R(=Rl^96pO_1VzF2v&K1i=KEt#86488~L$8s3v$$H^ zDBdOhKzvl(Dn2jn5O;}x68|E8B>r9GLm}H^KJP(#wNvjd_7(e!=JOuugQbrYM~kP6 zlf;%|yXl@t`y6XQt`M&iZxPps>%@)X!{Qc^0|{v7DRG;)UHpysJCVO3Fh74sAUW=V z{7B@xdg|tVJ;>>nsb`6NZ%v)=!%2?wAkAC`;IY#4#bF{R2WGw^alB~PjNvTEOy|3F zlJC>WMWTHkS}uKsc%yi$*dR8FE!T=M@5W)5-^*zK=OP_gslP0~CcZ72=Od&yN&lzV za_lyJS!jn|5+p}8kVlDjjJA1BLi`xT$3?To7UHK#pDE4}7m5|)GOLWv-Az( zo#OY!M?{XYVEcB6E!TGWtKtuepNjty4_SK)b~=WAdtF41+MxZRVqBacP7}`&%fz{& z9Yb9y{VMTlvE|rljtXIYcFeSWj{2G6cZlYB3i-)PeK1w`oF|9#L<2$ z(L7Ht?czG|PSLK(@{n{pmYPF?P^H62EFK7LFBS`M-;wi=LiS zvPAP-hJ2l*cNP1HM~fV5M0@7>3_Ml(IB}v_ESl#vKN0zUkoKP!cZj>h-QpYKJED26L%9#7eNuMop7zOh!5|@Zqh|5Lu{D*uuN;l7c(AP^h z&wuE;?Z)ISzEn2dTvWw1DiBY#}vpgw%tH|MFOn+76a4zcah#Ve9 z{U0KShf!}W+BH~W(m5`S>BGg*Vv)$fVN5R-=ZfVbM~5-JM&uwd>bHp-#5+Zf9b@_r zMUEV!zD?v%G3t9oju@l3z4J7sJ|g{ z)EM=@i5w?Jo!_ZQ4i_Uki5xXX{aBG>#;Bhxa!?obvqTOOqh2m@kQntVMGgz2ev8P_ zVbt#uIV6nw4@HgxqrO9YRopFdxEIsk7dfzt`sX5te^Jj7InaxGp~%r))VZ<)d5$<; zuH*piX`Nglf|9xMhgjoFNX2VaxBQ zF~#>43q<^cWb(KCzB*d*MdEmIqS*5LYpLRAh-Knjv0PjzR*02im1w``u9AL}SS!|x z4Pv9XNxWOUPkcz+EIuYaETi>_)n2P$nkm&ixDv@W{bIEp4d%{iG9WXB7FℑQw05OK8F@;$*s#g~dR#FN#| zT%LdUeK}9(VbZ5#n3=lgE7w9REF3hXAja*h=kCd4CHP5vh(UkU>92*>usOH3Bj)bO z#T+m39@EQnH*{=>)_uRc^=*TTY9iUUw_Dv|P5U~mZiY3|hK)|!mE$ZhGjr`2YxO<$K))xP44s%aHBR@GJfvg(zJv<+$N z(>7){bgjCmDpcp)_EEPVR$<8Ff!wPx8_n9{Ev?s0+_GRx<_7mR%tsRK5PviN=lGxE zv*QoN>ppdg8$Wew&aZ0x)U62JzOl-?J-0bh-}q^$EU(#lBCpwfAg?*C|LaxZHQCJ> zqeJW3HK(^~*PQW$x3*+Uf?ipvev%$NSk<%BFv0a<28DF zXZ~Yl)B9U?Y{~xAJ+6I|+ja6kRyAF)B@b3}Q1|42T-!8x%cEm*nj;TD-~P_7$hx%k z85`0!w!(}v?{&tSXBHzI|OVQ%<+ck1{f&A7w;WG=(;; zX!5p(2Zv7x4+;-;ho{wL+!k4retRp-cQf$^oz}Kr*KR{}V~2(tG1ra1ep>rA?QVjgzotoJr#6K2%eyr*d*X2>bRd_5(#-J0B!A_(dGv(l!- z2V+gO_Mf_EwENV}dT>l`v(x+UyPh03dEc8k=?C5P&_@}eR!#14Z|#b1*aMsMilVn= zH{@ zM!bVO@mRcjRqKjxRZXhcP<3;~o~j)c?r_@VJUjAkKNL>r zSY;wp|9CMwp{~3(FgMU8$l<|bkZ~RO@2E*k2&En5b?fmW?#IF3UMS-dCimpOVHCY^ znz_c!3*h0`n3xQcHIl}gn-|IW5RrBknsA1B<9jmm9diu+hdMCR31cYI;no{kLXk<{ zsq-mLW9%5V-wS7O?n^ZEePcO%hlvaiBO+nW#FEAj%2CKCV z#QJ%7Y1)i`;lkt$GF|(nU&yUozTR}lL4?N) zL~ia?I0Rg+El%Nh#AIE?T&K~_T&g!R*LbQPLKa{3x~IR4$PtjDY=m3P)C#I>ggb>Q zr;ClYg5XZ2`YcqlS{tgu{TX$&=ENyRIi-gOyeohGr&FVYvm=xOUrF zw8^(^X6?4KsV%}O61|!ApOXjmH&oXo)vHvTi#DT_TgpA-&t6>0 z?OZCHe=f=gDqp>qYH3pCFG1`Bhp%#@e82C$%TjkDzU@k8Gpf^ucXz(V_4Djw9n~&MdU~OQtsH=-4&iaPa#&Sy`uKdDz*oL|9Ez7BksE`u~e7&e;h9+G>IT ztW$@_f5u|hQ6lcG%G^{$C_$w>72zeQ{0Plak#NF1d->HBaXbOXKwwZR z!C@4hv#dHn;S@ift)u$}Mn0OQB4N(ocu&O$PD0Hq379US=`qH{xhh~_u6uvrzxtvy z&=;kFzMxUFb;17_0>-@%jK{$LVhsGJ$VXEQVXCjDz~@e6BiI%bZyN<=b2VF)Z(4OW zF$lqPE~`#Z@LPNK1c;ZJc;v5zu+AzJHX@(~;w}@91)3<_L7V$g+ zhMl?z3fp`ol%TNPSG)uT{?cOxPgCGofy%I#X6u3fryyXkK9TB(2t{@y_VKZ5+n;7G z0o$P_1-Z<2EdGx~fNg@M(O}zAIMF7upE6DDX309gpQ?iWRBHPP=Ky<&6+ukx^;B3j z+ZFh~909cvr}zhERrMGMaRlrRvCxPmwg=JRRn?|E{w+hOK|ogGLjLTLrC;Mz)89+L4kXNcySX13pyGx8lIkUB_t;SfGo-#K5NJ`b4Qs<>gop&UqcqZXOCD@l3 z#!s*d5lb`}(ac@o@7avQneBn{ywl)rG2Y&BIN+aodEa8Z*;o8qj&KtKjt{~9#pQHg zH3k28u3lM9fsdQGa0s>pnN}vRIVcaA1@`?_-ffIA7&cq#gh+n$rlO{Q zG1qxtjGAGiQXh;{Z4_Ug@Z3&w7CXcGB`7i%&K{ei8wA8)3!DG^$Ih`EugPTyH3%ya z>=uk$6^O5eT#vvrvoR1KjN255?}xhBtb7DEEw}~SaUs$|<_tW-p^4v&k%(UyK$#kv zI4u8vv-sdI94tPFWdo~X{g3jN#Cl;ZKW`p@v4|Lmh{Xgiih1pgJnuuVN97q<@ULBd z&))q|pjXdc1N(WE^S$Uu@8bL+7|qzTCzb@ns)63pd@MiM2g?Y;SUw}>akWA4!h9?` z7~`6OsIxNWb%-(V608=OnGe&gkUSyg4UO^tkl4UM1CRA4;0tQ3I3~zNKIT6&&QH6atbP$6s ziNMN(-h~)l87n-_yI_JhV1C!5x*ioN_geq-yz$=Z`u=97|~w*~P(OhyN$*6KXt|8F=@lYY%?Kz%rgh zmki@zHros|E_sfn2G0%qvb73>Ya61d8QS;F8Vh;o@WJGG#{bW+Nr(Z)^A{|hdC4#? zO8AXip3uB{`LZ#Ays;m4OdvmHzW$iNVc+y2fmlippUr%f@Hc*84{rAJu@@ql5ASx& z)-oT{xE+mvH#lFJZvgVNtaq=i3~Bb!;8f)U%$AD=&~MOgwqCwWg&Rh4>)##iKt7J| z;#*$YW4riD*Or0k(D(gg3fgSiOz2i-(rUb*>m8`TrtyI(5bYGie18ho%ld4+7elsX zAUcm`J5G#(Hkv9`HG&1@~ijpr6sy;&ZPG2X2^Ry@8>}Ks*-7*;epBN9wW0l%? z)Kc4jV>}@HmHpvw?D5ogBx@1oB0Kwp_w_@^1M>N!#c)9UHp2T`2q!AfdHTz+e$xEV z1DbURv$PH&GV$vf(^1s$6mhIrEb=uD^UW475G%#Y#p}eI#d`5B@m_I@_>{O!d_~+V zz9W7h{*U-i(M9L5U9H8=BEL8@-uxB~PLw`dTqIsb;>LM}xSYhv%P(6bXV#{jg!H?m zKP=s>--h(3q(7_l?b3Hi|Go6R()USk68Ykp_3>*x*;_Qf#X~RZ8biJ4!eAH*gDxy5+Y-0VrNz{L|^uZ+3&3b7_H$M1CH|wN9H)9u(K12C0P4{W zrWWM;DCRS7Yr$is^XE&(o9hcKl0IH67E8n#VwqSWR*F}O)#7)=Tf{rW_2OOPJ>m~U zb3LLxPfFh^e${%4X2}PX`?K=DFCGv-75^oMd0r!bL~JK=#SzBy^(q+?j~0&;`9g;2 z{EdkmC5{!%b&mLA>F0{y66cHNdPhEUorC=Onf6wS=6Z)-C*54{&^Jjp*FE%>V{**( zj`$apZ-=-`+%3K#z9qgZnlZ~L|B>{6ihL+w`!d8V(T>gOD80LA$LjDmZ%@)>Hhh^4%+PPF335BJy{5>Mx3~ zh`$v%Zzz6MgH>7{3nPfi>HdGi<88&#B)XZ z3b6b|;-%u{q8;mVt@NA4)#6%lgZMqsjsChFWxAw z5pNeah4*NAqw`0R^l)gs1U8JK9+w-8f zMf{QYjQE`RlK3m}b@314U&Qys55-SJGj<&Hx%lqFdLv>~Y&pirj3Gz90ZJb%4iiU- zW5tPLv3QO+U7RbHiH+|AhqwLx&EH#fA?m@FR}ENBAaw8OCd}AqFWQ z;fHvsO=!v|kgc?Os=nH55xWbzGZM7w&#ekIaLS%t&FU`rJEq zH1*w-xjK?)wJvKt*C#xsybIO@?Yrr^=8$_{Q+P&n^@`^3gYbY|a&lSQx?Fgu4&S_@ zIjv80U3T5%eP=`_@B7mgzv~n)3hy5i-2t!FcB}7$JT~kMyb3iAfCuZ0P3OgT#j);T z+uvao(9@g3XVf%D#$D6wJosLxG^{qc|B~=+?&_N6^l>%KQFrpbzg&^NdV43V(zz)e zD_dr7%BXiorSG2*#wwkgL$^iupAn7h9~bfVpPK&auG#Ui@yy0niJZ0J_o7Z@SY(Jh zqSYOl^*O6=+tqzthsKVHSDbD|J&QWjcf13uJZ{2jKy8oT*#UNATeH^fYI163G=X&CCEC@#@j1lK>Jiz0n$v3kI4^f+R$@i`iFi-03A*TwCOnljg|9?wZ*WIk z*PMBQv;VY=%>Acl{%u!ryklZ`Sr2)@j)gz;BlK(Kv!XdhVV54GyeBv(_%SBh{=*83 zW{kNTnU5$etJoEpJo8GS-{~eM<7U7+iSjVM!VHDeu3#SXwQ2Z8CMJX5&Adk`PcmQ6 zB5CGZKqTWG#L1bJ3nDVxQ7k=_Z%ND|i{7cc5Io~jJ7zXT1T4>3iT|lJ6zLm@H59j* z$S{9shIS1srIkU3r|LaG+Gmtkx=#Y>;eGg@5e+YHI|^kZd|D4zwq1|NP#-746F7Wn z+Yrt62}c$%^)jguCynnS!b{uI7pRrX$pT#ZzBmr&FW~0#O9H)CPouzZzFF&;Ydj5} zNp%x*olf<~R1ZRMCp-d?Umv5a-kr$QV-TXO-kn5s4uWwoJ(Jo7qh08@ld190M8C(9 z#oV{mRHr3XejSMNp!=zdsg6sg@}WBV5Y;Ix3+G%X%3rm8bt+Zfmwc5^piy?1JC!Yd zfhrG&JB=z|l1Ia6kFWCat~HuiLc29k(DghpZP@K!;@6pS<@ACso?q(M*%q#!^ry@S zI(SB~=v12%vrdBRCx=P4O0FxF)nZ+#Osy*g6MQDabFK9%rHW$_RPE|j%G~A%d^LGe zz(hc-n*b*gl2yS)r_@#nGo`jz7YM8d`%W-B8o#RAmP1FasGA=ofDLM}@+@SIc!oDB>boeW+yT zdlmWk-^Xh+f&N~3F|RzvS<|cX`@^N{7dnvh`i=DNug>>&!y)TFIA*=+Y{Mk)u|l?iZeMT} ztBMU`1!ym-uYeNGpN?UZm>b_~7lS7lCdcoA8n3RN&=cO0t_wdSGxhahPlJJWfaamy z8FbMy4p|pmJg=&<&@mX~%=b0lKkI+%m}NY&=Fhow@!~?qV30riw`p`>dhjn!kA8?3 zR%&wgL!$jj>z7o{x?tW|_-dgu%>H~+rk-zkcv3!QgA1J_^ToQr@7k7@aM&DwdU*P< zB`2Xbhj!4{n%urZll#+_>Ext$m=SdRg8qAEB6~~|KaGcH3EmWr9eZM|KaWkxqD2dr z#O5zr96NRDq}aHNX3v{Dci!As@!~~u<}F#WXz`L`VngzW=MRYuD!}W4VS`SH^-TZ4o9>i_zUzv>e#Cbfvkeg~{Et1%*@g(_GvBYlmid^*?P!Du!dK-R zfIKbht+z&yWhrj_4Q?Eq6;S{v7ecZMq1oxvU&@b(gX7_`yEbX}r(Rm2=_E6Af`-}{9mopI#KLv>F zgm`|9r#%!kbq4J%L&p^&-fq^O)h&bZ{|Ub=wkx&SUh!l88-7{*O2Gc`H}-gHI}*RF z?#RwQ;XVEkzpTLR`3nwOfi%{}d*1(vuNLoF^qJv#NAkN2IZB-P|FHKa@KIHFANRd; zC&`3Nl3@=Ja99Pz7!p8Gs(?5uf`nBBDj zXkDmP3u>*lYSmg$Vl61uXsCUEzjJ?QW{9}-(f4`ZK9Bd4lkfST^FQl7cRO%Z`39|vmPtrGh;yDZ$7^uN9E5xW9Ih+$$cc-FXAOXZGg^?xH0c|T>nv0amR6d0P%N65!Z=Jig0-j~RMBD;Pmj}|#^it_ix zS>i?FWg`2}skc&GEv^%97Jnq(F5WLbBt9lSDLyAYFY@!7>AWs}AbuqNQ{=}k^|*cl zX~qVE{4IfU8tmb+=E&|?QV z!~am+DsB^hE}C`2 z$2$E(vR%KJzw0o)u-IH|EjAwG)I;vai+x1yrNnqn74gfek@-Ur-N%dH7pIBE;v8|2 zc$v6dTp`-APB%-g7Pp97#ckrx#QR15G{yWpEjAwW^t#;b*rz(le;4^-!SF$`@t7yG zzXbep<==2t~$`FA@osBLzDWp4dG978&VFZ*X=(!Shu%due>1hTT<5r%Abw}svpF-ggfe; zsa;kFD}tLItPc!&us(I?vlt_gxg(_kO9fvN}VgHutCvb4&ShP1=T z+s7#lp%0w8_XY+whCj>>r!|BRW++6U?#FWxRLPkTVuC9Ne!EMNG@D4f%(~jvL@aoTie_`C=JCJ{dNJA_s4dH(04M_^;hhuJA^ z-Ma&@pwz(t@)1PZX${_??FjEyq;13~45S>{j@nDdI&2>WcOa+vh`H3yLCVJ|b?@{I zG^E!v_sj`n^y>DVn2z(pvlnPc`2^>uPoN2`AyAKUgptDbXOZWWy1Krvq4YtVRj(oSaI+meD=01U&;lh4ZTHGk>)z?- zH3UCEK1jinrNUvrY-2qPB+x=770_y%! zXvWqcEb7|vP_EQWh%$7F$x*N2;A(&Vffty;}kmqhixzKf@K#xjt}l zN{w69uRgFjr4p^`P_QBJ5w46+f(`DcsGGyVh7`1&{U@=6!G;jzj89Ci8qz)rHaLfZ z6>c?49Yov9U|x{FKvff74|RLfOwCh1{kEV{2o9 z^85D;i9NPIIHXBUMs>K>+x+x?Z*Ztz5F5p~rv?v(f=wzjD#9B|4mH2)wfY&Q7*&K8 zGGXV){ky!)L#u~A3;9{dtv6zYxU@5NXIAB4v`v5Lj4gxSmcYS4i1q0n{MW#;*ns-L zaSzlx5!?lwt@Tc{8QNI$9gzn2K>7~0eiy9>b?C8uYcB{T0n-+_#?t~ia zTOSzNZAWT@_YqdWJB0JF17+>!)xBNF5Db|Udv}j}D$CllK9KR`p0*mF6O0XsUB9nc zRZ2P6*Xz6QcJ$HURR~AWJrnPcE+-}MW94PznD~crI*;+4$qn(-(`$`?fv!XNKaj!| z3Ow_L*lnzFN#p0I*OB%UXYqe9g@e;Q^ETgqsc}hT_fsI0GR+{ZBN9)H(`f<8<2$_9 z_eA)6d=2&boki;)x(=R1D+j)NL*_DqV48U|c0=iK!^oTfv;x5()gbY0GG!d>SY2*2 zkTRe4689b;K2GOCf1D2AD1)=JZ-*Dh>F~i7yeK|Shwrb!ixcB?_#GIWqj5S}5ZqIc zGTtxoeCL7d$seb4DlPna%Xp4jgP1{ntYz?v+#O8u4T^k`cZWO-D}TKWGkJF?efeb_ zX7cXo6t9CZ<8)$_9yJmM!JJ|IpcQ_Ns^{>#YChi4!e=ldBMwB?!kyy2+}R*}T->)A zp4j2P(sv}oatv;GVqBbvM|rq_%Ep%?O8Lc#AwN_;Op%51Meh9*9uOBf%#uSvF~*0= zT#-G@&jMfUjgR8+ptvvBM-THK(2@1~j&oyd)_m&3GVjTpV_sn;B*#@92Vzf>J}67h8wQKxrY$B0hkaX9XRnHJZ( ziFzaBdPa02)OiMmZ|;74>!>$3u4hCiLY>_(+(E?GTSL9;<9bGPA}_*`7w0Q+y(_85 z1;_m|7}1GP=T(>#o^Dgt`P6#~dSO#1M*J&8Cz69I%Z1_Fc(&2qNnJlaV|5~I*F#`9 z+rZa(D4}DlPK3XI^9%cuxXxn<9bJ>oGuLmQZ4$+D1fZlyDy`k&p z?TJL*jMa%e2>(Z5_-5_vyqnN5Rwwcp{GWum5;|C^6b&%bj0tRND&DvI3mMkNbG3`H za9MW0lty$S?<4RBFu#rK-Ala{@!T8nW|MpNS+T#Jd$;)|{XKObjmK$3C(<1{><4Ja zYun`R@6>xSu4hCiG7vh0V9d&qM(;K1?ThOf(TPxJD9rqLe6LXNQ|S3MY{X3TjyaLx z(Bpil4RPJ~sM{Bwez}e4L@tHS6)+sz@8_|BdS}MAWNLX5l>D0Z zWhYXJn5tm7TZpgO(r9wEcwf_(akWB=^CAbtHJckvt|RYj`ZBIVXuS+GJ+2uvnm>$d z`ZBIWXuS&agSe(+H1CaT`mz(*3$6EI?vHCmjOJ5uO<#7h_zZn5uGPtC{V}fP%T87q zv^?Br{W1?QTA#+XeA&s`3N7yA=4*8`TG_atHZ!f&mrvmRHNxE}^I$mg-q$|SXpe`l zUpv0+L^#)r^SrK(YxXsov*Vh+>_j*_bQsK?am}7ab6H%|mvMK2);Tb*#5MDb=1tJ_ z^Xkh#g6u@7IT|Jn&k8@Ug+}|gacy5VJ10jTf#zc{edF50jCNYKjoX*oLUtlgL-RQp z?&{&kJ<({-fUjQ3@Up>kZ`?nENc&VhL<9`{@mq7HHUXV;fM zqijO@a#Ow{MamJf5{CPN`03qbLi-_odpDy=ttyyyc=Gx6QeiatE1#b`U&g%vTF=0o z9@o6vXkHiB^kqD|p|u-kQC#y*qge$_KL@`2Q|6%gOVIoyjGy{LM)SqErZ4ZKCf-eN zMT{-}cMN3yq6KQ3y3Je{zuqM+Qj5Ada>d%_87|dO7hhvIG~c~B$`|U1qZzCk4o&|r z9S%Jjx)@SCoZJY5v9DXWxMnSdR}&6cf)+v-L??|ZDkBB+kBmD@^eI8^4g5*yI?*pMw?8EQg~A{26aa>(t;ArnI~ZB?4+K0w%d z6U{_|FFYO||FyL6Z2>~CmX`g#kXlO%pB(TB)zWeSjO$FC0W3Dw$;2{a9Yf%hLwnKk zT3S+JFs_`Zg+0C)AiEW~%UDMf&%r5ip9L%Ux z7RWEfy3!I`3Y_Fp(~N9MhIBLPCFXyJQ@dU6 zbTU`8iWfoa<4q)o(+4U7R9$3MS)-k5`CaiT48{-hW%WK&{PAm1F4lcZ=hEeVFh3on za0ybNR~1YfotC4hBvr{3$UA?uXy;t%_?k;aMCVscr&=nkhG~t#EzIU6Hk($VQRVG` zE}B2F6Q-rJL~;7T5%VHs^egL@7ek}EZGn0n4Z}5JSG(>MsVLb#^Xd1SuH4aNv z6=^yXwU;8swJ>QIz+*Ics+q+!m8{mL8IKfknj_IJ$0oJQ!^`c}hw}2ed)%C(QM`Xd zkvfK{^J>})g9d+ixvhC4u-5K{!3h3DU5saoVlIq|%?{%Ed`8AFBh8Q!R9Bh{Bp*Ts zN`IMyI$nZ0X8%z+4AzR}Rg(+TQkS`ZwijE?p76?p!9_*z0y5FkvctHKBMw=2TN1=< zFDs*;l>L<@iR_O#O7_{jUxLYI&7>}2PEZcC`~7fa&Jj01Y?y0UlT!SGcrQgbQ#-T?oz=!*66*S-Nvfq(w=QCQ5fiaQ>F1BC#xZbQ5nI>$!>G z=O$7=H#v27u;AXsBJo#joUCdL828g}eMFmBXwJlHo(X2|Ws`!*;F+d;MTr!Ol2h=@ zSHwagdX|sS?HOy7Be4HqEJ~E{hzPowERJWQEZUK|!c8(2Eo32DH9h&uH7=Y)q~^l$ zZx`cju5w`M1cSOF_96#(F_}QJ44mU-%R+Y>j4v$tCfFEaGz`2alid*vRkyX|Ojyo= z!L+imTzHsvzIo#e5&qj4=78AvO&~;Ij>OGm6f2G8fqz*EEvzrx@CjXn50uctl0vC8 zsUAn$Co5(!ZH4zECjC(aZzyK23De(i+{Y5EdBpNS(xo}d&y)Xp;h)1Xi4$~`3-{cF z?-4D`4?8yDdz5?D7oB=P?D$03_&H3})r5p^{8S};CnbE3xRm{vCnkKq-h05Y%fFsR+kin_ zN=JKnwEp%I#6^O~wT?y)M@9+%l_l1nk$%au)vDRJ@r?SsQ~XlmP1(w1iWBb8W_$E8i)8udq%>oc3?$<=Lj1xS7XG zkn~z;wb&2je=x>x6+7Ux6Xpxvvu()4S4+Ioj{Z$!1LVSjYYGP<*TDy@JyyeV1I%ui z=dB~S6XtOky1fWvk6E}yT?E5HkPBe!!FNCosC^ygtt9sqNPHE{T9_OCjF=!Fz|N0W zT!Rj;JbN^OJqv~}d^t((QP{h{bc5-cDD(f#xstv6extdP zk2#nti6!AXW8NXBEn<=QZeF+0Hg9&ci`P7Qtan}>rY82J*VL%j6|*HT%JXvaymRxs z9(f)nOk&#PT+D*(nTHTudmdVOdHI{=TX9Y$!u2fla(%D)dF{H>voOz_ zH^FO$W%Q$7d#=UbyU;skp!Y03b1LxW+bnuEmeVivIz+t-%xd~)M!mLq-ds+=^mamN zaFhv8&O5>D3`5nQl|;Ql1RI{`^~uAk_TIyAcnLo*{18(xmk#qfMaOx&@ZI+SL`<*5 ztjk@9=SNUFDG`w$nYRHtC?ty7GS6!Pi&?fG1)74G^Ss|9n)L`6&10tEa3Krn{RZ*f zkC2_Bs8(;B$!k}?2BJN^)~HM5e;{`R@Xm+Oj5`LfuDYRW=9~IjJg~r9Iz-u+kn}nE=^~`85)Q;DF z7|%=uTNPY1kY@uKXn_f??=R2uHn>r54yKuMGA!n_MrlK4Fe&wK@V(BB78Ih|@bB*s zE8T(KjHs784D(l4_U_%O!^B?9PBBk$KDI*O-UgTD9oMH|kcWA;*?GM%88**r$97SG zmc>l8i1x)~+kyhjneEIHUBR+ zaLk35I zu~uTXF4Vt`DYj;IF52QZooVYgZhyY@yu}6o88dG&KHv-I-SY8%)Ook;Km6wNZgKkZ zFuyo&#>@+rTsUR+yjk-d*{5A_0j3ov`_7p^Jz1QFxyPK`oD}}^E^}tjn`vWQw0NPD zH+}xxxifKF$irObJgjuEaP|dD79SbQtcBC&&P;yA`6_!mDDZ6z!ynAiN3^hSWF6r^ zJ^KdLSdV@@j)lQb>tCtY3p$O{O@1A-Z=l1Z2bhCn*6+aYnf9>h#^8XTv*X9xz43Yo zy;g8R5c6`&eDST@hJn?2DT3F@BnN9PZlw2iQ^W&f534r=4$0{r9*Ctu5GT`RdMpQd z8H^1BtMhIr$BELS!}=|PoE+bKBk;pC+!!BzmX61_7Iqs3Rwuo)zkCkuJgna;*puTs zjQH~5$@qBf*!)!|g@M&Mi1@nNlaS=M5%%QxdX4nU$M`s8!p65%Ve&y9t-AXo>wL-2 zAM^M#7}Dx_$6@4`Rgxe5ABI8OTVTBwL$A;ZAa!``hOu_aTcOvV79F-o&p=KtM<0|U z0ymbUIgBj_Pq}ULusUxbzSn5cVbdb*wL-5_6o~cQ8un%|jF0g%&E)vD_x^6)tzYA) z7#;u4yj$Kgjy~_!yty2?F+zOaEpFX7c+dML^KRL$IG^)$k@qUf>~$a~i?hXf;+5hG zagDe^NQa}+l9-jd88_Br2+T_j|K+*5F4 zp&q+Pn7&y<9q}9^xrhAoB%eeg{3+rYavwz^p7D||kpC=^W5F5!

    S91T2^q!N<5p9fzquR)Qaz98SzK?-a~yj8B@dPVnc^t9Pa>f=Rq{oW7m$c= zv1ryDNBY;v{{|BBM)_BZx5?eCHI8`imAsQgJ^n`WizNJCk-V2gdi%u><^CB7Jr84b znO=m1UJJ3k+`E&|J6`fh@;^m9L++zV=$W;{5#J2?7mJrjZ<+M2mVBf9%f-!dznw&U zW{q&f_W)&-^HKRfBmX^;&065_-zV9u0gmt=OAg|Nnc*`@#Fs$t&c)O1w$#RV4IkC2y1ecJUW-f1HHgZzR7cx$zp` z`{e(D{6Ch=urwhOgy||dUvfVZ`X`B}$^RVrkC8l;M7_?IyjcF1OI}4H zp0(n7xz~^|KbE|mgx7T z&Xa$Ec(UAMB=pXfJVE}G#hG%yM7&B|EB_nC4RZexiTHjZd57ftB|j#47m0j7BmQ3g zZ;J1ci01?Oeg_iaq4shlJh$$uap46UWH?d=h%oCC`(*m_)ow z#jE7MTK+$fyiqbi=j7A@;TyYvGIB$Gvz*8 zyi~kGyiUAc+$fs&WTbPeTix=;6DL@urEb z#I_=*A=1CAXxA0#EqQ?WJ(08Ws6R@aAe!}V;679GY;mE;kx&fBX?*1MV!2o;)`~wC z?Ybh{C3E5*!#^QDCq6H}BEBZ>6*+>7;mmqC;K!2rAx!t6m?<_DbHrS+vv{nSCl-h& zi*|3MuUcPZvh=5lv&FgMVsWW>op`;-krB*)rC2NeSTyhN@ZT=E@%kdq$^Cip&*ERi z_rwF@KSfvXx#s;H@$+X+=A*UPPUO#=bnhpNQ9e{McYCVvLr2i}N zbH1H?h1ecwM@ z@$#;l$uc7-T?-HL8Ul9KwHr_+% zpK^EkevEYNUP4)tTZ(N&yO&Tm$>w_i;d)Cx>URPB&z3(YXfvJj#hK!4ak;ocTqAOB zBEwaP8^v1j$0BEZQ_t=p^h?R+djamdB%ALB$S+9#gJ`}V;Qp56cg4SnoI=j{+3`-M zi5X%uv6X1PE1=g=@>lICbc*zbh@7L&bjFGHJ7cQk3&o4Yh2o{+RU+p(G9J5^P=(~p zqWS)S|Lv0R5bqIxEvjpe=6GVk_RMn;y>g2t@yn7 zl4!qA-jcjud|&)b4CwtmUCb0)ifzPBVmHx#uk@4rJ#nx&Ogu;AQUsQ}6}jvHb-xWD~o&KMRoTpB?x!6|hAadS1{R>6TRHr;qb4AWNr(7y>ZaL-k zBIlM~CGIh&mFTO#L=Q_c`Mf1Gj$ae(+eku%8YUo3L2IOQuv&IqSmCUV|4 z6YZOX5ToLx=%?;>YcQx2fRfaL6IvZcs5)RcRQXNx06&Z4IO zQjv3|DPJ#gMl|Ibku#zx-y?D!H075?&V#00Cw?G)B;xhzOV^jfW6^}iqal3f0xKn&w z+$BCEzAU~fe#!cKh5ibAQFDCN`g?us@_S!n55M{l6337X)-k?>F%hzr)Boqe*ovuc zY5Uk(Cnx4~{MW~y{cGmb{=YQ+A4V_ewnHC<%Rw*ujKh)tus)SpBh?N479LoXstvx( zy`8k%edJz5c+Yfr*nQ;8Dzw2gb239X+fWXramnSxN>sRx9q*qE>F*fF4iA6FIIKC< z8$t@!nhL#Qf(C!hUX)<)Mqf&WZ|ZUQhn1#yUekg*@jt{J;kXc1`qTJ_9pSE}c4sG@ zryM)NnKRWnnEn98OC^S!)XkJH%YGhc;&Kfxmwixvj~?lkK+M37aHr4`g-e(TxTiAy zQz$Y)yH7>QOJK8nB?RYnHy)i~4YwZfx2{c(Z1g|;Sessr%&uZQ$JTQ!Mr8wN{ z%^WBRc7^ef zd*1BD-+1StM;$lXwS9-~lLFkP=g8r}N94&3D{3~I&UyDN`AKH~rRtl`lShI;5CH%DVV z`tdjxhObm#rI!z##_1-XH~Wm}1wC||#E%(x3^D%JFw~);JO;+*0aj-?41cGxhqaD` zLvnm`5ML2I86WGw#y16a8wOVA?-2N6We@9j2^_4Qeq6KdF{_m1Hy8HgbRWjI&2G3c zUAo(JOJPrrk7J>taI=T?<2!qDd^g~^&PO}r!;4HjzV)!%Ft9pzAU^8Z!}{F>hvfLG zlj6hYZ9Kl)V7Fly$AgG(c#?y){t$l2@o}FSd)`p=czpN3&M^5fJW}!Idy;K*km*PB zuxRxLp>LLTZx5^Y1RRj11=jr@=oMN4q#h5ROKYe6HuTum?7{QFUWYm4zdD!wY# ziJyv1P?6MYEp{Mry>=40A_vEfaIIw0j7xz28IpOQVEFNpCrLKr5}gzBoOqsiu{d9BJbq+_+)e!=z8fW%i?@nf z#k<9yiKczvK4bF_XOk~mK0BU+t-8_v1AY7ZT_69${U5`=u>XVS+GPX$fTd`3p#Os_ zOrS5~CHQ!_btTs4=K2ucZ|P#!=l(NQgDLOQEtqy15%2%tDN6KzbYWOt$y$l~GlcY4 z;!f`Wc-zDfG^0;~!CQPO4M9_*uw&KjYk_$G$Ay0X2lr~iO50`BM*qi;sd-Vn|Kkpd z7bp5Zx>25^{*N6HzPkT|3Am>+e$)TK7?b)xnBLdz|7eb)eAoYh3PWEAFQxdwcJ^KW z2WIX?XU(27b5XSW(*FH=Oulg5lIUWy<0&3>QM+~NWbANi_BXwxa5CJFpErNr%;ULP z>Ezk-rq5Y2W9HCE=J|Z>ZjXPbL&X&Gi0%+O`}XsB;TI?J@m*Jl^Y3sjlb88k^#4Ww$Nz?j%ir~XeAoZM7l@l+@Cgz>zU%++tK#=Sa=m=l z{}FE@=+EF6UE=Ue4_C6BTyywT`OoS9_>xJ__Vw)B@BiqJs$>7a>EbZ)T=Bd957ZC( z9c=$Wl=TAn|3Lpoe{8iFKjPy*`W}7%#Xi`t(O3TJ{TDg64#(FT|FMQ06-GViJ_5S4 z;IP&>9QhCZ9}iL24b6iG#((?+k~f`pJN{!U{evl2(=C|Rm56tGoCqn=>A|mB?PNk7XuUaD#~}c#bdahLp9<2TQWeq$u=s zjHPC2_I*GABRwWjyjmhgdi;ypE3(-|*u>>Vz>Rx4IGMb1h#4qdVIO3bu^fMF|Oj-Q(`!bH&HSt{!1Us=}v*#?Hxp4Np3u8;>O$>iTYMhk4NAQ7aw` z@^#6R+()#qdiijm-F_WWkH6a3gTHt2=mnGfg)|7SI*gxV7^p)-c?^t=8&)&6;|EC& z);bb?$?=_u_y)m~@i8wpzQ$uaI4}9@jP2Ng*OA8%k3DRjr%r=lj7sgtTw*eV7Fly$E}F( z>x}K-_XnW=_QcuVfCJX1G2Qhx^tdj zp%p;t@n}4@V<+_3*6hLZ@@U+*QHpZl?<>c4yodPqni%|lHeE8Qc+SINzy0}R5Bz#z z{5-cPNBlU9lQ1MMCCZWHWUMwF3g3$P|2^i4hVF)r{=`kCmQT zdjfJl$%CYKy5y0P$C8Ne61gKeBlFrb>4>}@C`ZLE;&I{$B0nXm$LoYVOB^9`pa9+f z|38+aZ|^?wo{VVptNJo}7oM2!kNx=SzKl2c)!(QuXkeYR}?>AA1=+T`gOfi`h2~!rFSePR%En&ol&u%;_Dr|+PI$;ON|XOwo$Rv zGT-LwHrsrmTuxolYVO11mk0K8!Geb(dOow zSg=uUN@HopCEdip`UxR7A*VViH?}TMD_2zm?eBT@&-` zDp5BnsvG}oyiy-VUc!#I`PHP{*t!Xo`LWrurzkhJtfflb)?KRV!sd2G%sm=XVJo*tb$&)FF)Pg$Qfa$}L$ zw3t`C~eq*PWP2Dp!QWz<4Psv!{q&%y#yg`+?2X0xG|*~=VRxFea$zguWwOx+&<@5Rd_-3-_e3@S3H~CPjJWV z;JcW+r~QYibG>0lSFTx>(+#m#7G1eqjL0)1{<;+z7c)l>UAY(0<5oKLpUwaAseCW- z5g1D2TWO+K_ZdiD7K8LVoz`iz4l%!Q1k;{n2siY;31~;KErLc0H+V$9ZVv=W4YCh9 zjs3c5a1E8gAN{&Fz!4+Z_&)BSU-xMv21Do3_iBkDC*^K>ugKmFq`RyX_Zmckepoz1 zdAMA>s0n89t)%66xMXlyBllWH$e!j5zM;FTC~_U+jJFZoy>0`nd}Y9!FT^$UiW}<{OW@o@MKgm*jBgxcCf3PMP$5r{Yy2j5l$K z-0CKL6~zjMU5;{uTQgN79;S%TL5XwmIT&6^@n$N2La}FDh7iCQ#@&vmZDc()-KwKQeuesD9*LTh0IsET;YA4TI zOtteC(~{>chK`)KnEv^Bi+{G)C=(tXYkj5R)c3W_|gN$X!s+ zriEb>-!hgre(+}i4BaEx0zbbaGMgM`FA{uJ#x}Cm*uFMcOX04BL#UPl7hsh}q;?hr zuBe2~n6{PB!ey1P`R=k>T0Ve*>b8>9KDo6NJ~h5@poMvfM}&yuM>E(kKayaU5cl>H zCd3$wK+7Q*C=rS^vE?vh;zfeFk_2Cau|XlhG_ir;a9GX3w#771Jp{dx!j=-_iGTdM z>;{9B2>IU{_n!>M>ApX~`Z3{yH~}2djXiRSY8dPY9jv9LCt4(gP%SN7UKm2SmX^`D z2q8qwwu)TH7r_ax^@SV|T(%dk1h=?^_Oe=9`kCrDkEdX(aYrE@fQ8H0V#`wEZR5Up zSuHJleRozJXN4ekWZfKzB8{02hd;ugNVk@-NJ~vQupJvMob`*bm(2m!+(PmIq+a28id8afDl0Ld%OVa3@&%a4##NWd#g2 z8YX(0JWNWQgo(@F0?U>gTDngqE0} zC*lG>Po>FuVt)MAFp>3AV=_`iu!>MyiPJxxr(SKkEZ(NuA|t#QQcYNYh4fO$*iVyf zxxLBOXtv}#eJk7X0F$ZFY{gIc*44;cuAd?+#7}(OgRuG)axS7YM=AcVfI&SIYfYr* z5`2KcmEdxO$N<4X?r^Xxna%K)*9=l;skx8v+WyzDsj9eml(7_ri%JN^UUke>y@Zxj;#E6ezkjaV?TIzjwg0%tnvJzTW`Pm>knQV+FxN0SeLNHfo z+0>1@k~a^kS0Nz#gwDk3k_kw3qMtr7)~|#cN*2R%sb2|1Gn18xiE}Y3 zDZ!+3f!&jJu#`*%2@?H{bt04dJ`A?fUS0B0u*W~#9v%LX+M`n~9XBR>1m(dBs)K39 zZQ>PzCohOVbkAq*tRDhdKNjF}-!GmLPOb?@_eYZb7*2jHX$w=@BEr8KCKB(%piXZv zt$vnY@i&-vHCBM}u{D80+j`*hA`b>{TZCS*;@-J%>teje6X(F-4Qwnq)K6k-2`$5o zaA`>`EfZnT_z2}=t9b>S0|)H$Je>PH)4tc}nQf#G!0I_mOKNFh3&HImsiAB=%6S{Z z^X5O#Ci7bKt73A}jp2c$<~Tm7IUZh~XdUDEkoO;NV+gJgin|uUM~UYwach|o4naa4 z5qjp{8_yFf38xDO6m?K3`AC)@hVuW(jWGQm7;xIA%$PZA+LAeor*J00qP${O-=f7c zu+jqTIG6mfe(toz#gI&urkLu*R)^T!5c@@58uhSuAuQO=68j9!jdsGmgI&6L*`XC( zyoFIOE1C)5w_Z*TEH?3;MuF&!^!-x;o6_AJJfjraz7 z*(+#o8#P;8-rc@)afeR$ySQCfsN?UF&h4qr{V&Un&lh;EKU&B+y$iS4Ko{k9@ngh) zuezkhdmC-H8kN4YEKL)ZcG2{(EI93H@?ihJCbyl_pIT+iql50;4!xiL$VTrlV2 z)3CV4=O+&xW%UlTuOc_kTj=kdx3IwM54q6aCURk) z@ZVZ$=G)p}vGJ+q50?Ll>$G%FdUWu~F(j+Y%JgePtJ1DZU7fNfxYoNKE4B>I@_UND zm33QKQ~&Y9dK~`DhsTQ<)50p`_?qOye@g$)tl5I~$>N87FX#mqbc4o^86EM4i055v zxKM|N{nLEEVma(F6miwq%)`<84TC*7zKSmBk$@iKV~?VZk9~nQ46J5d=UueuuzqtO zTRXkD{_%_Kiq&ELiXkVb8$1?srLz2V>2A~IZ}T<`qgak^%qT57tlwpjlj9rPH!UTw-$18d^3{b!%zD0__n}q!@%m?h4^+JrJk$dmmJ?>#K-f* zdQKkKvkfxi%ZK4H4+?iRijV&H!zAnF;x+te<9c>N56xo%V2&R^?`Y$CUW9LQId(#C zpu!NWKOVbblFP9ysa{a@c)c`*9qGo8!-((AxRgkXX(koV*>#LRXYQ-U_2hKKTIffK zFUiSRlgspNjO*d~N*uOUe3$=;IZLRF8OK6FG~KSBWK(yoHZj;Ps7Q_8ad{F$A z_($#2?9jo8)^WoB3vlf2ZW9<^Ma$9OKM<^15Yyc->O|o8*rrAC{bo_D%l`lI54o z>z8sD$vq?&O71Uth~zUQkCM#mnc=5Oo+)|0WcC=+f4SsqB>zA%PK&93G(W?z7!mnQ z=J_$bRp9ZG%~%e|{U!6gfqHxgB}a>P{NVQ`UnI^G%{WZxvs;Ye_#7b1#7*KY;_c!c zBHxLq|B(2&$mayzUlZRH-x1#v{~>bN3iSg#Utp@3DK-^5iQUBGMKg{Q;rdG+C=M6- zd||xjie{}Y$a5s~`9gowUcoCR^Z7#eGI4{rS-e%;D&8&rOng{0?HKX=MzR?a1DU^` zF#bP^e-ZbIX3Pxy&H7W|CvyL%7-TzwJD*FW-Al~0Z^*fF=ktmFrhS9QOYS3@b`JN! zl1~@;++w&QkwaQ2PZuu|=ZTkzSBfje)#AOh4)K2RA@MQsN%420*#j8)cvbQn z;=AJCL_XJ;-_OJ}JVz*Ji0qlC+)C^$9xHOp4*ds;r-^1yV7M1aW?we-CW%wTVsVaW z_Y%8Ia;dmdyk5LXtQ4z6yO-E)lDCQ5#rwsFL_S}cuifGw#6O8|i|>ek7e5pai+t`f zo-{E-Y$4`|$B3Op{xr^T{FRODD-I9`i9^M+#gXDvafY}+Tr6HGnmvaR|0>D+{hR51 z)t+NNk=~u+4)H$mm*S)1Zt+F&PvW0N{yM^R_lpO`e~5=g2RhVC6EQ5w$ab&dR+8I` z9mVcqFVXIGcA{jv*Vz!scCWJ$lE;b@#Hpg)3+-abb}uxJJ7Ydqh<5L@A4skgtHd9Q zw~5=t?V{QH81{!GKQ8VPeXaU>q|af!H8Tqa&4n!S>tccbKTag%t9c&oToGxOGsWTJIPpAjs%ZCOo-6qhajCdW#1;dPv^dp2Z(mBHM6%f;vXS*yZ71z z$#(Cx>5}c}lt@pi)L?WxUZ7DR$M3EELMwK#GioPVCTD_(?XI(~h&Mh;F z+mty6O9#6HQtGaDCxx;qnw7U&*S50Vdgs8?rPqaWV^?Y?koNnZ>EaMfE)vJkgNa`N@Xhog)u~Q(HBp2cK$4xwC8W@ZuYbA8$zOTvR_` zL8SLn@E?Vko`lN{rz6CjgN8odkka|pJ>gp-8!wE78k})WHeG(t$o*^5oj3Z#x)+~| z*&ptJH9MYca60cq=n+Gm9v|#U*%+!Fx&M!ghweW+C1t8}bH*)uvU@Hay#KV|p!!aO zGOGd=Blp)`>YnIU2J>HUy#hkN zx3pQsTd{7j=Cv(0rf+Ilm0EXAYUspJeyF#5QnSkD8(Ne#IT&h^zOH3?$)O2%x2tY- zOY54Pjel|45A85CXK1UNTUX|kwcX_Oa1PX#wyDagZoaNOGzRA$*&MFG ztfK>-*8(%{THn$N=OcJB&cewVwXJVHb!n?go{L4hTWktfHLDI)xLud#HXWK-mc8zw zSjx?Lv8>wkjZfBP1k>tP2C<#hftu2h2e4aJgZpU;&c?8Cc%xGhu4|G$a{t;;#~4eP zjWaW}_$i#1QT4}7y{;H%2e$B_QT6Flc~0E#JyrbE9fODRY((;%;|?09 zIgCt=T47*?0G3Ww*R!Wms_W73T@7;KCM1@ zrQ7?5LsB=Sm7z7Q5AM#mC8Y*+zrA{2v)ZOLX?3g8nr#SgY`!U&?+yr~m6ja3?CzZE zwzr_A1#>Fe)MV5y>F~sdH+jD(e&HVXFXN37-lPzpQjF{|itNQqfR z>|OHy#D6{W`Jbyd`3q!w?@}H-iT{T(`XO^^#U0l1Mwrg5VA^er(hZremQc|2WCeq! z!z>hJzg@~H(8m5@4+ANGp?#(MJb=Dsgv3mwysQgg2@Q9G`B}Ha1M`s5H^C*?JL?`J z2GR#2o?t;%4wJ%iQ%};jP$H%!{g~c;vO2)IiTgbMyX-*4xKMmn^KjYE!R4mTriGn* zVfLiB!x`a1iq}wU1jTfiF#D6-bDo0ZFJa4MdTtSY*%6w_+_NIP*mH6G2HQRB=GYkBv$z)HX zFWv?*>mmujSsZq2m771tJ*ABIdO+v2!lbO zgE*^*_B&AV@Ei0DXu8%pKon<$-RT&8xvbXot0Mt3auk6AurmjY(B=f|oeyV5mM7`a z&Wt6EK}T{9Z#J04LTrRVwjU^=tf@vJ^jh!iH!FmWXq}#?)HhR0!SR%OFg4vjmvN>+Y|D7-x7ESDi@tjM7wY2Q@g-|Um z{51nU;aXbiePLN`1UcvL6_{^80okY#@09S ztt`VJV;z^s>p1>u!2IH*C$c@t<}?+fVwO3b;+dsQ4;32CY(3&knc?JJO!Lf7L#pF z5yuj_#yXzhi9#GiAKx`m2V>7iW>{jJI$Ln)@&xg>KAdxcMdoIcB+CqEo{qByrrS?3cDxNmZV=dJDb2akDd=*E(}@|o z0w%>jIkfs28ovWpKSSe?fH_L>eoZTKs$Sxkd~BX2I~jife8t$%_^D z>7@JEgrxh}!{$E5YcuJh!`r} zH;&kD+>sb955OQX;z8q%#CF2spW{)i{!TEs{}XvIcrLiLwD5V7?ksWAKj@NvsB7(b zi08wkzzMTIXq^g!kc59HMaaY>VvM~iP3CRg6u`oUf-8kkl}<>i(g_TwDxF}1@tp63 zNxs4xp2XJ?5kpSQ~gG(j6UbMUWOy!uSwn%?}|Kc zN}ks<+7~f+O_y}3#m(ch*65& z+It&IqLWYdE_unj+KqbuT0TLXg->eNyTN@abwcVt<{*V`G#xLPoa<%gb!|7&Te9tZ zrkkDDopWRsGpqbFmfpv~y?y87yb%Mv{0F`8z)9WuAV=N2#d%)yyb-v zi!8p=JI*%mM!0<7M33OVoE059oz%7bgcD9U(aWkC*?vU3eqL$GFwATTq;l5DVoX55 ziR;$~>$E~B(5#RC5EEOvE-0S1Xy)*l^Du#d^GnXbOcBmmaQw|%Z-!Gu#NSd2^h72-bxGjHWTWd@0@@(ULi zW1n5^4)aB`Ni=uJ)W4mrfdVIAjY*5PCNHQ9Ewdxhe`hOWyLS*PIuj>noUsAkPy7#%!% zMD+Bz7tEY7W9E!#(Zc!DXD(Vaf8nAYQEW+-*T-y1m49ME-)MJizdIA{yhn5rf}CJ? zt~$QYl>WzGun>Dh7e^P)yma;=ti2m8=v~;m&xzl62J_iz#`rpJcUV(S!~VuImmWW& zkCU32HX=RHEZD+r>9+QA+%|4ow?lx>l`s^O_s{8)^aSApWJp$YW$4svGFyYYjPptqnzuD z{<2_feA{4WeEBdua$7jgbB*GoKYPBD_4Xs8OBg^0{b+W=;M6Yw%rU9;*PCln2EG0^ z5Xk)T*bS3hj{Ky0X%0VI4pc+DEyL>ULVR!1qJw$kK_(T?nS-}neosRka~=Hncz&3s zy*6NVs?kmd(4xb}XJyM|_itmaNjn>{p{*6)(KA;}LcznQdGhi3{c_kc6Nl$7BNlh? zOv{LiD1XH10Fm|KAFT1j!To=e5AG+Ne0ZqQj&NX|@SbtRT#`n&Xgv3hTr#$iKjY;+ z=)W@-zBj|+*M(EW(?#Bk=zgv^S)47JG0E`fJ%M_q;t#|M@kioM#2w-<#a-eH;v3>V z@qN*ZJw`f*CA+9NrfbF=gMB3r6~~BXtULS{NNzl4xP1~m0ewRXcGgcUS z_sahf`Ttt7`QZxw{N0H8dR6{!O6E!xOy_{)PbKqLGU}(}!lQo{2{}h{H_?p!h5um5 zG3gaa{=RsD+~-KXM6wyk`1Afny@BFs;u&I*I9B|=I89tAUMgNCUM;Q>e;}G)5Ru+3l5Z3LOT0(? zx%i0qnE0IdylCcVAU^gMupE2E{o+UBry_pw@KzNn$&+(+$FL% zk?v-$2l$rccg4Snhs1i34<3dKikYGvBX6z;_~**Ki^vW`hU+c%6;Ba|h-Zr<#R=kM z(TUMgEM>^k$3y(_`fyQ@T%z&x@R6$9%mezA3&Vz9(|r z0rmbRX2VXoxp<7&S>(tB`kyMs#9`uSalH6_ahf<=oGUICmx?9gHR4+FM)78Glek5^ zRlHNYTf9$vP<&K;LVQ--Bfc!!G4OWG``_jMk@%_T;)RX%ks>w|TZ!$(j$(JQmslvC zD4rtPG4LZLj}gxoFA!&ob_~27^Ij_V>%{9tJLbJoGRKcF|NkZ4BmP``SllV@5}y%& zFTNtaA-*mCO*|-ah>EE%F;lc-+}ld-Aa)gdh+j3f{VeH?5c#dl^d^ea#F^qeaiPdD zGt^%t-YAxfRbq|EK{eFhAvPY%zDw@Uh%bnL5bYTDwDXhAd0=|z@@PEvxZhFtkbq-;l!yPn zcYc1qe*Lh=L}7kk0LNF4Js!@F2UK|7UgZ$btpRqV~^h|4aeGVYQH%@*0yF%=xHa|FT9T9T7!K8 z`NwR^Eze%xs-kseW?9a^8S0*o{60#i^Q7?@Sl1^@dkZCQy$`wrZGb!JuWrWP3M z+H~kWu?4wqx901bm8Dl=-Tkt&Vg<3)ZJSnSV%_db?W-vu~(q)#agcJu)46mg|nkRu(Pnf%Yr8xuD$cohE;1u9!SNQb9!9iYeP`fcDBxDUyvK`$t0Ehl z-{Lg{ob2kw_oP*Ij*Z7J=s(;MSlzciaJGAL{?Nx7Rw9KJYYy!hx&P(D)ApY=G_)yD z5ygnycl%+4azR$L^I^8K0|e-ob)kp*yhEy4K~H>vJkf4xMuMF*R*Aw%ydO`e#lK#>QfNEY5ekiVihA z2U|+pZ){)Ht~yd#8hX^>E+K)kX6w?*(<|B{6l(tDC`{I-ww38i+h8oR)8q2p%{Hf3 zx2OqL4$F0;ori{z&RXo+5r{Rd4%9qW*TfB?y)f?W7@-_++BP@`M(!UJ4#s8-O|Npx zM(!`o$iQ9>C|3w3J+$uFSo_tjaNgQR#;)eM7+CKWRjz)#;p#Q7OnT9{xcw(#ocPsi zcxK+&<8DSBS0nB~vxX)o!#qTjSru%^Xqr|t9^;gUH7SgRR-?t?9F0QA(lsCR{N$%r z1#1TFKWi|~PGNXs#(K9P9K#v#x}l6KhBR51S{|$n?#`-Ct*WSZwp8wGu`#>Gsf#%+ z%F;JQssb1Zp1v-E@!ywV{C5YOgIKU#Mf;6e)n|10WoS!rkKOHR9ON+dV92W+(*IW* zhxGXsK1DkQj;|mOxbEdYi|xna`Dw@Pf!upceP|ALP#8W0=D&svf#e}1%XnZ__ubkzubdyEHt0r+WP^pf!uG zgBQ~}o32Av(fW6~j@Sq*Qg|8yMnUfc3TCzWph5G<3qaYs@7nBp#m9ZiuRrJ3xRcgIlVH(w^ZSACHSQ)h0bIF`LA z7vZeWuoF`w;i04x;awh&YH9F_IRJswaO-*FJ{6lJ?VVsA! znz2#*uN#M*;f_n?1`-ikP4)1`LW>^>eBv>{5{5xY;sO|qL_3q51A`U$A1+BP$gQQoE;Ee9dbs2; zEWOZvs7Vfl@tjMS*V57l$(XUP2t_;dKt-Du40=10S$QT&k9IEFV`8U;`D7rZ8b4yN zVK^XB0|VXdCA3uf*(xoeiN~!wyTW-V!zfqc98(HJN(;NE z5ct4yTDrg>Qlh7Iw?#AAuw}#f*>38Y1v0^DQKcWbzeO)onlS|Zj~vk546c0F#91MR z80&aqw6PWu7r>yRH)6+x5YI?1vW+?$PBM2$e`N_RLtzlpIlwX)>f8!$lbzfSgOPZ| zy)YQVx4f1X{t^uLoq&pjeH9?QY~05aufjk-P)o}jz7VXXWMK{XFuaKG4K8ir^CtkrIpuB_GO~%0~^+ zPO|?M1DcoD(!$z8l@4W#r=3+sMO$@fDXh7jFt8G=6&oT^F-*`Lcj5nT7_=VZ9T*IR z57g4~nJ)xuX)#Y^XJKkBEp1_-7OJI%gD}wSdjh8z>o{T<3T0gHJ%P?GhGr4JybU zfE0slJxe08<)B0M;DJuE#}4#r9VM<|ajtkn&&F@f>N^6ZgJb}sPCVZPxKEh zNw$S7jx0$UAftC)1F$v59u~+};cT>xx&TBuJkA2bW<#FR2Z?xHNB)MBc`8q4D)tjm z1Z4bOSF@vMDj)Z@$ix0dx zs1I*ExU3WqUxxRb<)w8bK7hydiooj>(*&;UMS&~(mcW&Lk{zhHNNy>$HDqR#W!$;= zXGhQ=owyFd&F$fO5FBB=umN<-yu{oxpY+3dkz~&?FR__vTt)qA68`OQX=z=c3iYcS zs?cEn&J*TYcnkvq&l%L9yp%*slmzCD)g*XjK<^Sbq7c5(Y>!f4!Y31Wei$=zTW1Ju zxL!=-d3*;v8b!Dl9#?p`j#q?N4TEiqNW1}$D+PhqFeCC&w2Jjd6;LzdczfdEM~_ai zcY2!cGbxWQ!)bIkJrnrm@#~o5l#k z-+|=4fjDdK&NDt{{Y)!pFencei~ceb09v0$Cbt)uXnr}1+IImcr@+Bju!}f zg|jj^C1W{!;K6`NSdCQYf5XR|__t%a{w=r8HaQq(MO=ooHAciFn+!w4#J!avUDku`yHNr@@~NKM(#p@YXSG4*Vi`T7$4J zR>QA_XTz*x9d^Ti4F4(oXYd%iX8IbdoDQE6D3|$y^|%M=|9egS^ZI>VQ~$xT^2crp z=SRC0c<1E6RKB109d054Q~&c$@lE|VU^j{U&K+RB-``s~*t=k`mu^h`&(EQK|4JCr zN3*-<_4k$-oB#gZvb}R?@88=?$?>M;czIFpfJ zlLfri(Td~8_HApe{tcDmy#1ggE(R4v~8uHWXU(l7@DLG!>9B=#>YwJ%_f8W+Wn%e=k{zbI)M~j10 z6t%g_`yPz__rTach{o7IyY10lN_e@~B%CvDR6p!01Y&=EB0qhk3;xxn;mfQ%|G@rdNh}rFU%&`UxONE2cTu&uGs+*+*uAZH-LAX z{mu>8f?L@)GdBSJb!5K^-rec!141{@VR-uhkk80~v*~>O6Q2fs$8_~J6KMMkGXb>C z!<0P{!SzV3vvFe(0KIbDt?cAKrL;r{KSNL+>&0&!HV;VWYG}3pNwyS6ZJ)ze=G02M)JaVqR&7W+W{4LydBqqws}B0 zr$gQqB;;(|Rp5j5YYlnkod@AOe{8>O0d4bubl!x#AM(jg&cs4HIm2ppTGyxUDM|9<_7!&>H1QzoUPvr;4RIlTo}O*R2l;7N5?)0 zwqtjopP?s@w<8mDV7NKOkoRYVS!c^42AbzYqK7v(U~s1+a|2)%XS>tjmzf*D>->S| z2AJF6LFNYF5)Q{}&{vro!0|_0^y7s5;zfR(kV+Twrwiu_ON1+gYlW8!*9nb{HuB#h z{(j*j!l#7K3ttoN67ssn^8X!qbGag-eC!3NI3_5nd_$uCPW( ztrE+-Rd}cHheF;<82_m7Ng=QG4ClRp_^NQH@NMCH!g}GS!bFZc z4)U4v6Zo*ge<^%gNIfy-oAVS%+XV7v&JOTH@qZPDIc^ai5oQTn2|EZo3y%@fe1-W2 z2~QB(_4`MQpCmNrFVdU2JwVz=Fh8wFh-V8|2+tRm3C($pbl(+UA*>c|6mpIv<=rl% zMwdLlZxA05J|;BhIl`Y6{|DhKLMnWj?`oLrd{(gq?&(3-g5i zghPcRh2w;U!s)^pLRu)X{Kdk?>-O6@3zdqe4HMJfE&Q@`6aJ`tJA{7`?h@`6ek?rH zI{jIApk#eo2^+7|-$UWOg?5g@@#2RIPZBnst1v_1X9#Jv#qyR3FBEd#JHxLLmJ98A z{5OcdU-)C;Bf`gojpruV_4i*={GWvXBYao*|Ae0kVa{XflO}8`Jk;ETJf-U=q+uG{ zW!Kw3S^Q+7os)37csnOyq4*Nva$%|PV&PRnJ4a!?_*&tO!drwt5Z)(zQ24O$3E{7W z+k`I&X<5hi*!A}99EFb*Zs#cQMVsl8g=xYpVJl%rVYblDQOFfPKzO{+&QTa8zVSNy z^AuhzTq0Z{TqP_MUMc*paGkJPxJ7ug@CU;Cgoj#ZpVo%#2fM!ho8s;I`X7n6>+ADH zpXo!wG+|R=YhgQKwy>KpSC}t6UU;G~CLAMdJh$O=h0hV5B|JxXuJ8ik#lp*lG^b?! zYlJrnZxP-tykGdZ@K?gE!tKI83U>(qBHSgUfhNoQhp-70PvkR&?S-9$dBT1|T68k~ zc;RWn*}}7hON18*?K=G56<;B|LHKh5iMbSRcocj-gP)tySPTK_QjxIQE1&RS4b=?sJ={^x)D?DJb^b&nO?U;oHw(Y>&} zr>zHma3PoPbnXyvtNaiXZ2w?w|004tbHMCcK<<-X}i`q zUntCy;qkS`FK2W((X5IPPNpKKVS#ZPKzN-Iqy@&8F?avb3_Xsa{sQAPPxBWThdn*t z*b+mqs5h@<;m`{d9}1mqN(u2jCdmyIyHO-d&Iacszlp!nb+kr`LJ*)lLBcc#S?;{Kv?etJrZl^oiTpslu>7l z8#&=5z{p9HPM&mt#r*v01s0sd>VC^tEOX*ACXYUKbRk}f_@8DroNmJUsCeR0wyiI;{h^Da-g78len zV{?MVHFFNQCZ#>9-+tp0d`ib{3Xd%Cbi7jsoqx~5_dEnL9iA$UYn+a8blu?jsC}q( z{_Sz!atBg?oV`o(wwhuCiJ889m@=3F~A=AkECR({1GgalGFL<%J>dC1j*L z_JNf*H;@OU!{_j(fdVYa@5h#Ax<8`f!vg`9T!Oe@xjUOV&MZW-T!!0nF9B`yfOOj7 z9W6>i&c>C256UZO?teR^JicaGdFw&jJRqIHke5M1&c;=N56UYH$iuU1T;A=VZ61oC z9(h(Ez>?obTu|OD$m4Nh{rJ>x>&Latn1|zm?k*gJs2x1u8At!9(5B-W66{m!Y`Uir zfb1nU`~*DL_O%R<>F9RATbexgCA6~1vwn1cgb%i(IM6R3B8nh&H!P2Ct)w) zRN*|~GU3I-a$)0j{%&G8PLLl79~b^pY+7)A8-^2>^{1nbkk5Q!saH#l^!YRTc;TgiY!n1_u2#ppCa;)vfH3}~mn&Xamquv32U*We49~3?; zd_qVa2UUnzPvMkI2dX&{=YQ3@k?C0UC6cJe@tBqtaRSA=z&j zLw)rn$ECNA&XThejn1+qs(@8Mo}u_q$PCbMBb{X-k~qnFrFP5CxLLMutc5=2hv$4=N&+2`BP?pmVZZdmPd4!7ze%r^oY)K(TaKVXP!NK zZt=p!^PRcJ%`91Z&Y4SRpB-JWaMAo_(e5h;_CIFknTuCMmz!NS@XQyr+hxqet{P@f zjU|0&BD~k)a~99MDct4)fW|c|QAvbc~}rqO&}rv*bAVK0MS4ad$*#>30Rs6MIfEb`JvY+FZMsPd?R+2BXHsOul*r+C2j;RwOZc`-VMOh!On6Qg3Ys5g0-_;%ZP-; z<&1caw6(LmkxVG@1xA>ud;`xmA<1SOgcJKA0*Xq`(rZvu4hHAV;@`2kNbOz5+`e(; zZ%GcD82UbPDYvT1Su;M%*w-| zA?Z|oVlCsyc*dS678aFJhzk{@Q$OCsr2-V%N!F4suAS_HOth#RPa=vKT2xM8fkr#I z8lk>{rO{44LDuZ)PHlfvmgr7o`9?cAoa`j(SdDgaC}~MEGp;w z7L|w6PVQeP31!aWx%1CJ)efPT^jGZKzYu(_r+~O3@}H)z{E})mzr+2GG0SzuHE!Ra zJ?4MBZqpq3eY@}fl*00eK63fe<+JBF#$3|LnKyg+Z0B(GkvwgW=p)S&5}uKS|7?Ba zs~HWpcp;QYABLxWk*xzrV?)VxTCB5ilMxWqlf40XPa(1u!l{$B^5%lJc|e-A8V<*X z@(Db3AC3*>T`>2WrE*yxTka)|%1y%iWfWo7**cXWAlQybbKjPS?cghvl}9@on+K%R z74p#JxU+Fp2novLUffJac{Crg@@@xh^MG{vLmt~Eb?W}^lcPK#4mP-r_OQ#T>QGh_&17S!QdF*%gT~J;*0>>cCIxEle z7K7nOY$(5u4W<78bO;+t-UI$=`pA(usMJUDxD%%fPZ!P=a?0iyG~du@h1u=2u~B5J(Q9D0`Zp; zab3Am_+27S2(wo*@GkN95s~j_;vW_N8}Yvr|3~q!iGN%C`{Ipd8RT-UdX`Ha4CT_1 z=e2+s5%T;b9~E{H_7L_KQtiQXM{Fkje)tA$CI=4KpZ*bsl>UTn|3AJ*Vt${2e#oKq zkDs>3L4yh|-#~YV^SpcQ+I{j3_eRPKu4rE#scusd*-%h?WpPG%`|7q8%_}kEduZDl zcTmE+Yh3Jsm{1$WE{T=gC9!(V#o_cS_xRfTTUNB)aB91@ZdPTxsz{!Lof13Nw5e`d z)uKGDqIG49nyliMHCeM-)Jz6W237&9fX@S;pB1TXyRuc4(*wKct!Y=2uqVSyt7$W$ zRc*7%Ry9eLZr|oLnN=y3Zgx@)_WO%vwaM6!R^z^Vu{Wtc(lfOxRGC(rUW1+HW^$)F z=U8WVzqK7>Nwuk)z3bY#PUmn{dTnxLWvnWexUK>_4Ccq$#7>BHD-KoX6g!oJ%>4DC z=6_JEEap{nKKm)+y;x#(LKQqmaH`M)HVRK2ixN`15>RN+-`tq(ogSYD!$ zmr#3@@~>5XTf&-H$fVeTyt7T3q}nO9#g&mD{h)pxByy z>YubB8G8^$oQ%Eh@Z4C3;&+P^tMW`4zPvoN*Du|dmlwNO`F(kLv9&7SZ?Cn%YMs?`Tgw1l1+>AV#(#*O)<2TzAuqS0?LvpP*D{W;#efGWl@4F>!Wy*#o z)!w_qJvVn~eRednrU`bIEFYFqk+>~V+oZbf%A~3`v8Uc_UfZfBf^=)W=2hOx<~7Wb z@b1M4%`02fwyeqMo6)C5RZEP()}YC)5gu{)2y<6joX*|Ql?jhE8Es~sL8BMt!h(!R83)h=y>d$czmQ5 zc~>5VT}OG2TvB#wyNd+alG8HOVWl zd8>JCQ?!xCBef>8Hq^&GKD9Els`TRp_q46QT8CeL^gVA)@$>iL z>UI3)`xD+xYMvF#$WM*6F3y-$R9rZ#y10DSOU2t}W%Rvi7_K@AA8v13y$n||9KLyr$(5JC`2p{%=DHekb8xS9 z`2aB>_%v)Hk;qM|M6kyfh4}ZFbIBwm9>oZ*B@zD~vxyO*#ETg51Zn#{=4vwGM6=9b zIQbQD4c}vEi0mE3KmU774s-k8W6T#H`#pvx+F0Krl?8@FX0|~nRBQx?_zlNwb&0Pj zzd}$_=mq>^XUOByk3}}_3>p8LlETFg8@{Hb@EbC|rtAc8XGjmC@HNF}u`^^RMi->> zi7VAD#J{@^`5k8z9w+EruKAgUFDciN=!KBTW)SZ6J3)>odoTXn^<O+!=BUt1uo+lS`P-uopA#J7S&%({vc)Zm7k7LdCcy<{i;+ zBa@NwCf5B%7EyyY$|kqPS+1Yd&<+rVOcW|lmTP+0l{o^j z=*^6SZ~NEEO>lmDIoH+!;X%3 zVaLEw9hs7bfN&j|l??%rIx+?ItPIv`L`R(dR z=c8gwNaVy*8%LUzj!Q);an}VD7WW|B4UdN1R!V}a+kp9WH3@%Do{9ZI9tV%~1ivy! zPhuk~fb_dpli+fW*xPAU9f_OaQS|QBtS6ZVO)LUzrA?u>)<%e}vZ(=T6L-0wu)YX^ zP1<)8$94$qY!XZ)%z{TBT*2)c*^%qu(LW=IEE>YgN=ZBek2VpWv*E9S!0patAbxBj zmWAp_)cZ`hj>M-v6R9J?mnXD5qmBetiD6~Acw`57mQCzpf+rDhOI^WATS1xfk>DIk2XGB%EsRYZx|9>medqWf<1uagIz~8j@WdQ z)b;`7u?^i#{U#FpdN1+o%?cxlt#@1&iZ|{l{PQzDx`ObrA*T~Y;2guAilI6ZH9ixr zBf%G5#6;>yaAFXcj5-qI;Ia2z5un77MT9a#&Lmt7?>Vbhncc@;whW1#@UAoSQ#85@ z+KAMs4hPMHA61<9?3+$Keq~ zU~|oYBQe2LWD470ZrvP+B>W0ae-0I7C9xw~LtUrZx+Xa*U?0)hRCk(RJZtFJWSTt+ z$ZIQQibbi$@m!_QBy*DbbY~-F1`EjdNkV@^77|AJq3obj{ZPU+ekh^R4<-2Zm|^Q- z%dzD@3gSt4oNojU2y9Nc+zyNc=e*_Yp_n=T6>qO5LG23$7(w0j_G%IOE-?A0as2oP!SuX`{MZuGj22(kME1-eBX*)B zIhTQ`gvXI4=ra01=^g0i2hCxeOkmHWG@EM{2wqTebRH}vF$Nyz&V!{%dF|@ROo2x? z5qJihgtjS$v7*XAuvBgsNDTX_uPJS~b{F!rXAPK!cr)4nA@8jwaldKMBmxhg3AYE( zFo9yPiC>dA!ZobROG&t&i`LIT&Ua-AZ=>3%4Innr{Y?)F0o z)Dt3<@R=V<;Hu&XB~-(k9wkv@!V3wf6o~F@w;-FO86G$jOTV zC4MO3VMCru__-fSh?p9jN=WxBL%73`GYEJ2p#)aZb!L2-3g-BQ5~$(Bg@dr#kTVEn zekkD?L!Lr-)(<6c;|13_g}{XbA%XC)Ax|az+z%!A6+HFJRB*6gC}D_SC}E-@XY&5I z*$*YWYRDOcoqi~xzbSt@VT@lD0?#>IQV8ezp@f$Vc?!Y5_!Sbk7CX`sQsI-aEo`4I zOPtPRcwtE~0eC`8>P)s-JP2v>+qDDRVc(zwbpW3a%;m$GN~lKdG34G@&34{kS~QtZ zggTjU5`IIb68uYd5#eQc+>Hr-LyByf2=&J+4k(D-@VK)RSS0Q`tBCLUMZdS2#2&wB zf{K1`HHk7)$P|KKUJ=1R$Wt21n*w>p@lM017~GKwzSzQsnj1-eb>n&Rk!KV<`k$aD z*TTS)>qhhB`W!Auxa|ZkD;rB~74W!Oh`h$}PRG~r!2O54>kpmyEs51*3j;f`^0^Zs za41QR&z(URxzz@&g|F;|L0}5&&#ebBmyoy z5gD=BqaTd`FXg95o}CBM|9L43+Gl&`jp^!*&hdI|_F5EqEk5*?M%(At86n8&r7h=% znk7-Mb&j_pC!18e!JRtxKH-GEZLull)ulP!Cr-4zcO~|r{2P`SB3|OY=zXyIDQLc2 zuhtFcB!!zLjc?cz^T%G3!N~js+EVB>k9v{i*o+c;c6yNojfjPVyzzs*+%aC{r{k|j zYuH@u2%6pAyS;R<_cDsR1;tr>9eZ1@1OFbvgZOu6ZHLas9bJiCF9&$(n@?^(zHLA6 z)768$v>flxt8;pF>}ZxQ#0G(Vo&9ZqX;v0dOCj>V$UM$pI+FbuSQPSW&EWM9^MrhdQj7_nIYRM6rNjBfO)lro&E-axSY&W6 z^nBlj#RPG=gI02%^#r@~8YstG%CPho>Tz zAWyw-y-A$Y7G1)Aq5hJN&ksT8-@>sb6atwJ_aNgMr!#$vn6G0K7knJB4-Gvb6T0oV zyCNHNkWg4FgfI<#7=9AGtpiAB6~@7bw(^0v37~`WS|9Ce11OJuVC9`2$OF<@j6&Wd zA!o}f0dHwWO@Z)Zj3(YsXyX=v4VGKZj>_=c!EjqHU*~Kdkj_Od9Vbdc&cT^z#L3zB#-ewgAb<5!}H}5W{_hX{gdz*qa_MS?+Y1hgaYZCO(9LY}!L)d&EzY@=rf_xGY@|uZnExwERW5rYP%=ClBQ}<4Ot$1GN|C#GP^4>w4y17DLjL4rS zTrIptSRvdfyjA#skk>xue_Z&qaGUV=!hZ-OI6h1dizkCUgl2U$gd5vLjCa~@^J~*d zL|kxA5psMnf3bLLvv{8PRf@k%{MF*G6Hf&J^K-mW?(O2g>K>;Yf0Xm7Fa_g+JT-eP zr?vQ_g~uv z&kO%7#NjdhjbUhz&#~-(UYCfx2M}>9GT2L)Cmbl`eTwPE3nvPTgfoTngvG)YLc1R2 zW#X?At{2t{Zxh}nG~*HFJ}CY%;V*^Tg=Rb=-45}87QQdsBTVA)M7mUArm%&ugV0RF zMLIK%fxQ*Z>m&0YCmbpqDV!jjB%C2ULuke~@-Gs9zVLAO3f-dgW}HKgS?3h^kis7o z^18};()@(@vhdHszX++|WBmUL{~>faeh{82G~*t83-L4)Vti*|S7DB@kMMZmi9*g9 zVZL#~sX|VgX80W80^!-hCBpNCv_@k3ON6}Mlec?>UMGH|aEp-kH%#{<;bTH`{viBC z@zjzsojH$ye-ZzIkk9#yw|jz`y@0{ax~{@r!aU(XA@9RXH&ST#2rU%P z?`@2yi52lo;bP%Z;f2Cd;blU8jAOnpyEo_q%EvF4%>ShDDdF#g&kJ7`@wz7fNZ6MosfLFXvn0wJx`D9`Q@da3v; zg%!fre~UkSGgw+mkqzAF45;akEFgdYlNN5}dm37ZHrg{_6{ zgxSJwLc3>ZU-8EYhX`q!NBI+lMZ%fF`ND<565(kO{}b*NelARc(J13n zg_*(@!gj)_u$!=lu#d36kb7)U-caEvA?JfKe6n!5@O0rE;X>ir!sWu1LRuYDPPuTS zkb7(}{8r(e!uy3k7Cs_;O!$=W8R7H7KL}qFzAkLMSLw$JuNQtU^q?SReNu(#!WP1# zgi)d0)3k^9-onAc0^!NR$wIrQ=>qX9gy#!sm(6-q2&;t~g?5kA+r{52d_ee!@G;?2 z!e@lf3;!T|P58QSm+*ZdEyGzKeqbRc3)6&I!dAklu#2#Vu(xoakPGTi-f-bb!U@7j z!c&B&32B?od?mv3gcl0e3NI6WS6Ct3BD`66r|=%(PlP`cJ}G=k_&eeA!dHbmg*1<6 z{XQ1bK;HD5kS6lv+X!)cKIpy)Mn8k})N<~-Z^D4Q{Ah!V@0)OdIe__n`w#R}A9@bp zU|eh9_L&1%@}tnEwX+iUl#O&x2*sL=aLYQx?r>VioKBphvtU-qBhD{=%Xd?gHRQep zbTjd{4S|gv=C_#lPd6Mx6ehLsE!o>ly6b2YlDq)m;oghQTxak zwG=ce^g1BbjUb83HPU=5bE11ESWapgLn4Zh2#ayYvJ|!=Lb>iZR^TkM@K{TX?9HH> z+`_~YZULE4;iPu}-iMH;?xfHP7+W=UC%U;!v61Szh)4-_L{x@L^^TVP%A^V>lXc9z z4}S>%n#+C#=Wu*s>PBE|)Q0U;zc^__JER_B(neqo2QKI74LhVZ4eXGb(Rhc{%meI@ z+8J%fT2~pS6ZF@b{oxc67~NjWDI~Mzo zZwiG*eno?-XB{_sbhfvWR#njs-Df0lFH+xJ1s{E^k;Q&Huy=!X0_aXkDAgU9P>7Zscu5miX(RG8zEA%1LxqB=G0*3#(|!4^z%mUz%Nq-C>j2Uzg6Fy-)>-l-1O(-6fjoXop*;41l{X!< z%>&ZuhK_ifgq)3A2;S0+YKjheTxke4Za(N>xnbP4w;_z>GTfHC612?&(xE;)N;_>+~o)e%6mH?53d06`fUPj^H2u$?PCK0mfV22 zpuBp><8fkpgElm`QwDr4JRSG?9AXC@c*fB`AhhYO!ZY_0gjr|PJ%Ru>Wngi`|LvVb|gLGy>-fJY}Y+1xW^PDc| z+yVshT7}R2Mjqv}Otd5J=3$)niF5nbJrKN4o4yGf8n&^)*A&i79%3$7NY)cH!w4TS2`1k2DwS*o4FficY1tF zOgP#cnS{gwr1yTqkgikspO9Qb2qkV|#H*yOPUQ+R;Y1e^(5cXBs6nUlIpVy&2=e+3 zAUTP-{WU|@lN>gOnM29-NMdv<#t0!CGPWO~&~hU>bUTtZtl{1poRj<({z{W^=&-}& zbo^hG%=vw*lAl5Bg~>la2-a|a42)gFeKCTt!(=%iB@!AGIt9s7IVUZ2e29t~=wwXC zhX$J{=wwp4@O|h6v0*38Ed3rn9vMSJLNq6dxHM98PmM3z-V=i8TsEi)^fEI@L=lqC zqTHD*i6=oiWxJ=b5**XGrGP!1?2}}hGWLvHK)w&(w2-m0dGa@b&xnGh^<1VqF<}M% zeFaTg=nRB4bDv=12l?k_5wh0u?>_t?=xZuyLT*|b7Pm-ram`Kc?s)0#a8U>c)ix=? z6*p4%U1B56F3S-Ks%=JR`KxV6af7u}f(vNitG7qZ&wkd^z{#7@pt#8lC~lfHR@`JA zKykz4)mU-EYZ??c1V%Sf+_W=66A2yRskk9_hxZjXr2KrmdBh#BFwo%;+8DBsAQ9o9 zh)H!6ajc(+;7gkXD(;vbiXEE`ik*gHC&yEPU@#`)8Kj(GV>^TIV#0Fkh+W~)aQqv` zCSn-Eh0H(yC?e>B{1lA7g#SJj(bwDq@=uP7$#C9zm=ZVGYZ8T?sB8P|8J)ehQE#fh z(z^6T@x{asunFYhXpu}^zqo+)w|+y&c;8GII$`vLm;(h$qm41Gq6?cL{bwnr_I)-+ z^WuGRWYzS=bBm)(=byW9*}`)cNBiXU&C4HfnlqH|ZpQfDad~x29DdGH?4sCfe7=*^ zBzb&FLbFhFw}sovYwaH8w!sbF+~|?;K>93R1HWl~7LMZ)eHQwa4!0HK_!t|8x9{Tl zesKKXrprYLX+GQ2Fdo+wZpxc@>{_(4L$j>@K!cRXBIryU9ir^orHj( zye^RUC?YA3b+PjJv}*H!^tXf$1Xyxm<8)|vPa7GCn-4lz?i-o@Tp*Uqa9eI;eb#M= zh$7xPE1D18L3#Oj)m|r5 zvOJCW%%5^}aIVxW1>ZFs3DK;WVDS#P7$ zculm<%Co%1VE7SzR+b*){bPF=`mFu#)yQubxYozlL+3O1H=)lO2szXbjTDX%^4i1j z(}i<|CBpNBtA*DHD})<`w+eagP~M^RSv!^PP2qdO4~6x@&x9ciHp)#C+V#+R{bM-a z!HHvpvxIhz(Ms~r6PYU(jA;Mw8(Zcb<#(FYy93l5i#W&WItx@=; zLUUY^zFd5@&>UZc-y;4F;eEm%37-@`CH$T6dEv{#*M#p2_Xz(k{D+Wg4fac>kOnH` z+Y5RBq&>3jKd>g=_U}RTbp7_Lr-L>w*C^!tf4lB^e&2j0KeWwLcZ>_TMtZu?=C!jz zF?Wbt);_khwY7Gd4{N6<*cOu|y(6ip}vi6oqo8!JHmmwf1Z(BefU!83IHiEW!D1-J=;{ySftVUc=-cHD~ z#|=%7%exIU^W?(Q4Z-^b*LJXuar8eF+H~jQy<>?@q&TK~7#>wBu~Ba!U0=%pnTBo~ zyrs#vL*+QutYdrWo`DaxBWU-L^~9dWLqES4E)o|A#jEkGcjeEDca zc^U95GbpbRjTrR7G5K)5c2$F{H?+Vgon}v{Xyy86YdrMyKI{{bB67pqt1aNj~EehOpuQX zy9mFo&W7)(lzWb_vCd|#!g;-9x@(1%!kdM>t}*@|A+KNLlZdz`+4_Su;kJFbY&X(z zoHep-8h|NbaTlK_c0ip;UVlIFp>-y${R>=Uoyn#{%@Z^FI5q&QUs3<>EUeCWX$TqA#)~$LcGvo2PE2KC7p>R*z@Rq1VKwO9x4^wq`2Zs z=;Y9)OlN0=6`Cl{2;0TjiDEe;>`|mk@*piVDfA5JR2N703p2v5LpC!bj6@U(A}q!o z%Tn0%2<5utSOJbej&jThBg+BRgkN0T3FRQ|jIdgS9AHLR3ZgRHiIi|7|J+PMCa)Zs z)XE^}YZ@GVTeT&f(e|LN4f}%Q0ooD*qZ?^Ue5;@%Gs5P~pEqy*yqWnq1EYO%^YWMU zor(Kquf^vqp5Kcr=FMEVcv&ZOOxVAUWMQLpe@D8IJaqH9o9#%0x9zwZw9Nz3c?I&A&N>@+IRb+6 z9tgfE{H0X0F2`rO8e81Y)5Rc9T8NHW6e4{{*5+_@ zB>qFL|NMJsn;HKeydNbAuk~@88Or=BdJ>K=zV~xH5|0z|<2Lzm!pTBj!x+wM2XT>b znQ)EJyssm^Li}dot-`y7#+Cx~d#M+3@+B7gWrvF5d9t;?u5ok9V+Z{gvS}D`!?MtZ;TWTbmJ^ zU2{r#W%#IAmfK-Or0?9S*|jq&Z^G`@v#RFR&bfYJ&4SI-uP>@NwQ^e3me}pFj)|S=T0ZRID|2gLlGxE4J1@Ro1U^K-G?2eX?JvcS=H=x7Kef`wjN$PQ(uKBVs#t z<-5P$n>4c79%on*;$A8nzQ^%?wKv&~RK3<}$FBa_O|E~n-kG(v{_V2ndz=v?_c)1& z&Cb~46b#+txRK4rU(dYEm3rO(YxPX49j!8|PDFXfWj9@yd0o=RSL#EBCsd@Z-&()B zEVb^{`j9hd{V(^1vbWanEZebb@JPg$u!QuAQ2CBs18r?$zuuebLTd8X`uei1yAsaa zv1`bgNE;2+Zmkcmd17zEnXHdj)4Y;(vh`_sUCTWV_CSAq*~#zxWoh$G!>>CDGFomP zTG6bcMb&Rx4ZFSd`cGSpyng#G=gd}>C^zGk`fzk>ea4!{_qu0}xZ|jG&+T$XW>tl1 z5T4t*dTYJIvPKr%aZ)*A+@zYV^{pA=#_rs@E6IHxVXxMQw=gwI9`>8Po{JJa)Hr*` zuB2>lbGz$pzu7wet(EPuXvGJu+OPjzt9BbYUjI_7u{c`Y*NnNlZTX9k+G%}g^DFg{ zk~UR1KJNJIqG)&SnsN7>T=j=tPIepgYow&ZbzAEPu6eaSQaF0ugu9cjL%xydx9lOY zq`Iy3(KS4>TM;(ut{2c=mkvovW*2t^wQf}*;vaxFwdy_r* zSgTK3z0~UH3U@I2bxF7KV=A&MyIkf(ZuU_)VF>#VI6wz%Fs?6$1Sg8%w{~gCKj%qT*(nz zSRcA@BKo0V&DQ!+YYOj}bk~gf&{!73a$SQdgYnDN!cgIVllRe zV+5^=p;Z_&g=s-8k? z|Jcg3by=_S-W7S3J*sloAA4QT4LLQ5>yD3gk8Rn0`VW4&%efNA_{vi@Ppd0%Mq`hX z8O~)e+MQlqwBgj6i~$+B8T~Wz+~cOLpI&~7IkQVYZgKa*jWahb*gUWL%njLY`w<;R za0mLC*DbhyUiq07#kE3l9jU9BnXCfFnUh}CVA#o=XdLQz#ZFRg8k;gL^aJv@RSmf}wAUHm6)flm@X2|$b z{)ZEvponntli(UOzdr%z{eva=n%_T@_m>45Mww;`tB3oAp%#HI1x9Iw@R!Jb_*c!71EcudDj?iFBM|4o3KhSIs;N48Yh&y6F|3n6LCK)B;6 zXDQivOf`XQCVbj<{JAIJhd?gnk5yd2PGl@K%Mn(>okaF%P?0+sJDKb`V4JMWb=)be z);7aoD|o{V#Y1@$?jdiuGQ;&1x0f6?l5(dqUjb^}q-3SzPNU4<8*Yx{PA6A|-j1wf z`9)0ncd}eP+-Gmbi(_PMoIMGz9DHO^?9*h~z3wS&*=)QRG+Br#ykyG3M5ZvOVVmKh zDKd~b4SNi3Hj`ZwM`sO8MPYWnY)Wvx>^`$)u{d;a zwk%gY3(S^{1a_ZCuW+mSz~1!f2j7f7iX3LgS!_nnHNYDjUViYl#_z=DWdPQ9d=`8i z#|ZmlK3qzITh}7r!=)rR0!>VV2>-DW)`3xk6~kkaY5}nX9=i}D!b2ydv~@{BqNjyt{$z#fsn zYN5FS$s;J4>wde=sRUp01wqND#wCH^_(Lxd*g0tHDBDT+NHEG)g5fq>GZ3x)Yy{Q; zd&y&y^z0DnJ`jU0Eh{C#nqg;6TS0_BSjrmuZ9L@}klWx*IEfeF(e;FvOgJ`DC-JHu zZmVPDqb%dP;C}=>rWz9h^$C+^bC7;x@ZfI@9{i2G#u}H4|6%ax5CU_fGOYYsUr2Q+ ziAxM~-l{qh>|h+?YO_Z?8MX=KRhN=rg>kGP$hgb!e+xXSN;nngDx1EF1g~T`mV{9l z(6VIueK1sx&w^yyWB;-6VnhQLaAbU5KzLrx{UVaP&)D)r1N zTPfbyIS?>v%FMNd40~Du;W{#GyX(v(aI;`+6JAnBg8hK-96*6j5?C#?{HaxwK%8qC z5*HYzWK|uBGI*5o)T*TXc6A)eSHNSlX2P|GoJn{R9tEzdYZwwUQ6=Lz4%i{MLJ|DB zUFg@1orG}KZK+QZIK<4wjf8(en85-o;jzay!7p&-s`zz|eZ-OyoZLF%Hh7#I1R#D> z2|S*tJ%Ps#9k6YcJ&0iLTFs+a0uQGAB39KOhJ}+rPBS$uB(P$TV>^U}HdJs5D|m-V zG4Tz6KTvZISk;KB)IKtzGNy(Loc+4!0IA>{VEcFHQ^HpekWH{ z2bwUEO?c2WVIqM|K-TwGA5Ik?G`%>9pelZ9s!07dgzOA+;_Ga zX_E;roA70&btE`CaCakc9OLe01?Pe&fJYF4_deY8#}WG=B_x*z?&y{Io2%bg8Uii#Q&SH_*m!LDY-ncZ13J) zM${{bdaa|#*||ff-ow1bgY%i^>}bc1UWaJjiDrN4^K$aL_UJJT+fC=?As{EO2X^7k z>FT8-Ar=oA)5B{r#yd9$`)227BX!lVU1L&UPI`!<$ZKshv4LO%bJ9Xq*BfB+O=2j9(gBK6!#jP>x~)X^^0~G+p%*;Z(P*tAMMqteRjtVU5_DmT=dxX z-uS3DsK`ql>}7uFt;}hEbcY^&PUzJMednd*KvtLD2<_UVOYfd%j_cXEL$AEiy?gZ> z%ci78JI|+Bv?2xdfZX<-I+2TD+RAxRuib)nT{RmK~@FxE{@UL?h@64!oR5Z_zBKu=q{|bp2wmx2m2fq7>Za1-%d9PoRbZCqeBpdJVpF2N z#?zv4-SE#BNIq!M<@*r-x9NH!gmjW(m@fE`VV^%vQaU9w`rC=W`%xV+0j+dLqhI>=)>>ulV`2nfo1 zDIkv;CtE*bH*GTm?}5Cz_8@|{@~#6Nl=n8|v7M|RReo09_dzocpK0luA;IO1jvM3e zg%76N0DaaHW{_hX{X_7mPKkn@)T8!qE3#GTZMp)a8)z9I>qqxAe6St61O1YPINOd) z(1C7nRzlv(2(ylLqay~I=QM{#pEmTgi9lBxc|1NWGbnEa#wovvTW952-eNHPpKmL| zGp50LP*?<=XO4J7i07}384vJ$m3n~Z$Y^jLM(Vz{BJA-7=Q)je9)$+yp-0<*WuNex zL0ggdq};&0cwgHP8{uDb{vGQ9bD98cF4hXK6s{L;6y7SlUufsd{6_qC;Y-3l3EvdH zEBu>~dJvY|R(PziK*)J>j5ljE;?PqEK^upeL=4!)!evT#k@&UZuMy8ra+Je40nE2W z{2k)&5&w|*pNoG={EI@W9hl#Iv;*?QB5(Gj1yb!v-t55)>`fl!4pKPRB`0t8o<;n4 z@zWJQQ~Uz)XNg}Seyxz#E6S-5f4%rE;!(4M+P>gYX5!5YHu|%d_&g!6OYG;t!r{V` zgoVN>!qbGag-eC!3NI3_5nd_$uCPY9S;(()EdL(i!@@^}TZLx4A>ALv?-0Hrd|S9j z_`kwWg*;JN4!;``TL`HSCLa}c6ZR1H6%G&%5e^gb3nufQETrC^yqRbNTqxeG`vZQ3 z`16HpgqI5W<&ya~2+jBff3tYA{tx&E#6Kc@OlZb2;-3-!d*L62JB4O^Bi;Mr_Xz8S zp9&K>&XCURMGnjm-(1K~tBgNJNLx(u`N9I>2%$L-5I<4;slwBR{5H${{P0V>K)70X zsqji+rO=!gNM9%ZCgHup2ZWCZx$rXOZxg;Cd`0*t;oHLZgdYk2CghEjazes1A@_D* zcxz!hVYaZFkg7qZ>m%g%XYwP3B1SpIl=|PvxQ59Wx`8@R|~%)Lyb47YJ7i8}G$jsqpKCb;6s3RN_+3-NGLU9}+$) zd{Rg|0;d0?@J-=6!oLak3YnHZN!V0~^`uRB8(|0G(ZXYdeS~%o<`cya7jlmc$}be2 zCY&uS7A_Jl6P_n56J8>uWd!A|7j72bD7;g6kMPIBp9&un{!;j?@Hychg*$|A2;Uac z6ocjeLzsw{Kk_NU3}JI&TVY3GSK+ZjyXW!%@dd&W!b9!7JXh(?6fPDn6<#1*Exc5C zrLgf{%(N|Gdu|ijJ(wR5|1;q)gii^d5k4>cgK($t4WZqW`TvQp7k(<_{)Q}{3*Qqn zgw2I*g&l=mg~tl}3I_;j978!{g_DKTg{KSW2+tCpBU~w5CA?I4rLaOH82H|bO zyM#XyJ|v{I4(qp7$ai`2e-!Q%+P#?H7r#f?crWHeyvQrs%x8!m?Vij(6#o<9qe8nE^H%ZO zg?10-*Tlaid{_9P@UOzpg&v-k#Jk>(^(XnN)vh+wqy5P#9ET)UR>De``Bld2iG5jH;%_ zc09Ez9k%1n@TMD6H)T}cT%5AbJwEZ>;a*udxguPdRFzro?7qG1>R9@Qgz_uHzj10} z%}1oyHdzqIDc|1-0$UBq|#mITvr?WX}yzsC;U(A6MzZ85HJKx%5|zk z8}0;V?1KIYR^y+PIeWsPlxlBXI(C0OI<~dG`IakVO=H)@7=C|jN_}`y=eiEp56DhJn!*$yfCokl=@I4d$04%)cVli&U>8=-S=jkhjebIy&1EAy2njT z+!Ia=LDI|HosE&|9grR!(PU%VrnB$sQrvlO2y#P|o6vc0^YaplA=S&?+dR{)PN?;2 zoXV5md2jINS&@&LMv^~jntbv*y9Pb;PVz}9A2m%Ws1L7tIxC#(e$>=;kAM0dcW6O< zq+RNsaBA9~aGG15P*wWzh4*A`Oxl!O9p3OiPU^oPXA*bUpz z>jrI0sZOs=-RSHIrJelF95pQD5iT14zt?E-B zTGY2bVP>EDgmJC*COPgPZ%@c;fk%^sJ)wm6w}&@8xW^5j{Lao?=cA@hr}~H!*^>}? zaeHd5v(bBZgok6kscH2&9ey4jS$yoaRFv-R2`8Yhyp6*K{^Gh}`M+>Fxt$Vn))9BR z?vfvlcqh@lGWpo;;PWQchsRAqzYmAMZ`g2f3CIlz-tO(G)qizzNAw$!THXp{BWYV| z4eHqTXn5N8Hj`~Hj%{MfM(;ZRNDp``wWdcbFP3pd>$1Wtipt8bs4m-f#Y<)GAS-vz z_UGO**FiImLoRg|E?*$|(tm{sZ1{r>a24MX-0}(1MCI2tNQ9Gm12#0=a0z)GR;SjYBi9fQ%PiX;y5 zZGgFZapLizTbKtnz_?C?0lKfH(_Gg3?p{mMC zsId}$U?uPoE6b)d68Lb1USrOm!?Q=4eg?_zdRF%%#5Uam!e^6kB%9tEXO9BwWOCF! z4&qk~-;#lDYxW?5dLpvfT_8>*K^@E)AhK-A=1(GoPe>@7IjI!oi>6=r%`E&<#QKFB zwwkOd+^}~tuPK~apM`ht_^vJd=ZG|g^O?vLPGMO#r73(51^B(sYs8C`aPRLZfxREX z!+`1iRwUT_{Xt~el&0@SBSaEj2Jspt{21Fu`x5wgVZX~o|&Ntz&<@hqk?-6!kB-M7IVLOsFU1-=o zVEry+)_36DC$`zbM3y^z6c`n2`f`6A5~C0Lg4;kik0x9m9Wc7_>>ZCN+Y3Z8tc%4Ia|Vi4|)9#c!eF%8L>^b zfN%}lkF4nc!;WHJGlrP84GVu`I}2y;&p@QXF@xMwre0}m; z{5KZ*G1B>k8a5esO}|jXwgKCU53GDC3*<7%wjkU!$$If#+d3D2fi%o}R6`mF8ifSo za2olEK4I}Evpkc?uuI9BHXHU*u&wyhNcKbc>A6il({vBxa{`U;+q~beOK8 zP46*&4mbtm%WaqjnSm)FneE*?v;A68+9{?2%@UowtOShntTZg$#51RPzCv2~A*^Og zhT(9fxl@zKwlEW7W5L3z0D3NUxT!_xABQWBrQr;H2!y=2 zD*y#Ee*)_Ukq?#z=Jla863GX>eSJ#nP<%hHFoXP-mUczR0 zBuS_vaihPXz;Gf8zM?)8~)9SI)bz+8{csN)DzVwH+Z=3-S6Q*Xy>{N6wjW5;W;~sl>ph$2~#22 zxXbX*@kN_>JI*lufHyN*7=ZjS;8A#{Abwzi3+;enurJD=_3%Yu(|IH6V{%PD{9LE- z3NXavI^}S3J&Q`Y1Ktw8=Ku|VW6cv()sNmMH$PS^3TcH)J zwP>kQ+q!E(sah3_RY5>ouvAlV`F}ohK6CFOf@16U|E=Gj=atEOo@eIFcGf#*o|#X5 z{oJw$5~~b{NZ~TuLS}cH{&9!+ChWJuB$H1t3*0sgS;{K#C(m{o(a0*Zb7mQJ%r1?3 zqeNhtEkG3*ra>Q%&4aSrlx0>?89lGV;j|(6{PCPwFlE9Sz{8LG84@-d3&r;aoYMr` z2y@??dzv3}h$5PI@O=)=pmf|EjSM=76&e`;k>-2z$H0XIv6KUFKo)X#e6e zde{!fHOJt@1v#8|CEjvSMq&#bvMMg4$G`IoX1TcWhA|Ef$C4OjO0{HTF+EqnArFGL z4V;A=&F%a)2pG#hf@AsV=TifB1md9ajvzjU^PIVE{B$wTIR zqN+k6x#K=KoFDjaHmbg^L@y%TPk6Y$0~URO=M}iXA*4#F1TVkf9uTA+XBoc36Cg7(VKbUOEgK&Y?OvH+xQ3+N2$Z$tL zt>N&QjjFFH5VP_3h#$DhxXk#34IBlk8XHyo1(K@TMitMUJNdEVEl(96m9TH~i{mF< zAuYy=nppA5aVI}kd`IS{JGxDau}-jKg>q5kQ$BE_Q&pi5jNz-|$AL-vs(86Qz z1{2H$H`sN>$vK&}*nOoB9Gf9fanHbs$5?zhNy6AvWJNDy1!8;zF*!t4{E_x9RDXj@ zLMve>dKoJagQdVe*wA~VjSmvLwM2AQobOnyyxpj0b=$$Q%61FtxS!pEX>i#jR)^&; zfMZSVRxzH{lfiP$MHxd*N9=iuYvI6r!vE{z&(G?N?>cJ6%;}S6j-48vIC;v1S_Q&EuT1xf z&d^!2FM$aL!f|M6HZXPU>_R^_&Iogiz2|8XcBXe#v}02bCQoTmuWHnr0F$F^uWF7r zKI&D0CmOk-U%!4{2CTTE9;}CIWOwkUE%2&Gy{S2{0IQYLG#v5{g|cC8v~GUi4iNSk z;V1L6;s1;A|IGNGGyZMH|8yw36ZUx22v3@T8|P+q8+i{U7;v~_s;JN|Gg&o zJri|pCTMSZZOQZ(DU2j)c02Rmz{Vad;Ob?26Bl?bCZ3+vsD6{kLN7g%-M@Dy@4ljmFo;4OpK<#( zYTdeZbIeyR(DgQA{hGij|T%iLt}?%KR#BRW*9_ke)+vT&9n|Z0O{x zCphLXeRUq*|9NYw|7&Jc>)#i1Z)YQ2nr$b)uo|llV-i(Bq7s zdH&Wxw6O77LP3AB0vIp&n6@t!y%bN;oDXn3uVV(A6EaYImx!L%Ep6=(%{8$fiHk{oD zUgtNbIZl)wZ8nTArNQ*Jp5ylpvmTYe%#F!*BP2*O^mK>vvPYX2WiWKbT%=&Z*f@9l`tJgXY!2BxllNnp>528(-~gI^)!A zsA@$|&4#Ks;&oQqggvjGfj?M}Rj5Y>bZnOzipS$t4bGm+@H! zDxOcYt?4QD75TH1`cdL!ahiCIxIkPit`yga_lUm`evl<^-DpAdJ7Z;9`aDDQ`o zKa%{JWEU4Q!;S3*(yK`s?P6^=jI9RrZKwyki03I@cd?)JoJ)xNj}#|MKU2I$EK#_% z&A3(i<%|KQ8$h$uE=0|5b6H^nVx2#m^P);-<#-R753xzWd9p)x9;k6}O+X-VUf&GlF1bB|(1dlddx$sb5Iwg)KRG0A+fWxB@Z0Qwq~QLefq#BRq+k+kob4;bJ2`^Mf~b|ZnN*4`=2g06weZ~MQgiyj^v6qs~ob*bgZrF z49V=TrhcASBC-#g`dh?x;zscvakKca_^9}V_@wxv_>x%h{p3CA4~QR$AB&%hE}!Qp zmw8_S($(K7AK1w=F50ji2RsK`8tuK zswtcI7jT{AJH>lM4*6xgUx<&0)^_zt$)>b7Z)A{{hdIe2&;d>?IBqIny2Y<2Yv0+Ne&GY~F{Uze@6a(Y_BYl5F3D ztc~g>>F*Wq7atVOdlAxoOfts>Gyj*w*TuKQ_rwF@VezO~(MB~{?+xaC3F&g|HPbim zN#L21t!-)t$(_aX#U5gR(Y`lbDEUX?MDbFQqq~`3v3P@clUVWn>8H|L8&vzgWNl9E zdlF~YWxDT)2SoGU1pQITpNlSZjL-4qWKFTYc!qeU*h1_oa(!d&*Hi2x=8N_{>LSUb zMUGkLelx|Z#Q7peu`|3>TqUj(H;MO(*4Fev$-fpK7dZ@`=~)}o*CoFt?h_A+=KTu( zFC>3k8`EZdAHlvYMf2VT+1i+%Cw+IZpEyVyE{+r@h?B(`;%srgc&)fdyhU6lt`s+j zcZm0iKNBAo9~EgR!1}x(?iODY-xl8!KM)U#{}Ro68q%r6_ZBc+tSQzNt!-(RNy4(sY5cwFRZM0_8R$jTR{P5c`RPMA|Yie7tCFJ+F{Va|4Di7HPad zd7Vh>1j{$YnwSs@-Z4V0e}X~{tOb&&=Qls^<{*Fc#I$&s{bAZv&;J)qoFq#*<4E+Q=%DEAj>yg+%h zNE-&qGesIMP`+NIbphp7B5f5YZx(5+K>2Zz_6d|<5^1JD`8|33!gw_)!(z^sKR$C}`*zvWTSueub;H}9*v7eCn@(-oM7e#l zjq~o7$PAyT*aoz5J`Gmh)7I@NFW3QF-^y6d@bGW0tGgk*;^o){v0bs9 zu!7Fnh;@}V4yQfzj*R7Lw};mztOE=cWuwg6|OIsCM>g%ek zA{)lMSjsAQnXjuVT@uzf@-?~Ivm{nYn%>e}8>=i$XK7MmsnU#)=DJwA(S$d+v3#SO zU6>qeh*B{1&>Ak(x>ys8K9(*LFI_X~LMV%^MWTGRG>P)r(j>~~ zmnH)%7G>;p&&{|!X}uepT9|zMh}c`@k$gYL1+iq+!f&A>thlMG( zo0df>-zv|Dx2NBFww!EF|6B^TPYCU!V;V0d+cLF6DcO>?Oo^7XWlFT9U#4J7`lU$1 zwUn{9F|IAPlehFR>en0|E$59 zJ>~g3($+7}JAF;PwN8t9JCj$1SK$6yg7x%D_moFV_LMg+jjXJ+GzBZyWo{i3%fpxw!&s!$Z%0>mu!gae(q`t~ zk~lW*T66B46N>$0S9k;Fy+G~imPX3_UbEYEUmSy_VVJRMO(7g z*VzzVcNtca%v@h*MZ*o5d0a~_x;*pthASFj6}gm@<~uWSPcA{u3ro3*T%C1TDejy+ zxVmL^me*g0XJ6`1V;7W%>yO0RZ#-IVOf}27F80wb_q;yPCmjhVy}c`QeYh;?(2Yr% zx7Xir#=1ETejXW9SZinI8V~bE)GW*#Q&2c+%<{r@V|Ew5IfnB_WQ4pU8Qzgy?cK}` zT;VQr1!mj8d=!~$FmpxyTsY20(S-9+{J1VwRLt3!c=qzS`{6$GjnKSPgkAO%yI11h zn|Q&gxM2Y|3?0E>*yMif=5r$$fZ>EfN$h;}p5_}-Q}f;xN{KNboW!rU-W2*fPd1tq zzPn(83DdnBNx2tNVuFdakUV}s_B!>Xw=VbYelhn5rxY`JH)8sIBjE{DM#B91o3sTX z;l*xqsIYe2fUpZWWe1gm!sc}i^G2}SIGk^SxOQ9y_6rY|$hG4h!_G;ZXEQt`{4D&H z+{f|X?HIy-j>CzKxVdxDTgS!YI)&)tH-c17w&|W7Vy68mU&wf!jm&u-Q&-?04%14g z+1H)MlDOxX@MV-)6gS7nbKy;Uj{Bc$Tl;6u{yF$pMl93eDNKKX`{IJ`5_j6 zA9~Ev#wO&u@OGLuF(LCyTpHrp`22E~2A!3kqKsczR_=(Nfi%3?TA5#n()hZo{3fGO z%nEn8Ci~9#;hD|}AbgR(W6c_OzL<%G)8}H5J72urh#jnW8h!+&&+TZ%^+xPu#cC*Z z`rNavIEUhR%qHO{#UChDc(mParjb1unQ|?=?nbJOPfKY$gCuvN%;P3GvkDTMfy8>4 zN^CSDD&dRo84=T1_~LVDjr19)gfBjjK@pYk#g!QTlRg8L@WuHU$&)?e9m2_gPu14)nxb7s4_4U}?J{~2 zs{{<4ad4}Cy`ghsBw(&8n4)qjfy6cjURVwgyy{>&mj`cr8v`G#5r{%Km?4*%b*(5& zNhl&^6!@D?G1AH?%uXmW$|&$xo?_H2qrjhgQq(P@P?At&mQfgq%Rn)rWhD^ItZrDE zhFk{+121AH9PHQTmC^I2ujd46tW|t}q!-^hzz6$9VvO+?1XAzM)Sox0TuAt-UlmN9 zH=g*0ivo!myJs~cZ_H+Eg#Yc}V8BR>frEWZm}KW9%xnj=ZrFXYQmubh)knL9`r+Vr$_t zdam;I5fnQLhbXM$7ULa8JY>8h37)?&NS#+^8#`cp#H{xD`M*}gI#5W)a|d;xB2q?S zYeJD`OxQVqNij0YD14Ss)GVWL2OemOQMZgjZ#=D}$SkA4j~`M*%P3Sbbs9=U;cz%! zE21Z6^g{@?1N0vhB^qSTJkua)s3cPRpolBhQHYvaL&4VA3J0Ss;uWLEqKv4h*?3IZ z49U(06w~(?@{!~W=XaalCimgQ4Sw#g716WE=<^9>h0-GJJd@RMqAy(7S#nEpGJXBw zLe9)FWCEg~MsY>vy~Hj^xF92^@^ld71JH zHN3n)`SBNCUYf(<;AMFa`(ENBK(TB4Z{8WuAm$euShm!3qVm;DK$%a*7$^1eR`Nlhv z;N2DvB%;80^9lbxJ0uNf7%POck0>$TkteGTp98DlP!57O7u*K$j4-zu)WDo$tQiNO z;3-G6LvBV-k6)O4g5PS95WyQiNGAWtfEWpf>z45Iynv`_@(f(feg-yUK0@z?!y6D`n$#~t8vUR8Wq7}c=S9ez34raB4UxpDxT~mg@HEznl_cF6>#Q%rka9oH$88YbSa|C&PP{b3G z-{OrxkDu{{#KmwpzX?C%3km-uGiO$J^Xf62;9HLx8b4e7?GAvM;hZI6{>gs0h-dyl zIJ6JJtdRZTB6`Na;dVgyd5$C+n97=qlOKqYAQ8y3rk|t#rsC&0l;CxRw2zt#?2yTG z2%$WW2J#%1$n&B^J%`!zH!%CcTS&OBxq}TOq9`Ep_$-)KAOTyl*WmFlrUHTkzHzb= z{&`qH_@~1#;%+#eL4e;_!w8PcfHu)o1%=4oKPCk>D?Xl|FiloK@DYvKTip2jMB)vu zfQ{tOoU&w5F+F$zK;$`y3=f+RF9C~i`M6~iRM$nt^r#WH7SrS3hK5!~Uc41yCJ@)W zBORhCoSA8a9v&a) z6Nf3@3ViSG1cyt27z2l&dj+I^h-@@JL@qUDDIj>)#G%}1-py}-fKxg@`RsaS^z-)! z-p~kIb0JxRujXb=P+J1CKk_i!KKy?l4);Xjkns*?OY%Ub@~rtd-29*6<_+TS%n|3G zj;}#vvoVpGI5db}9*@p@Gw+sAz8hCk!POR^eBUUOkT7p`ANk4;;xT#e;kA#LhvPBL z&A>0$(RfT=t(OK1%QOQu*c*?@(|`{F)F9cf0i`j%Ms?za!6!o^jw)&1@m0%2g#xwo zE5w!x)Y7j|g6Dic-E57Rn(x8 zUrS1=rRvRE@?o2ZbAnnXDio+?;s^z5nK(j$S|*NApq7av6sTq52nA}HxYh&LWuoC( zOFqO=gUWs_DXEsKH*3kKNFvS&YMH1|pq7av6sTq52nA}HI6{G1CXP^`mWd-2sAb|> z57aWz@T{fklf=?>Lg9DPJDDDB*~9UNq3(_g;+~Is}s>Ev6{GTCXQL4-ic$z zdXIuj>`O`a;lxp7ON4MAMl?JJc%o8bQyg~>5426vYW z@+(V8&!5C04YZ%yBydhhW7{ti9<%~B6jU4E#)4Z=&c=}lIcK1aPjRA?@5j6*Uzv_2 zG0_Qz=Zwcw|Ep7)pxNS6n&8+6rZh24sVPk!3A^W>ai&)@+neOC@mytuH!<1}%RO^l zXm4U9$E!z;cY2hITi42N-MT#n+hAejtD{(PIjhkb4H`CV$T?BG$=P0mY;Wv{GqAO4 z8$T~d>f8ObRy@^N$sYSi|BfP>Ku8v(8^-de%U7F+7j(V3yy*hopDLGi#n(JHF z>WekAIbq5)%%0NMn~|e6wX5~@X6CR|Go$C9&Z$>s=U@(&#$MIF-sNU078~kS9dQCp zFf`#$q{(#R`qgfZcL+14-0o(3yNj~D8c}a*)N7Q@6{fMYwpleB<-k7YqlTFM<#JB_ zlGy(QCHQJ71NjB>4*Jm$wR19=G&4p9=CFKS#$U~5M4(uwn&nwG%M;eMLTi5~S>iOv z_Ntp!JZT$O$oK1y@~Kw!Yg!i-t8iFxpubXx_(>Bya3}NgfPPI?l|E0ZR4f3W!==`_ zaC?r9e?k)sJq3UKiaH$&!^e}wTvsE+entlFY|i@YQE~)3G#r z)SDjls`vel{5ia?adlsu<2CB*T^#jVZfMw$caheu8@6WIo}HiLJscwYf>Fa~LXqnC zn zoM=1Tq8hXch3xc1SVp^pgMS_QuM_{BtvQF{Gx-GP7cz6n#6wOpuaKEZ=%f<|eZ$N@ z=B|ER4kwvhC@@UZ39jt^eOaeHK2cDjer(Uggh84)$~3>32FlEX^uIBKkZtP8(`L;c zJ8k@g(G%OZ^QV~7yil_yPntI2lBg-__jYx5cI*Y`6>1iE)#960_bQDSR=PfNL&}ZG zi;@ADe#o%li z;C1FgNn1m^*|6?V1k-yBU0~Z#Nv6j(u;~qf-|hpi^BKm*yh@KY8+Hj~>u1o*I3cgB zrAUFWG4KcTE$xCIOtt-dskiykPC1xf-$srTh0bm^Y&sOd^l~xIfE~=N2Z|a`?*{no zKJYr1BE5J=bRcX2{K53{1Ly#tCKhvYl=1T^u=WIuX@}aB?eRVjd z$Ml(J;PiFUaNeH-o!xADR<;c4zl%ADc&rkeZ53bR#qSzc<`GV8-f=C*`lKcT;qx4x zS&7Z_mq3auJk0FGHeq}C8(TcFdFBWNWyVfyT<1M-DVlU}y2dxA+Zv8-#(U54a}=3( z8h?rR(WA#s7&~tA=!sM3Ou@{H62@L~N$_{A zBsY@WQgR2$oR*dGIi)J&^E{zELh?AtQzXxoyg+iP9A?E*> zNXl>DaT_a$>qAjbbfGHv52XOJj=UCE6kpC!42XbQ`55qf2 z&Xr7CbcPp5zF6`^$ulI+mApVQZO@tBa>@MkMtQ5`ZIWqo&h&RmeqHjrk`GHRmrOe@ z#;;5wJ=&O4&Xn9#a<=5olG&Tb_?&}>@yAK#I>nS{OD>YUNb*w2Yb4WFobk6v=6b}G zACvsF^o-0VmMUpwdh;pgqHIna;%mFtHe@OCUlAn~!@hc2} zO)^KAP(CP`V>Kv$A(eaB=3pjX(VpRO-Mv)DSdmftJqD9 zi9^Ma;%IS-I7>8htstL8l5Z9H4#E8I61RvCijRtqi@U{l#E(SYPfdNqigTqjp&k#? z&f>X>*IP2zc;x=PpEBN$By$KE<*AZ+U!^=>@*>H%N?s+|jFCq?Gbal8YlWM+P#`}i z`4z=~Lo)BLO#hJNk0l?I%dx{0(cyXq9t;qW<)8jIT zq?w}xG;@-GPf(A1-%$8o$%iB#mTcxALHx?NPca=c=LpzLvYA^1GVh}dA0~286XjVV z4zIEC#BIV5r=}sF*Su%&U5PZk?O-d(ZN<(a-{%;wznCvxAYLREist-9{Hr9-7jF`8 z6W59yH^B7G`3r89Z07>{t>hQQm&Ct_?}&%Qzl$G>pNbyO1EkLZ>tq$Nx=4Em>RX8I z#7?3)?-AZjav#y0|IimmHrD~`sO+SjY$Z2o%FP)VE9ULgLsGdQ<3i- zjQ1ddwzC(OQd_jCgv~vgTmu#+A>~~ahx%j2%@%lqJ4PMCF;u&I=*hb|05#x0e zdx}Fue(GcRcyW?ATjcu^!;8i1#G6FEKQVlzxK_MFyj%R4_<*=g+%Eo3d`jf|71P}< zz9a4zkBa4D5^h9{UrDSj+PQ%$&I#06;W=U-aez2dwWB5uX&F6?ch$68DJ*#gD~LMLRc863Wi<)0&CQ5Kj|N7aNPs#I|Bb zF-Np>F7}no_dKS{F|FiCagunMc%^uaxInx?yj5Hx(n5>r-6#H1d_;Ugd{X?Q__E0N zK<@vRxL@SwW9n(~McTO+tKvnBat$$4jEc?0R$>RSvsiI1Mp}?Dy&s8_#i`0(2X7IKW=MYMDM^pTt|7Kj&#qs2mTia1NWQY;Y{igqrbA4@iKHX{Ff zBtIzrN_ivJSXkw$%3Ockq&wZ(d3L$Qg- z5qaFdo!CV@SB!~$MLXByFv+w)|Bd#VSEn=y-Qd}$EA>J+8xsA3<{+(#&I@&3Dx41`qTYO*qK>UaJ ziTH&Ws_eHzB{5y35h~j!Dz+5ch+V{U#XPaMI9MDe+PRU&NS-8KCe9SE5a)~6inM}d zc~*-X#Z6+xIg@@P{cpvm#plI8iGLRNitmbt#J`Ili=T=veuJ|-Ng~a1DW5Jj7MqD3 z#Li+jv8Omt93oyQ{z$w;EEKuE0`r?CUM&`hb}pvHl4&Q*_&*Wv6}O1L6dw_Hh`$$K z5O;~MiEoPUi2KFAi64po5nFFq_jDn2LvQKWf3_dg(h zDt;kW#YZEC*AN?v&BQL^x#B=^h&W!HB+eD*iMNVN#4_NfOxSuPMjrPDPAuw7FUXEMNV+Q{C_DvDLyN{A^t@? zEFKk;(9z5ND~a{Q24ZWmy_hHV7B3WkBwi*?7w3!DikyLg`K=YVh+D|5P6f*-xJBG5{#N{h__Fw_ z_`djo__^rf!-uJdSVL?qHWNFEUB!OlAn`}ySP?&Czjn?=e%EEbD8_Mf7PfBJxqbU+ zV*92!3(xM{xq~13o98UtihBXJ_?(4x@zn=&7FNw$lstE5d1Obg!ke~+kCgPObmYq} z4<7rtywdXIl}lr3hZa}bb_Ac{4=*UWBT~aXBQJc|3x}7cEQ_p6THZd^KUO)0*^Ms3 z3`-Yrb|Wl&?mUp!HqU8&-p=H8?ve?Z!^&yoWL+0)SlFy^f8lSBIa!5;V-4>u{E6ZF zh38IR?>xSU{iCKi!!8#kb>Dz+ zuCFm_`wtT|t%Tac?@1?=$>AE9IjK7lN~*(v=J*$CT3|FOlK~I62q$#*ME(yaEnu8q z(cgKl(WLNGg=fAq47iD!NRs(j6iMN?ufz;aFESd<2)wh}(A$9tb?QTJD{8y(Q-^mI zwcV%E3+H$Pit!&)Jncag6x4K=N5Wf;GECDz%=C0K_DSN0lyI@T9Z2HGhVVl7CHRxW z96FJb7QQNd96XT$PWYPiySZPMQ>h_#49`n{z=)wrT=yqDKfNxq$_iJaMP;~1V#G^6kp@*^ESVVnODOR#?`W`OELPb-9^ab|tDFB9Z#5C<69%(h4CnHhw)xSyzgrXegq3U|8Vom=<5K7=meAV0}v~|#o&YCEz#F_ zhY*Eum?vjm8PBOVjeaokSF7I#4?ovoS7yVs;e{f;wSkXz*#NH@*o_lR&rIw>PaCt> z$V37|pp0+r;DaGAVe2&1)XC3msEvppb1KRxmWUq@QS@*bJzw}jq>P>rvO`E(89h8( z%}hY_@JvQoiAKgdif9Ul*=y#N(c@=23dxu)ivJzpVE;?x!f{d~lC^?eaX!g{<8bCD zs>mCg*_z@%TOF4C#6aUMAjZJKJUiI<7qap9Sv@`e5xm;QJ%w3g4ebZiGYhtpG6ij zulz`;{4;qJBQXn@PZJNr!F+li9P81$~u7~M9p>t+b;G7wiIEZ|1nyowj$KY^T5czP%?wy`XeLXXM*Y|z^ z{0)vq^X;0H(fhFp8BXvbz#%30Of?qw^!V4pU?LMv7Wee>A%&cYW^g8Fdi;|vem&Zz z!KJ|#xyjFxSPExMmeDa&DIqEpM=8%9KRrXE|y}8lW4QN$#W#3jXO{BN|bF>G_<-h)1j(yf_8a2*}dKo!cv_QNp>Q%xb z?S1(-D(W@P@kaIa8sxy3@BFsj)n@tjE3;u42~(`Qi?hAgo$T@6eehJzIg_cp;q+}g z(pVN%DLt>Z_o|caJy6s)M4KX5uypEx#mW6utvef^UBP?SoT+W%qg;b+AcLc?S=Rj2 z&5o?8N<96z%?gr7v1|cPYMvA{B|6Rw>Fe#5;`#Z2vvW_ORTeg3~;v}6v!$?TJyUOjqrjW%P;7fhc%Wma_J^qJ9aLk2{9P8~Pll1pIA zls|L&_zAOSO`kcdd9*`z=j;yAc5U#h`s{Wcqs?HzGhytk3C*JyVVBkuv`ecFqdT`6 zHxmX@h0&Q4u9!S)^7LuZc5U0Y?Qr&woNj#SGNZj6w;8-iJ*Llu4N$8A9h~I!lmV4O z)x$O2T5cV$u6vqW&utKDpFA;0DV3=Lyz1k5%c7NdNXa=fRWs`)`m`A5Fo> zPO{pKZ4h<4l-tkZX4XH@sN)NQNy zO3z#|i3pyPk`UnY%n?thJac9SWu94y%`<04P|h%RkZccsV~Zy?+7Sge+9d@y4=swr zWsWoN@yFQ_1#i!IZ}bg{zVgDu_Z)N2`*+6cV^=di`#iCy*jMB|hU2$KiIc@?;x%H4 zc&oTvyhFT4ztG3zA=wY{nfUy|*Qs@y3wN8tPyQE->b2 z)*uD5B%ATXs7E`=W*jl(ZjuLzLrLgQb**$Xo2fUi4%VM%HOcdq#ik z%=-?*bHpBEFL9taL^S6M;*XI$NxV#Czbn(bR$L_BA}$kGiW|jE;%4!FahteZ{GIre z_=@{FnH-80K+AdHM66WX~{JUu0(&W%hHCrZ)m)uOVf29h1F8&J9a> zhCfI zSaBRZJHJ^@c9xTN{Cp*zr;szmn&RmqJGvQe&U?^~qwgqv7co~n**N;)3b$+UviqIs z+O>CQOSa?bOC&E8`5wmj#-0USC3&65F9r<1M`VXS@k@_3NTg4^f8gYYomw2DZuN>UpjRrTRvdS~TKe^3#c}r!O8+ZyhiKR4 z<)KUzir>LIp6!3wHvi+_!LdM}zeb<`zipc~ zojP^G+J5c2v~6c%e)D(mclm=7x3Uff&G3x$zk{#YnpT>&E_YFQNyE8!7uG3#@Ys=m zI7gh^Nrg!(Mn&At$%k^CI}hb~)mPSCUTvvYdfGCWM;?B=q|SyqtEw)4IPysB6X%gU z=dkC5+tpZ6Yvl{&BT8$QrZ4r@hSzx;>Ybi-`iAbEA79>m(7|qQhsT{PH!H3Aa?m^M zdQJ=H@XtzO2gBaFl-$Gjmh_G|n7%*HsTXtGeLmu!`3t&xN5WqD%RlL!yc4UAm3phX zl-Fz%g-b)))MU*~TGa<@-B-z5oL6IY#0L>yYOSuazV^CEUQ%g#Ud;{D9%vg&+R&jql-j90^jydC&^2zC=Z}?a-f`^4 ztbgnpbnx}F2OWH=ORt0da{C{I~nKh_g011q{iBnhx$d~_&tBz z{%Wi1u5u5RxYd@Nw#GTjIecqL9jxfqdu!T;K?j#(Ou^HYU*=ecN?552>mr7+VpkOF za;0HqshVI0bdk~}u?UV!;V=44gn zaoaIqQEbukXsaJX3h#LG*!5X2EPB#t+#I$zH9P|QcO|cjtQwUUTHWP=Hszs<(BhZ5 zT^RbwuCxuiQ`^l=J=8t5+M2wBJ$k)Xqf5+1D>f<*o%6^Mw^HSmsioDH-nI*?m2IuF zE^Wi42EQzPEOOS)q*X~rA|a&imEwF}-yJn>=r#;x<6Lg&9(G-)dAFUp2b0{zDd+Bj zrtQ%3NdKYb;k52>4|MMi$-}-Oq;Ysx(&~?$ws{@%l9tplD`h3E!7-}e1dhk3p2l3{ z#)ces>=JELe01jh)mM!&=k_i89gH(cit+5OzV7*bNo&u-SdY4kGD=1)$}d^9sI=s@ zMLSE}E;jcgyB^;^fzKUt9|*gB@s8uZ1EDW8B}SR}hjAP~gW6*!LVO%YJ_IjHO_Krq zA4+P>IGyk>)O57bq+CgallbD{Jx{+K$1wqd_YgI990&XuUy*V;%8?kykpao$>!!wW zbf>ptckav|4_>DNdTB4HaUAHKNQ~q72(dAa!Uf@+(I37z9b)=fOuCQDkL9#dO6L?5IF~37q5Qjq{0qp)8mad)nSJETNZyz8&`p(I z#Q6P9)z(sGYr6xCOsf?R8X0IL+MuLg%-nss2KvL&A4|yNAy=)#z5Q@^sOin9$@Vyg z(z(Ak$#hD^GypeoH(z!#+CbfKjxXaSBs?Ce z)EI}n{u>6V#MjuWFi1tqX4ye1fkm}6)`de@>>w3|R>hbV8;WMmNOgxLbHGfsgdV2@ zwP=8o3}`_R?mhFPB(DVwXj#Ojif{Zek5L9hBjYU~)|seSG>IO*hhx8ci|O$b2`s0C z*rq1{AG3Mr*T7-Q^+m;7;CU1-4eQOcZOl3A8)b#cb|UkAa3%^p2jMXGgE(sRGmFaT z>56m8M52ekz%YX4CSWOCWs~I94in^$nJ65BSv=b4!b{Lh7bz3l;V{~yh$GtK8*i)# zC)neF%(fTP!y;mm{Vo1VPY~EIgU~I-^z1bP21wAug2tm#;7?dHe1aYp&7_(rGJ5cS z%xIA^de|;#B2?IH+4$cZ4kH_gzQ%hY5on(<{X9?@Bav$_0$fPBEGHAB9#PE3m;78f zG#{Z$U}42eU}54C*o)Rg^%fS>!^;3ii1?fF<`e!wm~q_Iu+X%;e>IFa{%V+Ou7ucr-A8hR1?+fS1L;!+1v!KQ-QbVk?~IAiqS5$A{aj!Lk0Sf4uhs9~f@|@ev%x z_Y{@UQ|{{@MoK!AXbrP{g#QgtDMSsG(ZkmO2;nk%@SvlRTt*Ljw;)8y=qZH5$dqZo z)xMXw1rAY)%IINl6r!+r+e~3D50%lw*+Vd@CR|3(v%ZjAM$b-Ph?LR8`ry_@us;Qd zknpR8#-JzJZzNU4DOX)E;LOy?uL_pVvQ@!pVyZM8B}1fSlFujji%8Z6qhX4G+l=}O zv(63+%`|P{;Sbre!yjhRU-RQ6lW+O{B9g_&Da0dk)Tn0{+2Vc{Z+a|lVVgeWTpqH; z#d-Ky5nKLZQ<%$>$xD2H5$TtA)B75?ObNQ1`| z{vy&(dN>cNpY-gaEhxX=6qg5@;_^UKTyC0z2M^Uqwg(aZA|5)w{xjl5wC8Sc7#L5M zPvPuPF?+@aM~ND08wia#{GIWnor#Z$Rd?`$a(J)xgUtn8r7y|B%_= zAIf$r`hZBSFubM0TtA?!&y-nD}w&dOW}AWkyeXp=_N^otUsq>4ndT|(-+u=ahvCe?I(k?g z78V8cZ@GhSf_EvL-JAE=v*41PD>=lEUjLRmoVVN?6oM6V=)DOJ$q~!pOg8ke#Ly@1 z%!7Gn=45Rq3O(EXD7yjwSvZ{7XS9O}PSIwD5Ypp6?*{vI_s7Zl?Os6eS&zg0P~f3| z!CuwY=o3frf+vw0Gc|gf-kb2e3y0PuczWQ#A z;E*W6x|l?5r4S!QHe2HTXGo&28qRJXBlB_=0C}dt)r6}X$e;0o z31;>DME3lNTg=sk6P*4cserqBoRMFERO zT$Sxr&hF&Rg+9AoW@|>Mmff1_(b-;$oPJ(GU$1druUg*$ZH=~a)WoS9ZQZK%ISswr zi=*BloTXPso78VIzbWL2-g}VO7H40X+aKLEuJ^vPAk?H5y^%|kHzac&`&p$N1KJ@A zyLoBZK(>#lHzC`O1I4`m*=+;kK&wR?XXbi$6_;Y*XEvCFgmW4+YS1LI)JuzGb8h+T ziu<-RBTcWGZAOTe7U!IU+Idg9eH(G0D7x}pH!&s>10Ol~@kAp<+jhdh$dil|ZQIeg zylqE>o7vEv_{hp{Jwg5G(cOmhYWvl(sEM(n$jZ!O|1AfMp6VD;bBe~x&*n%p&T;Cm z3>Y=-^Sv7|I(qbwo7lFM*$W-hOM|oJTMxh82VUm|q{q1x?PkL&jvXD* z?$pMPj;Vv!yb9?t&4=K~Hp-}3y;B=Ix*GA?YahavZ&$!i{qu;|nI3KSym|q0uwBNW z9=4rpAk4N)HTVOkn-j(b^On*gY`$cmdd{XZPHpVy?&yi@!L);$&4;=l#*QY&j`E&y zlCh)a-Q#3qM{)1QFJT-rT%5cPIHr)tnye+BM&g=pLLyR2>2V2}c;|^d#C(xmk4$Hr zI9Z$~e&5E9&c(^cF)Z`M5)v1WnZp)bMH%(IQ+ocaqx_&`{w$dlq zen;~AlK&wY23ID(YGPDuEuJU#Ad&7s$#$&h#gfM>e46AU@ivk7JMO zi}L?gdj70uJD9O<*zZlrZ!7%oB+eiHoMpNm&Q->bkdSMU2yYYK&xkLHuZVlZx5XpkKgG{P-lSQd6fsq-F4h+L z;hgbWi0#Bq;`w3^F<&eYe1^t_nIS_#Hj)>*rXJQqerwFeuo+jEct7aw+gtwC34C8=odPBi( z()SbxibKQ;MKg9A@h3{YRJ>fABhC{`#Kq#R;tG*Ha4h#v#Jfau-9rBh$s9Amc)t;U zFY>*FdUG9vf0AsjXUKac9}qtj*;U2;J{8UN4LOC^Czv6!3yU%bT99Xo<~oPmPI4FV zT(OThKs0l|BmRYw?U+?FMhAKh++g}wi6!DfvEo?OJEgxz*Cwud*a{3 zkHmk8pNn=3E7t;HdNss4VpOzqNq^H=)*g!AOUxGw#EN5Cr%OLeoF|ruTtkHAx2f{!V;KtT@N?8`A$ptT@N?KcxRe{6ggL73R;uOJr^F3^7Y= zA+{FnT+=y{^Tgg_zE~h$B#st2I*R$t60Z^M+|xHozFAx*+PSC8B;P4+7VX^A4@-Vj zd_v?}Da`jp@g?zf@h#ELMa{KS82=;jW6{n<&GE|&=jbld&OzN&@>yahv8%|@UyMIo zoG4x@ULjsB-XPv2t`OIV96iSL9u}VzpA}ybUl%#LjPXAfzZ5wa74>OihFC|eFE$pN ziLJ%q{fI4AT!rT>@c;@y<_CyC!Q2Xq_7>mZ&Zo-g(m`-?-x3&e_ZLQj)^ zrZ```R$L_7xuCyk4(R(8|3UFl@iFla;xpn);w$2}ofDcJJZ!(P$nlDl>xd1+Mq&%G zwb)7QD)tb2i37zUBF8^6eLENQG|6@@=&L0ciPwvZ#iim3af5h=c%S$)@nP{%(asJ1 z2gxsrFNt<;=slA6i3i1hh@XgGi2O~(dZmh0#oA&$F-tsCL0cGJJ$M zS{yHOfG5MR5OJIQTH6j>HYR?>-)-o6Gy00Z-=fkt7Tbs&#EQS?a;47`dyDu%DqSb9D15zDuzs z#lh@(2t$=I3LbYTb8HM(jRSVF5u>_0ICLfc=ZEG(Qz^`9)^I;$buJEQxjG_erm!D zjo;SPgw+-=a8bp!C`a|1&>Er2OSBe&%WAeT{&Scind|#` zr;BgR;KR5VBFA_O2zItYOXM0ak8phB6^b!2L@PKB<0H8vM->k)qc0aOFmMKv=^Dep z-b{FH+#!LuLm0wy2A;6hHD zGO{xqYL5SAW4w^@u>t)p*LqGM563wga$51fd#p-2PEr?sr0BRO{EF|4?>cJ6%;}S6 zj-48vIC;v1S=BcvO`iQ9Pd&B^ z&6FE!=T*T7l)hP67qxBF#4F4}m$d69=KjL$NTUaIE9gDCf6sxvfSyB!3>xB3!ezd^ zpRl1@e_esG{`~AYvz&OsL;H;EIeI{!p~$62@2{Ch%zWcNZe)c&CDn1Nc&Y_GhZc;E zb?eiA*pQwlYCn`>+ITa4n=^I7)L9ekd}n5Gh6WJ$tzfDdPZy(3h7IUBus{uQT;|^} z03@Eqz-|Nk42=EXo;xgF*`dRF^yoQssPonN!#H}wGzxKgFyF1!kp}{qFZH$_*TQf2f!C>y-=0x=wAnCzmkXws zQPclM$n^O0$)>j)e!CC6PCKNBD#te)Rtilpy=Wl4bcEUT_#STeVItj;9*0)j&3f;E zBA8wqq{nt;`KrR%^nL+9_h|#iZ5<9msy)ddGmP#xqK$VC62BZeyV-b8LV?|9Sbbf* zxwf|g$avgdhqHdl{SnWmO_}B6#_y8BdUOu73%v1qRD(ZIY-b+Q+Yg=HY+hvGv~>ET zF>;~gnP=a_+7)wJi>|1JFewe zAODBFjo~>wvl5$U&Wxa3&51%}d-xk$Jh6FZ292Q17EElMuPh59+awo`V@l2i?Pk(F z>8%~(uun43#J+>t_b2{B`A^mvZ;SmocEFB3=_$Fdc!4-doGkL5!u{;nlLe9&iz~%- z;yog-Iqt`6ihNdlS>&}r{oCUE;>Y4=Vh9b(coDIRSW~PgHWbb86~t%n1NXZ`oF!f- zmWpdh++WJXJ4sv^zZA{4a-{Qn$-Bf?Na*)Ueoyk>CDUkv;a^Dha6wW|Cy~DWR^CQ> zRM(V)XFtn>-@b-Ce<(-A#$pSxwP=3$AzoL>-Nc?^fjB}OEshs26Q_$;iStEvg|Hl@ zqB-u6O*ajAm-P3E+r;hS??m=)Fr8iEpTu`Xa~>f4u;im6dsn!hIS;@L$>uzO%)N^AEXy$)$P0+ zf$m6i%7jw*bjG|J|6v~_np=}?_}!5_KfP1wgDhe8k$T3up%0S%nV6%4HH!B^ zPL20LPER){x9x+RVb@pj`yekrz7KL{q7RatotT#+&^Va$;i#SeXu@%2!C=!0y9 zb0ml7iJ38hzFatTPU3%jqxy$F$p4By$p6q%?cI(;x-|mAn{YT%b57HF)tGzwJ zKFE_>sGU+DqPfxq^HW9$jzP5s~A z2Z_^yC(T#S${+e5o$PV5X8FcwU)Kluf52d^J|1d(2jlMmZXJBY|Kn$v*&5&}a95un)3*mlO0swt>>`oAm$N zIlDWelhTj=&Ep_*{m&)e={U%Cxbge<{;+!n9t3VxNTYlWF4@F}agYx~ZQixw;~+0a zIL1NJD9rmg{dOE=5ruFPt+l)z^mm?WG$~VvNYYMZg~5;PIZh0IdEd1JdSvLpQ+p|5hEU7VDPQ!?DtN0qevSg9$89mx#mAq{MukfJkk?| zwkk7m2e5yXrmH%Y{y}qWjvwA>dkVizm$H9W z{#T4|)VX+qlT|&?JYnN!*3dpb^e>)T|00|1hcS-kCCKzW()T~zzqlm>Z=}el4jjjv z&{5{wAYRqt+idt~@?tj|mJda+-|Hcy_cQ{T9{X5rdSl?X`@n0aIX#szj*s9+!KsXK zoQL69W0Wt;WAnYXLcX6NAPSw`Y?(N|C0LI)YxrZqSP%X*vgs{{-|hpilZoG%sB(O> zVWrRn)B7Nh9=bZ>>GA#9?!!b{BE3@?dzdgp$e|mr27)Rdx|A+b)d*WcSf3dH4foOUdpdT-pCpqI?DVmN3$ow%(J%7uS z>qP#FrTma+$2k68GJ6IX{*t&?+$Vk@ek7KQUx@r&&Hc@ML!enZ6EyP(fddt8<_&^O zTT{lrTD+db{baFtD~SuijBx}vDc;Ye|FyV7`e!BoQSzT9^OryKVTSAS_9ygYQ*CLrF^17rP6&s5!#Ma^uV;cQ-V&4wi>pL9N*s1fk=ud3h_UyJ;3J}{j z_a|;T4F@k^S8dk-d~s{b(w6IU7qy(*X32xcj$-}4l5Y1G#!B5TBO=oZJFZAMbgg^m zpdWtG=fT3YEyMy1G_hRdQW&cI&L ztP8Oo+=0RdD-wA&$a=eQ$1&HGmHDNa{I(x))2b}3x@^$FgV)rErI#ih$w&$x$q1*d zDLz_s|JkeelyBS7b3O9Lii8;t+>&>5UZ-_V%a%J)+et5!-@Em!4OzViAm(XsYRTATF+x0J-NzToa1cVTV8qZTddBCjXUmaX|X!IW|M<6W67pGo*DO)yl|lMq>ig!C~vc) zSuAq<@)&9x2^GFjURts`mI|&a$%_q$p?*DE#G2rEH=fkJuwNnMNoTIybD-(w1%)>k zR$mEu^K*qyAb$SV7f_lf&3h zk6@(pkql>OYzJB^r)Tb#-y?;{`YNb#n;jXe_Mn6<^O9HZdVr~{i4Bbvl!t$vUmo7< zG^&lO;@M-VlYSj@yPOw$9qH}A@^8D+|GDs*=MFeH6P?ZNV=Y&;Umcozk&|?2K~n2A zxNgpIyP{o}79X8*k%2R|{8Z(#{KTHsr$bDjcZQ25ZDRu4);(cYlo-&#aE?U)|?C zZstlew~VkG#eL4@kBI!>o1F>74KSQyo}X^A870i|9HGqa{O?B2Awo%KVK*;_51*zN z8BNMK!2AE$I}`A#s&oDCefG)8$pm3gnK=+p#z4Xp6%|5=f*@fK8KTS(ROWz4F$sto z6*UZMNCF2HXR2szYn4`tvsDXf6Vm${dD2O2{E`SS_3P8Nr~r!G(kT zUSvW)#KU(Gb^;0fuwcV=0xyrP6ZnJJI)Qz$Bfg375VOEKforH<5nCsapS#325m>lD zM%YPUJ%eRhCvX=OEP{vsPAlG*vAJ(z2QCvhl0r}Tr1Gtddmd9*OqF)h?kK8%pbCc< z0?*=q4ZPBrpF4)3Kc~vlxMQhqgOp}|AdI8RuRoX-0MB=z&Bs%@S@F+kf15u5jqo`{SX6Mm~w<2r;2u?`Ck|rOPP+;%GXBdbz#((k3XfCqf2xlTusDX2xLSm~C#}M1$ zusq(%=soCqkHH}dl89~jkdQPn-iYTDv*D2NXC)Mv6Bes`t0a`u#$=mk(u4;EUc|6G z&GIOPNpP{KRG6zth{6LV`_aV1)}I24g(Ox+*)Zv*m5?0dz3C1~k zX}nhOWx=ru9PzLbClh?+M{yo4Wt~_)EJ;VO{ScdY!HDM*)BQp|cSU{MozJqq2#46j z9usA8FiOE+PG@o0EVH)H4@r$uc-L3b&1!ZZLqU@h{5&&KBEEw2oXb{5DX_c1-?j%9 zU9zo#0;3*g>xBR3z+tT?f>p%|faq%(K_ep#)b*?QzV}sp-}@@o_p-4o&Ee7a2=%?! zOy67P`x95gnd8LPV?RUkua!{XB@jCk=C;Ly$wu34DuqZC{AMd)y;-riZ+7s|m|ts{ zYfL^0hvW$JBh4vZ$+yb9yP)9+-UCtDJtd*OZFnN`qRTb~`Xha=wMOy?!h0F8+K7`0 zt|^62psYl$W@Gj_*w=7~xyND?a~#1Pu@c_O=voN=nL947L#XVgceC(VON(IH zvBuWIC(1Za=4%Od4PXDn4Zr%;YbIg6bAW9dXxeSi9K2oVo;4NBIc9@x}$)uND$x}XUN_5$=X zH);S_9u<=gkIAJ*S-0y73Txm{Rf4@6Rdvl(oXw7OP#m*m<3F!S=oSR8 zAGmh>v84VoZ0g9pjKA3l|2o0-fI}M)+&7JLdcNpd?0nI+^%qX85A;RQnSM-y7ayeb zehCGBxEFVk_e(-qZK713gG1>E_7@Y;b{yQ<-;cjaz8||vzJPT1nJmT-Ji%}|FpH>m zLxr&HBYe%qgTq6?PD*l5wkl9-#0!WZ5@b5~F}XyTY9ba|X`^(Xx7 z3hX^0{#0mnV+m%$*1dv)a@k{Y@h=W$1vI}mtb3${!pSDf@dUHP&K0G9FH;nc z)!ktVJ&y3RDP9<*;9ri$+0KaA?23PcL&|$fC>%Blmf)qpV&S-%i@dp5sStZ&&jxXK zLtAkqwZDX=*p9t%#UuPuEcHwA3*Vom@atX3s`?kdLR&kN3KB6}8~jHUZ0Ic7*j3}V zc>OIz{@?jYsoB$({Og~T+T&p1wWLV<4&G%Eu)nu3^Axa?H!p$}$@=v4?3!y=;g_d- z9{-K#?Ng*DB*;z(Og3|kiI$$&+fb9(mT!fVB588)-D z+vy!u7`L+c6HqPwO6D7&a?$lw}mGH(g&zYItg_&MP zX8X=PyLn?HUb_ii+u{|S+n>>OFqU!4&cecM?U5nYd1JB=PONB~)xq0<71KV#%51lm zW?HiB-lxv?@Xzb3f`!?>_;Yl|_BBuwq;6Q&-=6tv0h3oLP(QyA2bNhyPVEQ>fx;3$fCd^X>0&eJcUmZ5@B& z*N~-)v0tpHu_eL2ZE|BPyQqI3R1OhMh5u9RT>e4(6x%wmnmXDbX35+Yvx+ZYI7`ju z&zJjeTE^{v#p-STAXNM}x%fb2H{NoNxqjO|+<(5$x4DizC(a)B|Fc<9gX4k0Y^UHq z2FCEv;%|KPjNfcL|G|~NQ~izc+QdCJSdn9_b|1zpK)`3+0>6mnVSt;3pqZ$nz-~( z%vgH2$L#~rIRoh(tDUzXEIz&MNRRbn`5M95^7%i%>g_<)--f-OB zh0)C-Uo`(2MzH#=ZsmxVV-=9)il!mHpb^*y8mYzo!+yd1iIBdLIuhngNw6c13>q#N}2hz(Fex3A6akKpImd;lSOqXxZm@cn*__X-E$m=f4&+9b#2k|5Eu=tr+Cw?P_dHk_os@PI&E1oQN z6Z?n*MAN^q|2fh}i{@K#@Gq1;Rh%o%6PJm`&I<9blzxrKkwuoz^ndVf>Gz9#J<9N3 zihR{g{YCLr@eOgm_`Yb)1H}Kc^v^}}z8d~6`x%%ZHWE4Mi~cP|z5=D*Ni^pT^epN9 z#4|+>MlwFJ&3cPSr=9eUVt28Z$l-eCcbYgv zJXv+mq6t6<-!# z5#JQw7WtB%=^PQi6u%Y|aA9M3lE^Vb>di$y<5Q1_r-*iawm#Aah-Zqq;&Aai@qBTj zNV5T^KTj+cmy4z1mEu~lLTtEB8x0Sb-UFgtpY3PTcZ<)6FNu4_ed1f9U7zhE>4(M7 z#5(aCF^s&KKi<$Ao*=dqBcffWt-JJIVvaaaq~!$D8zo*KP8O$&v&DJhB5}EB*K4~{ z`ZeN>;(BqDxLKsB2J?SN{F(T3@oDjSk=7iH|F-zP_@Q`2{EPUN$Ok&^mnf!)&BYdC z!*$v+<)1B{DxM)WT&Hcc{LdE)#i`;YqFt|Tne-Lnm7-m*?MCVAMVha$9(Rh{#U0{L z#mB{l>$Lq^{;!H}iTlL^;vw-fu~z&>^b-AYB#Vv2lf>3yC$WpzOY9>K6bFg4$6@`( zij%~P#5v+6;$m@`NCO`3f4#U~yhWr%55s>f?i6>4&x#CrUc5z&ig$>#`(pWiB0eELDZU`SEWRQBPJCDV zK>U+F$&8$s`|>p9(>!`GMP9dx{!#6gFzF2m}I8Sa)qG|y?3 z?`D5J;V%WNbG;)$ulCj3aufChD&4Bywat5XgbUTUl^M$eHN%{6o?GEnPIglBk~f7n zw8#r=OsH_WI){g@^77O2ok+?iuPT`TP_0w;aII6(uKc0ez^;dD13P|H8`yeNdCR(R zUW>Yr^Kfmj;zzZ?vX{$S*QK7@rY<@4weo!kP5haA#z}SIXWb)Vw|QM?W8g?QaAKXa z&^r?LUfb(!N~=oP+$7Ii*J#rTd8ySi9`d$i)dsrvuMPaFUv1zA?&)pn0(njA5}i-? z1~#qiS!387_t*+c<+8hBY5i={3wf}$PJOAi zIV|Vfz&~8^c5Uj`Pz~(pcWulMqb-w;1f5MobDk(0+F?14M@P4#IUXGYhuuI*K5eXT zDI0b$9H_t%S!a%je>5i6dIjgeRhT34`M$Ne-kwu&B)Y&2bIS9s&2xG=IEE?JWAbzI zoepiv(cU{QEFX^+4K_jB?$}s@upDCsCK^y z-&xdck5`$1)EuN-fnK*c7d7nQb_ism$8~TIyROsqj6H)6Cb-uop1K!4Sz~b|#=If_hN?@S~2BZHv;+Ry>$e zRe+W0HXcaGPp(Ya6wLqA2VQkISZuc_PcNHLUQkw9UQxEMd`}sUymCFV_sIh@`0Q@Z z)u7uSzb9P|5{-jTZ{u1254OxZq2ZG)KSij=@!pvI^_fsSGkVe4j6DPrG8tzO{sm5+ z&6t72S&Y+>@_^<1A56HNac-rYV@4i=iDRkosh3E69q=c&85{d%53H=x#7R@r*b%0VLXG`L^yaqA|~{JjBh|c1SI58E_I&; zVD*As5>tcoV)oYyV)oZL*fF>;&9n#Xulc(*xF}|S{RMUmF0Qw~=BMBBJ?M7uPIhlc z+U_9q4Q%|q#?9pqK^kBWHWG(@Qu&+K&2?KKB8P2K*D&4?qjMTqD(7Cgc`k=kSj9AE z>gJp9Z>Y0O?%769Lh5NBa{qITJ`}pKwH{{F*7&tyjIDFV+ zO1Klz3h4(RxX+rz(%CB|`(w^Iu^7+A#qedPDZ6``*}q%B3~XVxu%CvnvkOf_3eEnf zn1Lspl6p)ta4ZJMg{-X^xKwKfF4dZWOKqHjuk|!_-Daq>?8Om+kBz6e=ZEOqlmaS$ z^0AliLlCYyzSTI-0@#+ZgVt{x8iffM!M97W$Ro}%QP=G#r7+yzZ$~KwKM{l=R%~ky z2{w4d?Qk$%+FJSugk5l{u&B-I1dmY1j6k#!{or;u6NLgT!H_?3kM*ZOqbV4y5kE2h zi%X&uJ~s-IqtKgO&Y74GoClX|vbx-1M$bU!FcpGX?DOCt5@U=whL{Zp)AW)k${E}8 zAR%XBCLBt-vy?&wGK4MIJ*6=Cjk4%0PRwH$6y|B7*Job9GN?6o#<%89)0!NJGJ8;1 z4i`(0irRYTQEeSTQDBTnF#Kq{^EUA9WFiz0EH-SEca(-Q!jub8NMyIIl!svp91b_Z zniziytO@)Hwz2W2;J4-^g5!6_KNA86SM=7u|&@QN@+1L_s)elnUaeyUmp6%2) zG4faV#O-h>Wlh5_T~pts)pcu1DeQp5u7uyP3y@ClKR}SU~t48u`^X==ru*eAeI#7_>d#t8mPh zCmwJg9Bijcq7)wR{ih-|9wNlH3Gl5!Iw}Pd+dz~;M_&m>DfIT0P?SPnUkOJkoCAle z!#Lm~UnCa7A*GTi1>P$Vg~eNF3WH-$VTG>*qZC&AN+?Q!_bzmiaFhb;gJVx@HKLh# z;#UhDkb>W!V{Bb&RhIy6`sv7=HGmwjHGv#tMF#r*A#%7cmrMs28+lnt5t3#>nT{#tZU-I!h3fqnM!V+7=zs8EVB(8`{;)=M$6w$nFah8NgwsF8& zQZhSM#HF$H_&CR^VoE?>+Bam2&EukE4nw#RRwj^^bS z5+K`|GLIwpt_sGwM2-6kT>~eK?IAF5X9pQ%d@mqM{0M(9EpxGB zLr#J-3I%p3v@EgE_%HL%3N|zRZGt8~DrL5J@c$qjN<^@-I0Kk8k3B9DgrC|{KegL^ ze_oPy`63hMD-fhXumOYFdu>zy1fgXm%QJD(V2_FL*kZSO<@&SB>)GI7Qdes@}e zIA~FxpO_#d$f_9irHXqX{-1 zN-zk8G+PA!PlH1W1Y1VaFcvkKhQaRmA{?rSNM>WtgAcZ#`OklBcDwOc3QykEa96|G zZ3lMZ#pV&XNBsnB&{6xF*RKC77jX8Cd;Z16Q=SUI+CDYX-dmd40T$~tS8tr@Eu{5& zpX_elf(R_>M~w*IMg#Tm)uGiPFJ-ouvc-exe9CZd;e^w@=8>#kr)2f&=Pio#@|tAE zgbv>Fh&MIU>k#phho9@=`qF7O!q3X;Wylm@ACsR|h(tU zf_!WEOz(t9n@(*yd3WO3{|zTI8$!hU&>7gSV@B)F;Wb`rICBI{-LEVio;|`#pWt0S z@Dxk{@NPo6U`>x^+3ODPNSk=9ujaZ(TS7N5dpE10)EmIZF9q|jn!!(*g2kh=oO)~c z?`!3b@0@=h%l3GSc-XgppQUo*y61nIWqi!Ceae(EL&tu{$}r!WMlg52K9Gn5?)*2| z!E5G4pMPR4>xE+%&v2&Az%Up7!T9PwagFLuv0H+FQ#qzRd=Vo3yX@irZ;hB(i`#qk zDe%D%B_1~XjSo@rn~m24o|HK%#*Ojf9|Y{_^jK8&{q3D2>K$A$5!7(=14?fv%t zlQDRQj1b!S*n+>}ddVIdyI^y9B_K?h% z`PqDFcWC#4=$wlI!w3a!HmspNeDmJ;sfajC4@0@J^eQ0ReIPoQAiY5pwArw=(BsS3 z3F#HUkLjht+49{E+3o|;xgY5*3sCYm8@2^%e0s%5kM(4Fd_Q8-djK-`L9p36Ai^sR z(qni-d-zW=#=J=T5R5~&8xDtkAz-$dE&nll_)5gfu{(h*A2$wP$Jb*e3Yrc-)&o_K z)uRdIxbEicL3;1O&u%OmH!`kzPH{Vb9OiiT@Y~Q&&oC+Y|7?13UPg@f|37>9dV6?Y zGya}E{NG#a#Xgg;fq5PJciO`bXL`5}Tp;qgLw&Bu>kIWCh-Kmp;zsd*nmzn-bVS;F z@P`^%M&d-;Ao52t>ve~8js{Twk#znrrf%%uvEOsjjU6!bebV1k{12snDm{RcjQKSY zBVsSn*zY2I2zBJcml2F_?cXnwK11R2rI&~|iW?NZMfx4mIVQ{Wc8b50KY!=af3Nhn zr2k&}AEh55(Qbbc|EBO{^kbIyBog3GyL{=7yqe4sc)JXlOhxKn&ud|uomz9zmc z{$Aur9P9J3Xy$`J|5ADq`xEpuvANhnY%gYr*1n$a+_@iLNRvZEGa?P$e5Vw=K>m|O z4%#sOrQ+q{6(R>a7=E2-=9fUfS^5@{Lx+rK?d#1v6X@o=0(UC>dGRIj9r0c9Ba!da znI2!Dlb-rzve-y$CAJe!5xa}oVt?^0(VT}!cewQP#0$j9A_uRS|7>xAxI|njmWkJh z*NYoP4t6n}sA$ex=p5*xzd3(F8gx+S=g!F8;xpo}#aBghJ|o_K=^u%I586P-#kOK+v8$LR_7iEa!2Qj64i-osCtfJ>bvxrN5ib+VM1G8g;n#~diIpPnpA5fK zyjR>IJ|gm~HjMY2_-pZ1@wehT;vdA1#KYoeVx9Pn$j|dI{Zx?_8r0j1CyU+0EU};1 z&~AR1{6~s3@nCvW#fEnC%jCa8yi&YIwD$5FrB{nl@h;KY&;LmJPsLw|)_(q1(tj-; z&u;z`#rs_RT69q-*6Vn7^R#JUJbrVX>?>M(`9ae2#1UeFI6*8FXNpDQLa|u1_VQ)Y z%f+?gMzK=dDsB_Ei#x=hijRvl%3(czExsZCPJB;1ApTkWRIC%f5gXdg)5?eGTYLFa zq<0tlhy%p4#3ACj;wbR~ak4mFoGs257mL?TcmFhZx`lu9F-y!52a2>JW4fco31XpW?dgl8TYLH?(pQRQ;x*#+ zBCXPxepI|myia^s{E7Grakof2Htzqr*wBvtPx3z^){0+=33&G9{z+oG*j#KawimmL zy~O_FY2r|Em{=f=6E75}iACb2;u7&Pu}oYeUN7DxT6_8`>9>h@iVuj^zMgh|tnbs} zOX6Pfx8ghEAHLzB_rwDtf0HphWXazV zIEU@;E2t(Mw`D_gQ$zbZtl{skh{8LGy+w|LGN04*Jl>potbg0?Vs)Y9Dg3eTWygUhD%un&SPka(J;(o7@TNiK%`3`_ zQkQ!b%`1l$rN_Q$-*~-ORT;)tvCa4F%e)gRQrD%JSqx{aYF^!_qB`8l#kb|Flh-%P zYhKlCL*TF%Xk6WNeQ3irClwa{M}NOQTGA(cqSZ&2EL0QH{^%SLLVXSLO$9b*tMK1*&uM zTNXL%zxm>C-;B=Z|E!|bu%D+i%>3_Kv`YF!qjxB}Qu<({yVX;WN?HEIB7ZMGl|>Cw zncEeJmBXI=zp(Ay7Ry zKfO<21KYr% z)&;mS-|p+TuzO}AN)in2-RtFts$QMCyVlvd8}mnY*M@f_RVP+8%kwrgstQ%Rr|}!? zp$(1J2lj-k+bnYlh~ZnBSqO zOA%Yn?=3veMR7Wh*gbJN+y28i-93{neWhvXH}?j%c$@R{7CbaCAL|FS#%cm7Oxex% z+r}MuW&S67!_}>pH?9sJS{+WQ8iMcKyQekYkh1&yypbsq)zyu+i=6&gLmPF`4XJ&?%^_4KVQNOga#7+hW)*C{z$gptFK|KV8X@R z;|!G8W5v{qK|7H4V6m#eLJ3qziryKqw5e}NsqF`_s z!@@z1DI|mtf|Y5XfmbN_8vbM6!_{dV<_X8IOq&!&d%RY?uYt>uVPAsQBTIR2|}}_-r%c!q<#Z6t%6ByWq~K* z2A#&QC-`a|)vB0UgWI(k9rZ)c!0p(~?6{4)o`H}?%*JRB8x6S_?G(Pu3I)GGN{!hm z{zrY({+8TSPB=*U7d~p=`0vkB=!Ao7IxS`?aEQNtW4pjgk!WSa(FFT9?8~;s3>M*M z#-L&Q#YdpoaK`+N!o_f~Oef0V%opi7ZubG4iA3Qr94wxR&x|;R;BdK#zZRW%3tXI0 zG?KzYi%FWe2o9<3ETzEYp;VSqxE&7G{gtrAPmfaJ;2_M|2#yb$h!kjX27lr)>ra81 zo1`hMH>DU$++zJHuyn9h#Mf&fd~QQ1sIe-KYODxKiM$AgA3d3XZzcHziH0ZG;;;n{ zldK&k7GP3GM%c)HLD!m^)<8j`gc^5kDFwgfCJ-FxLtWOEQs8JGnl~7w@TjkZqZD@f zN@|qCGrp1@rSLKwj^^vYJH{VrQFzz)Cq6L#Sa*QJLEqoD3ci#a*CuOYZDQ^*s2e&^ zr=zPGWHs4F@m7gBii7A3R)5=3N?|@6{E207u=iYPj3U(}J4}=K{cR#qYg%nI(bSY2 z@$38B#Czb!#=^m1rCAY(wmv3xrUzQc&*^j#9a$-Xk?i<&}Dm^eC0r;m{F?rl=MU_?l7*5mVLiL`UmS zfy3>|CeLC_ga}5dm%)W$?aPvMjIvstOeKngQ3`#11rrS*>tgoE8N zaj6l{C;aBXXXxvjBQ{$ih;Zf>a<<^0`*J6<>ty0&BNheY-pKV*J|$_Z(c%Syx^fqQqM_dK?c{6F8io2*?QX zSn^e_+A=6XG~3tE^jGI6xmmWI&sthRY`fbXVtf^6OvI7@@9p?M?dEDf_><}HD< zG_?padshHGi!^TqoMp>V9JB4he?IuY%9mvu;fpNRdS7ITzVbyDhKC#m?DfScjuivd zv!#G&3jvX3;34Je2&7+zrLi*b#O?-%wk32T7eF-IRQ%^ji#|dugfkZ36qp8jG0#!H zXEFX1Akn}6#2mi^KD<()Jj8A|W9ChPCoTL5zO~So_bKwSg>;Ay;Y|7zc;MlWjLgO- z)*W#0BK(6r=6y8V$8flQx={+XrX9!dG~+2nD{hijHJD03EQiBIz>Nlx0UH_DQDTe{ z#}n+ICdy0*Y+4*TqQr>fh%z|y&3+d1bK^gTs5RnPLXDhfijRNwSIYukEqPPKCE-zX z&)^$xbihYT`GI^YJK#_-LU+MOOPM|sHGA1qBM|z+p8!jOEC#%xsXO?WgEqwo)OSakvV_sucG1xa4gN+iFM$shQ2TnY~&vo7ds+ z#768hVgX@(Q#zA~cIKQZAf_8}5;4>FC1_8A6o~tLUt%B*EqsYVMl2xMTj6WVW($HG z&33E;et-~6P9;7xVgbQf8So|e{vTH^VzKW_6#KpeU&JFW@tE&R6quq+B*q!Bfba`A z@%t3;b5p9xM6F*yVxY-sGI6G#DY4r3CD!=9#B;tc@q+J5%r>Q(OcePAB>VzS{yqgv zHfc^E8u`f+yv5+LhTyCgv>?H|4Sb0z-;Q3&=)Tv!NRHqlFoG9wlc>y0>; z*a(N|eyQX(INWdfu%AlV7y{t2+&=94VSU@!=Y33wTlp~JvFbMLyXwCSP0!msZnx$s zjrV%U!B$`gQ;X5|mJjdnRCvwtz3rVJ-l_a0|3lxKmnb~|_}7jz;XxCMxbvz$)1`5l zE)8}=5?OvS^_eaWFND`+zIT15OH+RWFMgX53CCsXUp~elL)vE?Gt=U@OpAl3A&J3$ zGWD4jhs)q~jqhEbX>sZ^@ZxYzT&4;BC1obEyX5FB+n9#MKRj32jo1J9EndGBy9b;u zNIu}!HA=&@3>Px;a@=En+uoURTH(UQ3+61IHZL-J?xnMqM7k``>EE?*&itj3;spyX zT@ry!e`MCY>9c0eoHetsZ)Q#;yLVRKMSTk4-*f(g`LlY?nl^oI;oSK%E?qivR^hy9 zGm7TUpY?A});2P|voVI)*ba zNaysKH+IN^^{^oM&iDJyii7fqoUf$rx zyt8I|g9mzjCU_@ozsf99frTt0SGMoKKdiv9sMxIEG0-c-&hmNJyWytc z$rKCu4|8`iy(Pn087-N?biAb5o>@(#UMQSxCJGJoCknCTmu*qLO(I!;XK4&f7aHNO zjj?^iIo>`jl(f49bA=9-WcEapq(*S*a$QWR=o7aZhFvJa%-cC;-|Y1r$Jk#zBevYZ z{3Ube%%3$g^7q%z_*Po6sVQ8Cd`Z!Q#l?}MW&s_0VGTz9&iO@0?O#6~>L_nhc(W!( z{5+!nl=U%Uvw-Srhx6(?W&{2A&iCo-ut%AeHHBljjG)y{;(JMhc|Pcw+5ZufeK?31 zzxG8JUb(dKE|A-()0(8K!dE9=6Dm)*Hh7(Pec(oSa3kJ`zTbSG#j`HW{Ejs+Z~|m9 zc;>9>OXp0PJAd{9NAk4k(-+TL79V=)f*JAZw8hir&zZF(-s{^wm-6!D;`K(HhWWc~=9vYb*+rXyB4{F(cAUbE@{lyy;wArwE(5=iMe*dzHgW=k2*j(uG z`4*$07B+!>xBP9sE1}zcn8X7oI!=UwHXF7adVG5C=lHe{ZJ?E(o{*R#+@NWvo^q4;LjO)Hm zbM*U>@Uxpu&+3-({{N17K`dAOW?RMg@nTmEtMg2(-@Kz*j`d;BtlvEURb0%&Gd&}w zB7PHx*C)1zzp=&ZH_se_c%3a+zi}OncJ-=Br+Wh(-Q4s8UVFY{-cXACmR^bnI4RR+&OGKrIJ0^VE*ZsonZ!G~ebV2N{-N}brPoUTn{@tI=Kjq|?9Y)9 z>Yb!#O7AP3zw;TMC!Ig5sZWwVQ~Jfyi>0rS&Jh8|zfO9U^sUnGlfFaxW72m?e?j_N z(tDt@Grhhf%0Ec@Inp`o!SF)q9A%)sQ2L2D38=Rru|J3PsrQiHU;04l9Li_-2P7@b{@>9v-ED#+0Pj7ROx2E33T>1#^+cD z!)Y8svY(MOP$6#=?R+n@z6tzqr$6@JuJDJXoB1LL-zEJ8h3^yjPLb(;CgLz1Wf#cj zSlajT8b|VaOXBun*i+0BdA(vd?^Waw@oaH|SSZdA=ZFi%V(|weM}V1LxwuxmS==OU z6}O4^iw}yAiaW($iN6+K7k?|hCms+Fi=T-cvthXsMAN^ar%P`swiP>xX50tyI0DA~ z&H6qduaDGo#bM$|alAN5oFQ_Yj{9-=jO2Bbq!kW%tym#$6gim3a9%gbhr}O?9CM?; zIWIsChf&`v{#G>S2mER9!*Dxa>l5jpi(iW_`y1jVi;cvSM05TioMu~$$3Z_bOZ=|& zPlhRcq&QxjB%1RI>CBQoUtBC+E?yz75z9r|EwLQtyaPEzOZ^`45%E#+Inm6wL_9k` z>kawu7vC2TiGLPr#jiyEW?+6vV!GH|Y%R7IyNJ9Walby|0P##QS2S;C5pSgQi^S>T zTydUQEb{)v^jC>jiEG6Qk;Yt%cZaw`d_?@E__X+n_`3L>ctHGE{6uUxPYd4&Hu)us z&BT+$hU=T0D*rRYd~vuqR=hx*D$W$`x+aUHFBeye$D5}`>o&H}-Qw})Wj(KWc3qR# zq}%yf|0VrB@u2vz_!sd@5wDj`{y`BoTSjjzo+!2wJBXb{J724}blT^!KIe#I#PQ;V z;xw`0dL~!Mf0cNHxK7+6-Y(uJJ|O-?d`#ReJ|n&?z9Rlsd`J9P{6zdx{8|j+fsOSG zi;cx*Vk@zo*jel)C_W-SD*jS@T6|I5BfcU2PJCDVK(zC*K9&Ag@o!>MqF=r=vANhnY&b8AW}K`~ zj(Cw-jCmwHJ)_ldY>zG_F{R;7F@j7vxc(Yg|ZWZqpe<(g8J}N#TJ}JH^?h)S* zeDc#P$Iwbwi;y0p)XIiFX*C{zcI&F37 z-%acz4iE>4cAb(j(#MOl#fwF|4#`UCH2!7!>%>a2Mzr&#?v-xmOZ`OpQ{r>tKJhK_ zp!l&!>tg2TCHrhRFX{yOw-h^zUBv<7>EhYqxgyP#nf^tho&Pjnx}E=YxpX`KX^r&j z#hb+A&4b#mcss*3^~U0fVk@zO*jel$_7(?- zr;E8_zBp1GElv;%#TnupalW`%yj;9OTqBl?G#F?3w~E`v9pX>L$Hm>^GvZ6)UU8rJ zmiV4{K>S$zMEp|xS`6X`Bg+#O8;i}vR$@D`v)EOn#XI*OERGaul}-N%Vxc%goFmQ` z7mJsRSBPuGa`7f{gIFbQ5$_c56?ce_h>wd;h|h>GhPY_#*oyD#q=Lneg6NiZ-#q-69;#6^_c&W&5f-#-T#2<)Pir0uYitELwc!$VY z3QXrG;xEMA;tS%-;%~$^#ovp65dSD17Hh??L@s*5{1V0HVhfS;BpBXZ>>~~k&k~1- z!^QK&@!}+Lnm9|GCoU3~iz~%z#Op;o_Wa#>nRZ-&Bg+luRrc#0so#z}ud?4izCP55 z4#*6T5Pc2m*N3`&N7{z8nx+-E<)*IhR=w+RV0CiqU}x{p>OjKHX*H>vo2?HXDI4Tw zxj9L#XSZv)F5ys_)8>}*_Pkv?qO57n)+51G_Y|k2lY!N9+{8WOYJ-;))CMQJr#@X5 z%J^dMsDrPp7=Ca_a$0r5rspt&&K(fVotj^s*LBa7gSRF*ho`J=S{b-?TK|!(SJ<1Dzx3&a+6>J(BKzw6|$ZAUf(`Qp*u}sfUuB?I_33 z4>a4{rpB!cp5N@|v@Kqy^GSJG%jnL0r&pgnX`39Z7PWmL#c_)YTD*Mo_|Tv@S@*fC8zhW~RL{wCx(_n#Qt&gS&|mig;3bMN(9XV)8O!x!s<_ZOqasV+)< z{}n|$i`<)?jZ2H%n&<0MGoG$Xa$m0v?_zD7&5s^&!!On)-5)xV8p3`q_R2^+lA5@0 zFXl;BwAhj!?VSHmo>OzvLvPn!TDC3U-9IaTTR!G*USithEVSqSFV=;SQz+vIdf#u0 z^A4Vy_;lmf8;5QUR1G~iIQZ+6aO@KHofO*CWNPxwDHREuPpoXUDe2baXrtIwuJo{uS5jI<=+HHZp$#w9Ms~bZ+XcNbxh8Py)YuvEkM@>uWgxmH?`KDx#z}k9 zDu?A4qNkv@9Mw}om{YqmKRAH><C}aqG+Q_7;MJ*1K4`kR<(6h>h2~}Kja}Q)*FBUP%q)7d)+xBU zE@93mjnndjS-A(#4&0U-m^vu$2vdnNl|-a6=7an1yYIf!e$;dma^g9QxwO5@!boRz zD$d$a3QDuDHt0+$YG1Uk)=6Jo=Vbg6*O5Jq2OS*Zbk7g=`*Ch$>WI8QqOL8g5~@9{ z*w$?0DIf3(z;g92Yl*bhm@>7^&tw|0QYCDuFIVrp!+V=mwv2}A5}jrhi61nrVefz9 z56%-?IhJRxtwERX&s+{p^94e~4GV0&2|q8GKoc2EQ=P^=-7qiAfk1+J_Yg>=DL@df zkg#f(dAk!#$Var`t@Oz;mY;4#Wl%Z)ZRVvNw1v#WS$0mph9h zO)kBW=EYDj@fVElhRtwpICvG)2nHu3GUlg_0unO0ODU$bL*^iPaE*Hxpt-8dMH4RNEk4^1|hgdm*(lj2b2{yxegwqQon)VuY-DxyT7d2WtJSr!1 z8mG}NriRZL`&yLR#g03j^?ZlQB~n_ZA_F+7d|pb*jj2&QP9*W2jKAl_jiLUAZD10* zlIrKN&>E_1W9oZQlVKI=xHEY4MyBK6@u!b=a#B*xO!3et!4n;?(P=5Cr*L(t1Sw{z zsZe7?qHkiRdseC+DQ<-;97W6s)vf^??j)^Kg?*?dLk;^0Q#BigDRJ&xVeAm-XIH3V zr^4LNdr;^4ts6v5+i8UzIY+S|N{OpgBY@zJen9V3fk`z7md7xX)KoqZA(YmGmfu z7vN9=9yT4Xt>$=j#8L1to6sy8b+WI7qZ1(TZ6{_}5GBSR8B(~~SHe*WH~LCylmgBC zQLc0|{d7ANWcUE!PlqWWcKcCQMk&x<1W^d~S7cV-JuYA`QTNzdN?{NjX5$5;6morK zWt75jIGnb`MaF;K`y~|k-VljC2JA87MB*Jd&$)bMlmfdAX6mrZOf_O5JIw9ANNk5Q zZB2nM)S!gT)M(BrgyPSJe#%$UqZIbQpgDWnD-f)<#$Jwo6v)ou-y$2@$LgCc_=Tvzq z`_*)-uxspuL;Dl#5$3p1@VmyuxK2=B%0s#Z4ihJd``|Duve>LA#@RaXe+uARVVqzD zkFe(~_Yd`c-=Bw?$JmtT9S9%5p<0B0h|nGs_!boYafhfp{t%U$L$n5MkMa{W<}h3y zj8fncgMZwCD~}yG6pn|DUvos^!cqHKNBGAb!E$p1`AQJ}1i#jZ_`xUzUP<6ze?ck0 zQ8612F)t`6dV{l=?TuRRFFE!J=kM+ z=Ou<+BYq$1>?%#1%bhQJf6m36nBq*I%gq0Fe+hK$7+bQ=COsWV@R}5# zG<6!G**Nwx5+BE&*YSQl!9Rnu`|(udSr{M3o`~^&JTce8HNu=Pme((JyD0s5$V1Nf z4Z#aG1nsFBzb_B{J8*4b9>#r_JANZ9HrhhJ<{hJq@-AGv2GN!TP4rki#;Jv~Rp8x* zr+s{u)H}j8EH3@Jz}e#3-W0#D4!F4#^8}0!qh1UbawcsEPTmltT?g;MRzKdpw7&>B z1sj5+H=qXo#w-1?@;Pkc`aROd<+Y!-D43m2a5vl`i4}0@>Ti{>NWA{TpWyWYu?ZTH z;KD|{;{jZ8(bj8I7V4yWvbxcm+6U{3jBhz$p)Q zk6TRJO(6Wc$Z|JI<03XD9vIjsUhzeO$I`?6$tW)uyWmhJ;yE}|Cf?|ICqYGt4~;mQ z@NXz+8a6!dBy3H4m7&Zl39lHG?bRaSWSjeX0H-GX?I}%vp2|E;>2FV0WQ+DRn|+!L zI9XBN$o=NOfZ*lYT>bYz@NeZ85WG|~wJ{(M2R~6jz5<7iOz?hTmK3ztRrs?-d9HF- z-cnbXN{=Ph!lAuNqpUD1%Q*JohB7P6%2H+}SwYJ66}kWgGuylPujkdBrGG`9U%@5d zS3p+hC`A?lzwZb>%AtZEmQd&o2Y-TBB;(IwPJrXduo&wVQeFv%c!VAbDoR=G;c)OL zSOatlVvO%gjE6H{d9W2j6k9KdwptKX6SJxa&&5P!pVbN9Rj>i{gwvGnaz*!MWp_2$pPQQs@(>=;ILssh&KK>ir?b(Z74#(>5Pi}FPPgqW5Hs~GMiRB zYYNtf!&C&+`k$QG`>KQG{MtvnX%YM1EQ9Ce%=YK@dY44Jwh?be1oM3Rdy9*`CK1f2 z9hBdxn}@~!CJgtwMcQ#L?5K#>Gt$-@AHhO>-sKZ8O&Ck|W%k8Fd%Z`DFjHv9d^VMgaozWc;d$;o@WO`jP`*dfC*18ezZzaRALZ5d-$-oibrQt1J z^Wm7g+y0DhgEG2z?P;<~H#ufe&Nd#6{2~-bjFxJ&ZhnaGwb(}^AIl9ong|N<_vu5g z?*5J@k&}(Q%*g$Xyu!%6DVqXh6?n@hc&#RQiy~%0Le!|Yw>Z;l896Tlwa-2ab?MhV zqkG0FsC<@Jg_Q~4b0TfL+pzfH7fu*$Gbvo#7RxC1YTv7a`NM(8<+6$C!@Xq#(Lx!1 zLwSXn-pP@Zz2%vdIz@VWlOo=gCELB?VocQbE;DNx9>!Xq&!C$$9p2Hy0Z9o@@EXtd zW~03`eSNjp_&INOW=uyHn$0B^FSSutmlUJe0S^tj;Zbv9 z7miw5?EI_CADVf}OOV%yS@Zpj`uCku>}b~ObWFj#WbE7(v+UGsGeP#K8Oh&0_qyRZ zSU>6as00@E?}H3uIb}Nwht1D+>}1^kl&Q@quW7jBO>xdLv!0G>8pljM$1xbpW8lvv z=ew05rxgwvId<4s|NoS+vx=84oHD*|=JMt8&l_7XWyIX+g<}^iT|8q}A(k6F&Ln1k z>U+bf%vo%4lxqe?{PE97+5Zs}nsKX3g^Qol+$rw%$Gcx{qsW@@Rf$)Ju1P2lUh7>K zxE?c_IU@g0tzUTbar;l7$lMxjg_ghroxkxxCw}vvF8=-Vn0p|ThWT=>47=IqnR67+ z`j;WjHe0B;usp~xIgD*<@kF=~@%ZbF$ud0-y^MonzIN*b&y7|AZP@HMnZb`D-imZe z{$}G%hZ>*nS6wj225**_FY~kcE`@COf#_tnbesqUZ8mHX^!W5r2l{iIm|ilRO|KlX z-3OvG2I<8WFBY~2Ve#p;iA#^?jZLo#a(sHzk={LcTC|%Dy9FNc>GeQ*tS8HdcYU$+ z?t;vHdc$!`#y8Qq){xy8M)#0t&y(Qa9FF<&_%P4- z^a{~W`I6agHa)9b#{2&}<|m(E6E+N*_g>p=c%o%0FSRcHRj@vxb zBkDao({tl>_PqMdGd(9>PdDXZd-)rWNd3n7$?+TKJI8MxW+dC|8n6Gc`N>CJy77yk z6F$S}PeDE^glUD~0yyDVQrfpM2a@eV;`A`{8gZDN06IReXY@Z!94wwAjuLtOVZ3P~ zuQSw_hOK#;uYd5@jCHF@n&(8c)NI)_+#;B;x6$i@g;Gu$ZIOg|6k$<;z99K z@e9%PPsC5-@dTTTrk_G@FFix-CT5B>&f$K8#bM$|@qE$D??yaY?=ZgUuOP=(sV^5- ziC2j?itEK{F)H%$ll$`(FKOm^gFlr{^C0@aD84GbA?_DBpv8E95>5Yx&T&5a|4mF} zKZBkk(%y)AL_9_8F7_33#Ir=Z4k3r~xqpGk@7z&0rdQxh=|$oKk@irGw?Zrt`D{S{ z>&1;?rFfUfv1Z2miTIev@n-sS0H6H6^I1RFet#A5Gu)&T64S&cVk@zo*jeleWEyBoGs217l~!!8u12komeT>hyx&@=qc;-}(QA|HGho+PG;CyE^6WOxU$vzRGni>HfciRXwT#Ph|8;#ASj zf4xNd0&%(cUGraWRQP&vlek&DOT15PI3ISG{GSq!w@#s*2YW#AKNdd`>%?!w5Za9G zmMk_APY~OP5wWY-Q|vFECJqtL7VUb4ZPxcAvPl_*!d&D=zx5eYlj}3*?eqs~x1hI`65gV>sm@WVQV#9R{3*i^ z=Zkh;><^@uiVfE(+#vs3#Vz9P;{D=-;!niK#3#jPMY~?%E7I+Hg>Or@^I{K5KO+7` zwDV#Ec=R{tw`k|b9&g>kOvTR@PZ#Yx*?j4Cp6poZcAo4-(x;1;hzrDJ;tH|hx`j8& zf4ykeFN{jROT16~k@!>b7vgS_M!9T<--vIC`^5v|A@MWuyVfzZ^I}iLk87seaNWZG z@;^qpYBcnpM-k zhd59iB#saZMA}_5ev!CbwCnNF5S!r}#ckp}B2BXyzDs;o{FV5M_`3LC;(Ovj@ni8X z;+G;nDaQ1JV#E2SGzMpQN3pBeQ|u?6Dh?KhiX+4V@d9zONb_>0Z|9XRm2T&iu9AM0 zxK^wXX^_tS?-1`39}s^m{!H8@J|+H2{Iy7%cBc2Pc)a}#VO)!@nUh2xKu0=SBp1@>%>a2M!ZA3TWmOg)Xp1yQsH*q=*!aI z5Pv7WD}Er_d82=k{*}m2*Rh=%&L3?q{}y6!|4~jn$9~Ykx?Yz=gr2kfYN3`=wKa&25___GC z=wj^2w5OORo*=dqBVs49rlKI94nar;0`5rDCyY=b4sCUn8y+D@0Bd zVLk2;w~IT($HgbaXT%r8SH(BPcf@zaL*k#sI`JD3Q$kGs$zn6{B(a^?QS2)A6#I%f z;$U&8I6^ECFAyh-oEgLV&lfp0hWa%k=f+UqD&8&LFFqnZD*jS@T6|f2MdaifrguR6 zOso|-@Wk+-m?Ab7TZnDM4Dl4Pub3lp_72k7(xrdn%`P89M>YSm8Z{C)h@MiDYgtAj> z6LvjUw>HD=`$%rWkwC)7Zzj}i``K$Lc?XB&IUC*nZ#8o_{%9zSqd#rzRX?13BoMf- z*6Drkkw8-OSJ&sidccnvFfl#E3@GM(aWN0R64G4SMsK=DoM9>XNk_gp)$QaQ8kTfw ze)6Gnlhd&VX~M?)v1Vn$hI2<-s zK<8Zk4ZUL~dl za#+#h7@^m10RJE0zrh9k&kR`wJ(d>0W8-eEk0=MmvxPwbO$ z4&>kpw;D(oN4eC@5KMTJ@)~z15DFf||3sH>xm*ru`yV7F-7wyhV|rjC`1XJlz8``+ z`XPvmsB&P|9mCKnszZ^ZJC>o(P~FJTaSTm>OXAnz+!X=pMbyVo|AEohLHB3zuMe3?fpwsnJqDFDR7 zaQ9tZ^(yz~Cn_My`sgC~C z9osRxOt{?X zTYHUW)5QuY#5YgdGm&Q%_82sO!I$>*JPl#V7Lb}*9Dp8{}!)B#2YjGWGwN* z)of^xIq>8zUO}cYXRNpSqfMJNljC|Saqr!;`uVnpS^Z%O7;gYsZ~C|>s~^IA3$|k! zJ(_%uGAumCsw`8c3?6ef?A`K~$f`2l*m25~*b*Q|rBh#nqr82)MO4TX8Z@?%|0(v0 zF+0U6Q^pJ(`|mVC{D%xeO;?UJw`pN^4psES<{xx>Kd7hU3%H| zse1OElGAfK))bjh6v0v?bC=9rFh7!=)hDa(fD4_$*|_|ekJmdcFWd=3u;$OK^W(ZcDe7+b+=2O+~ctvQ6amEce^CiMfq(5b&?sCgODZKifpK zBQ{(v&2|d@hvD$_Yc}3r<2M_R_h8EQnUV40?>+VocaGu#X5%-uGw?)hH=AA_JTSZ* z+sd0d&VB^)*93p&Fg=!Q9Gu+;qSFfn<-@(*Y}jmgSeaq_5wFlzDlUxo+xUEon)~yr znJ@FR`7Vvy2ck0&?Jn^=hS3T$GaO>a$u^v*$gd?sM|c;49Z z@j1Zm1JT)z^nMuUVZ~bz7GJ(cksj;G^zeHmmfl^ExleC6ZWFN+?HBCEFgmt_1le1ch@dCd18I1PEUweVM{nNxxb;hgul_Ht|7`!(a4&Nqk%6Pz-JV4v|Qo--{xH zIO*umPiRp;K}5BW8q4Ihj`ig^NaA!iG{32!_mJLO93Y-94i$%q1tRY!OwW9M3!E;U z*D(5<;|;EqUM5~6UN7?c%lKQwJH>m&ABjH|pAk)ez<#DbfWMLdTjGB4fN1&!;(a3h zbCE-1%s)wNBAy_&5hJ3pO+|duUqCxnY;07apP_hzMbmHKKT^7}RfTT)56Gc7=6|WU zM7&Ha5m$?*{~-R&(rd)6qOoB`I7bSZ?$1Qizo45nUcgu7Z~7N>P90|a&qZtF7h=DH zf3nEIKwh z%ePJb_lP@0Go2slJTCnSk;9ivpA*T+--_>uABYFVPeg0e_c!U*rY{*cIi}M{v^IPl zrE~H#!!yNx;;CZ8wJ6N>8qXy5{6)7l`}2OzbodNHHaySqIA;7KVkfbS*zmmXEB`@a zo@o2GNe}OD?DYfhLQc(&)NiqOAp;_j-p1SipVhl}|Ni|Wk?j8cdgmDb2cwn)atiudsGCDe3LWkFn%s|sLsb%LKDJ!+U7O;(ml87mu|}axy|dG zCSUA*zKQ#3qI)gAjTqV#tW3qXLe~z>&0m$*A75gvNp=ozT0JR$NPa=S(_#IW&Y%rn zItA;$bQf;;(w(~P;U7MncQ7$;=)us?PIU=Q)_)m5cmUxZ!o6>WyE%a)!GL!p=)H+A za9)?3awypgA4(2{QOXAoq*SL@Idy?PDX6K}!};XavL>6Io_+V=LVftXRRR1@U!7iw zMmhYaRjHfau1(*SRC#WjUir!SDVy5op-fXNzI2hdQ&I7yQ^vBKSeNj5#sA~(O~9in z()RD}KAohKG$9E)B6dPVK!|J#Dk@@V0hJwPQ&|Lp${zM50a3wmoCE@7BMs^(gQ$p% z!>IF4T*d`q1a%Z0aZphzsq;MUtg*Go~M@Q)Tyd-PMy=I zpF(|_)da>htclBN9`<&5rq_U@2OIjoO7I7#kIngbZ*oamg@1h42jjrm<&iPnG6u-`iN?x! z?1)zMum$&5_t=nF=B#NO-WPs1yt_KE;pQ;X#vsqYf^AQ2>v`1a89o{p4%Nh$mT$Z2 zsQ;=~HSx2GzVl3f(2R_%n)nq(-+4WM-gfm-&(-JE#6JbA93LBss(n?DZtHzCi6f`< zyqdUf1HQlatK}%=kV5J6|O@l~1CACYC&K2h z;vDpJo1Er3zBS(CPEuTMI&t7V-Uw5(tSvGkp6!@ z27P6PIZwkYY|@^%avX>LrWkt|f9G%L?T$UC!e4$M%yIW%Z;rs)(f0=&Hwo*Vnm8Oa z<3Bw&?D~Uk(JZkvSTx}HPhFCW+lCVh{j1~Q4YpDE@lPChgY8(b^iWz^a=E`GetjIy zIPeKOojzfc%hO8zWxg6Oj{M6$4ORq8lgs>-iIMRw(kfcyU@Q$>htb#!$8Mt<&+!Lv z{2oa4e3jryo!&X;i@nLEY3u#)1sj)^T-5T@)UwPcgQaN|$z}HZKnvaioEfIW63!5w zflX@?PTlSZgbT%+mZ;ITQmBCX7Ce846bfBQ+WBCRC3YNrBe4|! zdp4@^pKKOBnC9)mvq;0~{)#(#W#)X&Gs$|tX_5Cn8H97iYWRNbgNqa{llb_(^&ogR zLp+MGiE%L>--l3~vv}Tjyz#v-6>;GBl`|54ndqE*9TR+U=NPzOzT&X*INc^P#vk`4 z;Nwiy=|0cIBy3}HAg+*FAfZ1rec$W&6QS`GmoO$54}^54rWJF<1$tC=wS9nYJ9mmcr&x!M70>3sAn9^-t2=)U#h|1b4(cZ zLF{0VKf7?%zf$E)%~hQws4qs<4pf)X@)(+$LUm3$1Lkcc)?dM*u6_i%CzbvF5QNRl_yPSRrCpAw-)9cSa~yT>@f%6}XxI^UzK_=TF;idvS+>5e-UPb4G2W8!cEmfv zdod0M(>NC+)okoq2#vY1beqj==+7+e7Jm#yx3Ty*?;>0L4O{#Z3M@Xn1x(ni#>5=N z$i%ZKUPTkPd3iXR8gLP2Q-cZ$G*KTvqfWP3jfqUe$iz+*=e?45u9xpd7!wyF*_h}< zfhL}z37gfJh;JD+aR9{+(gYTLwKV= zi+^g1Ulu}fn^nad_Q4*s!D-JO-FwWjI3F3^(e3K@LiaQrgMVDK%gyYj%4kSi~m>m8Hpxo9p|_cY`suQHnJJ(KG#W84agRC7!b2ft4>-!Le%KQ&S2b!)5e1ccwdR&Z`|OgkJy0#hiDt}DY%;% zj8f4LPyBethsZ)e)-CxIZ2bmDC~ZbSF5+nflZ%3_>=`|YXBqQDYwI_Z^?M8fRV7YS zCG!*vZzYi-1U4_pjm5sL#4D_8e;~nDMa6dHQ}`0W>lsDRjET4Q&@DUiX^^!tDXh~e z`?cNl9&AzIc3}&q%!iweX*HSOk{@G!ORV`V`7}?L3}##0VOoT;C0{1ZmpNHb@Lmz2 zUD+P9D_W2tq5pDVwsJn&=h+HuZY~iHm*qAieQRTxC`f6C>8k>?n8+8 z(Y|>sPm_(L6fgbOBjdia>hK1 zfWb)YK``5;5bw6g_IwKL3RIfdZp0zPQwZ#FvdTmcCH5hheWCD?i68Pg@S}~Vz;#10 zWQm?`b8pY5Fx`z`0NiEcDX^!JzqZ3i*v{dErhT3v#7zirKb;?;Fb@Gecn`n{ zA3P-bj4$#%uHuhS_y_^p;mA~X?l9dMHhqW^c@PQ_;AfK9YU3%q?J9764dGJ+SR%eO z;t=8o1XCjlXg$`bG2o7c(J^CTM?S~GG6Yjo3d@Z$J3m5!j#l9>HVb{#9|2>H;P0Ew zIfuebH=f;@V)|h?k!|{6mM=nKxU2Xh6mCL5eTb<>98SzbfOF^k2!#SSo`=ak6OW_t za|r6(9r+aalCg1h8q>WyO!p3TQ+$z_4&IT^4!+lxL9>`oXZ#^Ig~u)i@|Jw|xenqj z#;GOm0r7Gt;dbbPeB<(yJ&E|3Ufhz;e&X!W^dg1Eri*6!BNX_I9DCRu=x4-{gxiZS zN+H*ck2xr}7-!!z(bDKG!tElAa|#RG_?Rx*65B;vOc(KY%*Jsn1@~aQA*Q#snBL-# zkl};f7oor&!$mNr}ZQ+cprmkBm(qUnR8J~$sy z4Voq#O|UiL+ciH@=K$epD5jJ>WyeIBZD~{E%;p9y060MS$|m`d8{Hb4p6F=q77-+M_Z$?ck8wjL+M;GIQAL4{|Jt z$&p{1gX4)8nlo>Osc*YE&af4x@}hL+t!%MRC?K4|7H&-NZ76-zL@$S=w>a*u|fnA&v3hBLwm81WU{^))>Q2Q+e$|j+lL!8Pjt1 z%68^4R@*=JylakzI{h=$wEmg4!qm}jj+lL!`G4r2#OP=+ha;ODQQC=!?Eyr|o;iWD zQDX|)HjXK18#T5d+K9(dV)T3vse;O;ON^d5BUE`jAeXHKRi4mda#8)>jZ*tWsJ2EI zB;X|zo=PHAcqAm~1Rm)LC2S(xGqJhQaLmWlh$=H?hbTuDqD!*ud<~)($rg92~rm;kP)aG3<>oyo6Ul zHW&>1NDemK|JX4H3o&-BFWYoB`9 zRV^Mw2R?-G3!e9+W4}2m=3I!p7C}o%P#lPWZX?DZD23D7B~r0U1w|gGXlP=m5eE{x z5HOd|k5Kr?jptPLE`&JT8>28q9-1gj>@ng%;td2-m;w(#3?{DZwDybyEV%8ri^lJ1*4N&`)~?dzm}%kBg8|FN2gQnfq)hw+^rUkCbzn+yD6Un zZ$FWTcpJeKN4Hb{+)W~QXM+xTFrT&Fg@7W&TSgp4u)$do@;wthnD_v}ELvgr5nXS0 z5u)8gh-g;xv4`5v7OlueGW!F^oSV~qB|U7S1`&K1$U4}Ef_R2`Z3uB37>sA_pEey{ z#6!<~Y%jwqjk6b#^_TXhEcc1AOe^NY13wFazaV5j_qkf92+91XEKM;H8E;3x{UZLG z&lvn4hY*K}MYq-wip&+0gXeDfs>Y0=*zp)s z)tE7Ky75R`|JnO>+p4UldvT7oYN`)MB|^*)<&`;rD4i`RGFMEF2cd2 zQ$6Ah1dhC(S+RF-84<>FR)iCQ=DKxr*f|q&L=XO%Fx~*5Y$hvFPch3M!}RF%{bh^+yvG zeYC}>|KYlFlZQ<$ZXkFQkd8+}J+tf+P(Cckh}fGPrJZ&dvF4d(f)c&WIe@4-Ba2Z% zlWQ2EF|3<2jNzE$JR|zt9%DHAtij$byA`wDOtW>`oExq)J{a}iuyLCGFKR?qxXwUf z)PF;zX_mA4Q=b6Z_T+tJoz7&`e?vX&9jkq^_)DHS+FC9_{oUzu^vuOu$~g#e__6@k zL5j>3b8fo}>hmTldXiWL)wL6y$v=pw%_dj$>{6m!ah`=VZ7Y$2sYkXu{fLd?bA~fd z)9h0S z<`P?bK%Qz|RgJL~d%2FOYK*PZU9Rs#y*NdWsVcv*xd%blQ;N(LlcNPX0HYKi#OuSm z3;P+0D>5gJdyu>jp&`;ZWgLgV`C=IYCyVyuhp_;MJpwP?_A?VBfg_6x9ddNpPi)+> zn0OAkdl2qJD2|CQgItNQ0f7T9_7hw0AnNM#m|qQgYf|dr1u8H00(KtopMA>&&-hD5PoFt$(#)|_LK7$7K4Dg<&AjdxwH-Za>g-US@jL)u7NH69IxrfZ z28^G98C^yrzQfdMQzvwoFm~MJ(Rc}z=0;B$J3e>v)c zDMKbtxg|T79sD!jA!xf zSoY4jHI#8q281?d{kv=@JG;Nuzsni!Tpl{lc_u&GdCr67?|Ox}O5J>{ofhiSwoBV{ z&+3Ao+HCY?W5v6}i?eH^R-355EzWlS?g_Zd-`(rOig?CHN$rYwfe?L_I1^2@lWsCz zZlbUZTNkX0hgI*)7L%~N+Qd^f`qdI{bgegLqo0_lJG@x&ZOe6B{w)}Cazf4}$Z{=( zN^i*dWJ$mCoNbGHV2!*jPQxDXcyiV~7h^5IbDU(iE=}FqE-9y#Q)vC=|XvEI#I=8#<{7%lh zONKj}(GG7f$rhJ6PkX-%RGl5$y60m*lVe(TI@=lx9%e0bX7+#s88+@)FHU z9?EsXA?LBh%bdJ^W>r0|J?Jd=PIStBSXD3EncB}u54mgWed*Ni=gfegnQZj;zmV_o-R1eVID0#qZ{_Xc+BCh{NF4e7v0y+wF~lf@kHI;xC_-yo-}pB zEg>VDO`CtwJapp{b?kCVtaajIO3D)tavQffr}5Q;B;#4<=jKmY1ySB&YCXf$ZK0nn zqG(#knEv15tf$V>d{Ddm|6zSTUZ+pv1Lw*VKA`^3`oQV-zupB-bRDaBO>VlzPI4gI zX;lVfPHOBlsBS){@pB$R0O8-|YmYoE6T97KW9N2A zihdUL#M@wai=7Y0X%^ECQ!m~w*fJ13^hbO_OoSCD)X8@nek`;ylO^1b%{LZm>~>G0 z!qZ#2+hsNFcJmRia72^5`wjNH)LA|qNibJ*S{fU zer(zukYnxTxlhD@<^!iRrVPvPg1uC3Odo4+4fIp&O>*0n^+Que>-Ss8EYlHzpZ72F zcwV)G2|Cjlwu(02Z!bQ*51ce&ge%Ru*pI@^6UUOt;oACU8Iv+T^H#w~foNn$p$A^P6 zi1PHC!ag?sQ^aN@{HmNwB2zoXqo~PuxyW-4%MBE75c!mX@sq`=;zDtmxKdmvR)`Oa z+r&SKJH@@?KJg#or=sz5g6)4R-TJ>V{!9>m4H}O18zGJ%(T=x>xg-vbsY;(GeX;br zrQa)kt#q>n8SMU6`evnXm;OiTFGznyI=@Wk_TG{Hq4Y1re~Fk}n|kwppZU$2dSFQL z?G%53^oylmF1?R*<9`J8G;4~X{Ai_5RQhewXG>o$t`;|nkBfg2UlZRI4~Zv5FHR(^ zcRY#hr%G=m{T%81a-Zq^W}o@HNH=SILGLB~TBQ$?K1%wn;xrQdI!jzc!tUKlzgPM? z=^IJpw`+NASG-xf3)_83`fJMfy0}mAA4}(te`)6%#s4G*aGK%%*fqM+s3Tu<#b=N> z?%I*4=Y@*DM0#)O14xt`B92%5?c!{aPo$V{iFmi-S4m$h^1T$+>v3_1_$Q@5C+<}I zUJ~_uk3>B`QT$QqUrV=ZX*s9^>(PM3cKE6}*;?`K#4d`zTzW5Yu;R@cStxgl^vOz} zBF<6#Qt5Y!YZT9CXWZ_?;ufWE75}LC7p1=bSqj;#nlN zn#lJXR{nnCNaY(Z-Y(8i`fTw|aiv&FVtZ!oD$uN51#VUPcJW2=6>%Sld>@Kt zZ7S$rDE%w(CldW1NC46Q4M^l`D!rBTwj}bIHK>s9GR5~&z5z-fE`7YxbEVH#`V#3Y zm2TFSg1u7d50Gf@hefl76zWr@^jF2dD*X-d?~4Ca`cd(F#q)>x+^?XRMq)dS#0>FV zu^oweT}YywSvv}PZ|S%knesS149)cy_Baoq-KL^>P7J++bWD{^I_GiB*Fy}8{lq~c z-;80tN#bqdOmU95SX?UJBi<)+u1hilG|FA9{5{1Sk^UWMm!2oco5k_sZQ?YM4j`D1t}n=Y z#QVf`qFsyhe(4X1kBd)=&x%#ztD^CL2m5>HWoF;s|k^Xyy&bKSjD(n-}^5=}W{rMeDz8mGrgZ zdeO`;P=1s2E#mLRKZ?(bFNu8XfcyQncu+hnR*OG~{JN0&%{&Cml-^qGAa)Wj5ib|7 z7OxQpi`R=cietse;uJAYoF^_7?-b4a1obMEUMj8^`JD{wze#*T{Jr?BSS7wH?iSw? z&HM#+?7Zce;!ldzqM64apTp}rXukIWd7n(ZiFlTnCAJYeiDq7d{5_=i6#I(TiPwuG z#j)Z9ajM8)zH$2t#eDHDkzd6zy+~XmR*L4GJf#0l`lI4@(aeXCZs$RNQT$)UH^je- z{}4YF&AbTZPe?cOBk1N0PLOqDNEGXd{Qi&e{0@-J5YH8}#m*u`)6S=mwm|83h9i)J2%eCJ4SFLo3!6R#BQJgmR;8^lrKIB}vlO`Ihz5SNH|i@y?!#S(F& z_*-#{Xy!ptr&HNAXlcdwZ2gfs?W0Fh7J4O0YVtk2c*A}(&!EK6vO8k@f zoVZi8^Fq6}=(~zPEPf`M`5?BJp!r^kXx9>LF1@8_=Y?&hUnO2G-Ykw6=ZXu(JH)%i z`@~gZnOG@4ByJY#t}*(o;;Y10#9iV+@v!)#$hj=rxxLs?yj~nB=85yfLa|t+XDiy- zByJVAi_eIE7U}wm`QH%V6F(3?5s!$+#gig^WwCsMSYK=)HWyopbf(4poy3d9%fuY9 zk2pXaB90Vq66uYL_GXB`5m$>(h`$%#6yFi+t|{6C_foWXmT1=oy-fN5afmoUoGdOB z^Tl;yx%i~`2k}*LxA?JmNc@)wucD@2=ZLMuE5+U--I1~W)5N-KXg;p^C&j(u-^8!P zZ^cHqx1zmfV%;?>M=1VAaiM6}o?I_|qiENTd_nq$qFpPJ{?oX<`eI8lQ?zS6UMRip z8jm+9ew28tI8|IME*0(Cjm6UK+KmrOe@c8>d{x{nzAqjS|0$jje-wTAZpZAGXxC=6 zYcaM~{DtDhqFrlosPysTByo_#47Pc@lEj^@t}BE{8p?HlW=3r z{Ynwf7Bj?-qFqbzD(P2?L&f3Z1ktXcI7j*d@ow=~VwqSeJ}N#TR*5f)biv2^?iW81 zkBBG4uf>0f-ZZydqF7ICC^i+(5nG9L^2hC6BwjA|68nk$#p}h9;#hHlc)K`Vq}xE+ zzeD_$_#1JpSSD^1e=9yJJ|R9Q{zcp^?iJq^_luv1M?|_RWPSc6#-*#>#5A#yc(#}! zwiP>w7m62)bbd(t*NMZ#5#m^Jf;d~8FWxDx6br>-alN=vq)SC^Z@c)cSS7wDzAnBk zz9)Vn9uZH9)#6X0gRiH!og^_uY$Bc|W{Ryvdf#HX3&kE{Pw{H;8gZyNT)bHvFHRL_ ziu1+A;tKIzakaQktQ7AT9}yoHpB1abm&Mn_x5RzoKg5s4&&1>6w_=Ux$Cr+5kAPTT zY#=rlTZ*m4c4BAoBJpyum)KA2FJ3Q>6zOx5+n*xN7Uzov;&Sm`u}~}#E5rxHhsCYp zcJUeU&*IDCYvP;YJK{gYkHur+7vi^KjYy}V+@BP&vDjQ}Ew&Roi5H5OiC2pK#Qx$i zafCQQoGeZk^TfsCQgMZNuee%VCq~2v#LePk;vd9k#OKAA#NFavkzP~T9tTCbO{M-X zk$zLDr;1I)v&2^7dEy0P7x7Z@3XzUiX>W))QoKo=DBdd05NC@^#AV`2@z>%Su~ejI zS8nf7@%Q2%#plGoh;;VK{O^f$_DcPqVzu~#NPn+PuP@T=EA>pVr0Xxh{viHYd_mkVekgt?{!46&7YA6rgE&kaA0gUxXI>M!XL_98@6odF;iRr0g zw%A#u|6Hbz7U?~g`T~*ea;g7Xq}N>P8^njjN5mJzm&H%SBO;ycvU~%Pu6C)n7U^4; z`o$t$>{7p093tKzP7`N|MdBKfo_SgR&*DqsPVpo0Q;~jqnLkOSqh9J~i}cq^y`$Jo zyi^<^-YC+oFZ16m(sM8MGLa5^sXr=i7k7wni|>i_^UM5xFd7mN3b zg<`oF5g!w`iO-3D5#JK`iHF2v;*X*)!>wnU*huUmb`x(D$BOyl9U?vdvOOLZ=>V8| zmH2`9kx0M5Ob?3f#B6b>I9!}0-X_iw7l?SQ>+#{)C2kXqUBD1uLm1-mp1VEK=EL;L z#N)JXh{M$|BxZ>n#jav^v4_}4yjC124i(3Uw}`po?czLfkys!u7YoH=u|%v8H;G%s zUS4-U%>LmSf!)6gx^(K)IaK@kckB3cy109ni%j-^zmCuL_SiVSl4Tp=8&_=8UB~Cq zuiG!4zj}VWmkw#?@b%`cy^YI>o!)2q#$69qlr$*{i6m} z`>*k2t_qijU#y9H#C!3+Fjgv=|6cfuz4g96xNz!Yw{Cjvh^N)t$iD|=uL@5oonAJ| zlRRdAIoJ9~%czpb~rgVsdz*9ci|Umd@HXBC$8RqBrvI0?lrl)v3d&PCSg^T`N`{cSNjY1 zA4yudEcaKrzIDv|LherFNiDoT{91T7tUq7lJd#ie>5=`_EjE191m)&Fi+VY0^fcUQOH z7R-5b?~Jmt5^s$sb60rAs@dzy%O~XE1=-`v3$}#M2|pVM6nl=}QP4V^R{_ga6R-}< z_Hg_jNFE+8YACxHJ(WqhZ__vSoc$th3oboNuQLPJ2scGji5DLxhZ#J zZpu37E05$JKplG)t}<=zn^aZfeZ)bV`_SgWm^QD!Hf>#@Y4f-fsd4@jss2IX7xpfC z{AG-rK*@g8B|cK`YtMpuU;7sB#F)akTA5cC?+qS{k87OM1Zx^K*>g{LPB}U|!Rcn#jX4%xj6-E9N!MK@giVufU zY3Z)WTj;TwmBDqMR#^S0s(H9sxM_F`j)v5N0b#6`l=KcpcekQD5VLQ?#j7sGsK2Q9 zV66V~YE7_}uVi=ifejdwtr{b~d#kFN#NK|y9o}%H3FKDIiuND5#M^XDLdAu-%~$`W zCeeEkqy6LgJDW5uZ@#`sapQ`2u=TgA{Z%b6er_*3d({=IFDt%s%~jB!XvL$#S2900v<7|ODxoB^u-B#| zO>pe@&M2Cfn^2lr)^hc(8V}a^`FQ@TO}6K@DmvUG1e=Qr>wR4~KWojog;y8#UDbQF zulSlZyQ`aS++7{o_%3=oyookm!Jc;H5xkLmnzQ*8SYj>wWoXllub>Y7Ht#;-_cG2` z)^2rN`G7Ug*95$6)*NoqZhh<3Z43Y2WDxB3+&FO4$}laqFFJ2^0=D0MWB*5R^v~Q~ zeQlAiq{FH=F}iAUzr?osY<#uJ3)s&2MT0lBF7>Z^p(eQUx}s(*-6{}fdvx5$eZ3av zg7{WA7qse>8^p0wRfv&}7U+ugoQ}-MUX8Vc=3@n*dHb4pdvq$gps+LQv8!Nr^;?Ar zCsGqSmUb=AE(sR53&)>Gjn6-s@c91fSBmCUPK{u7p@IqFCvtE+S9vbDZcj;tzu32~ z1v}|Y|)s_W7Z=7hH+~X!fbC2pSfl2D>ccz zQODk0!^8 z*wb-LxH^y;u1*ZCC|z52PYI6exKW-?Ics{|y5^2SQ;PCWE_!Un`U)IXm660_eH?#{ zgEQy-p38H}%-U5gvC7!%1@p^iN9JSosy$B(IJz1ulm(g%YjNq>z8vpyCzx>T&bZfd zW<-+K;o6pjF;mqIN67F(9BUZ2xj3usuAaWNd1YROZ|!9`o8kDvxoo02m*uW1443j; zwz6+{Qqe??u}NcdbJ6P^S0Q#1#?qv?(#h+1J;~klYLng7T~{H`${UM#ej9DhZwGRZ zApg7~p5J(GLzzc>IA1l~fKqe3-EUr7_pIhC{L|iGr1ARr%KO-AD=*9W{0W{9QLI@*0qL0``#tf1u&wjJ|g z?+bI1)-2zWq7D#M;vEltGAY24Cv;Th2P6ydt&&(3|f+B5L3nz%{z!v0Q6JR5t( zkLj8773)}3hEZO%G*H7M@x`L;2g^%lmv?`%3@e)LSvuh8oxv7o`;P_VXRHsbZ5A#% z?Dg%d_JsCT`#bWiSb(E`AkOoN-aei-V|b;gD#{4^yDsl_UCv=%>q--AyqPmrtvpy( zF{308Hmi!7oz3elYt=lQo_l`ovKpsV5^6OHwQ|Pv$vL@qMrm0|BGxRNQ8eXX7qmj! zLGuo}nPd6AUxVI%V6sP#H+4TgZ~Syb`@8`&9reYTx8!^YbCJ=(gBXvmn@RA;4MR5P zNyc;^$N&C>3Cy#O@^yLqABcO5Q_4WXYtXc)7P9>Zv;C9*uI$bK*V0h08z`uUD{001--43h&BlN4AXtQt z1bpSqkC*5G>wSl+^NnAujH&V?F zAki#+brbiY0jiyNH&cxokLo4f8&wOb7Dd$-L8vIC%&$RBnulemZl@m*~am#;F~ z>qf)!RYvQA?>Up^VfiYft)s@}tBl6)N|Uf))fhIyXxtPeVZkb+tb@XD)TAzfn0QlE z9fj{k5;LNz50Cg0`97yxmfwgZz8qD%Qsv!Rs2*%GJ-;r1YUDAs&TlgNC* zk{I*on_BY)OK3jYg|^pB16iAFhfGuDA%uB!fITAJ<{3=zjEiC?7gN~kDhC%+;JFm_ zB^Kd$LZ*X@Dcr?_%QJ|tUccnVpIl6Vzk!0&J%X?68lx2W&Mx8!?bpf0G5d9LG56~s z1XF^-z46){g+hdQxW$`?HB>0`)jjI-x%LX=%?JTc(Y__|a}Yy~FXy3xL^__q7_$`O z(PU8eEug^mg9kvOhY^Pm?g$xZ+7qfNIuyc9ZkDM)v5lutW#R`C@7s6^jWK*+o#3lm z#twzBi67V>;21zH(Yof-8UNK6%a>5N6#)kgu?)fS%vltnV6GIN>-RxSGR;5TAECfU zEO59Qh*02r_E3Tm3jJLrH9}z|0tPWVQN6c(35A^qDB+J#;Op=y;T18Me)!b1qynXSM}u1I`OsPC5^M?ODJR`z?G{%g61`!OYnax z0=k}9hJX%sN7TJ;JdgReU6J4b!}zQ{;?0J6R1VZe1R_*g zpnsJk7@@+m1CEA*B^@DfNEwC0z>hw|?i21Xz<8&?{zrUFhZihi|K|8vc&h!VHvoHme;f zrp{I9M!v?1x)E*{qs|mQcjIHaxWII=`nACH>ss_4ypIulZ4~3uAEB_-jVE+YDTwwq z+yn;DweIO|1c=LpFq+I-PyfQmEwV(o8*7%`qU{IubLDIFeXq#34kP z5r=OBIDqMmnf%B^4N6Fjw{L2J)&MY|UB496b= zq5>Nh^9;wgy|KO^#;PNAhPe7^y@y4s=wU=xoGM1b;VzYOh#G!95QYZCXfS2Le)FTtFd! zBN}!HUI}nYAntNw2_EUleR$!SYLa5MIf&qPk@wz36!=46REtnu3Zr#F`^41bvqh|l zyZJ%Hba$I87E@S(fc%8&vf_+&`OLJ+V4{~>m*PbfSOJW5;teAXCiv4BRCm_`3TmPq z(I!HER*S#GMW*V76uw8mT%BM&5&!IB3jC2Qh6SNhsp_H{}`~Z7p$jvI_wj zi5J~I*s*{D{SC@l^+zy*z1y*Xg1e2;wYxN&yF}x#QoD`eb{kK_Fl&r!1mSUQRW0Ce zjdBstg~S0HPr=>B@Y-#Rtlh@&+HH)q+jtL#t5D8|2{>tfN936^J;nepq3+(FQmUQV z%Mk?I(uc)5NcJ^kzwL8Wo?~*G*~Z);`4j?rnc!$d?nR_q^?`QF@P==$*u0$cS3?+> z1Z!fG>`pX=&>DdYM9lHDFn5~2@Ya?0RJ=~|ghUQS&@vDd7a(9L5z7$F0(`s_J%zw* zaQ07eCjzGpKu>c;8BMrXnnm6SFC9G);?PDYK{1SgF+%WSg2KdhBaS9`alk@t-UzP- z-ypCs76+i1Y6itn!kt;=c_a4n0HYi%_OLQ%$G1#_4<+12HWQ}LP3#bY1H%kc3O6BO zy0l|Ke5V!>Dl-w#Uj$p&_Q;GiQo1;Ab$j=2>cZEvP%+T8w{&cFhnb`rn~4C2@~DErES+Sb3p&TCngXZphk zI8uq@2$=ZiN9;V3d1~(z2HQIYMzbZ@3Y6`%kg~n1qV}k~`P_#+(5+udJ~uxU0X>M- zOEKE0@Un{@WOa5TxM>(nR5+KwrIS_akAQ3hI|e&RTyMm|#7G3QphRt@2ii&_x2-co zTV;s0n)WFD+1e7Vk%OIsYGIy=L1#;_*DgZ95lDow7ijGgv$zaf9M5P<@+pK&y^vz3 zohDnX8P0d3_U+^sxqfk%auZPlb~DikyD6SdxI0{Sf+cz&P$pUElw~Jcn2aonbEZBV zxv`&Ey$5>A=V^!D_Wd&7u>U(;!T!vHZ5`jR6UWZVyBWSO;e`pi{xgTL=-8-3SPX?2 zhp?tqe45(Q^wgHodwxl z+n##?(8`&UePOH2j0sL&$l2uyEc4K(>OL=g!%n0a?*xaFzu~_N`0rBw8^M1a`0pD2 zbKq)?XkeVEwlVU8kilH}Rdo?`BNJWiHrJ_a$U2oB&MGHQj8?hj<&&@fS$$_`Uu5b# zE95i{^t&#j@35>(&vufRxy^7v2(D1E`#rLq{u7-~jbqs_opUNL?SJ+a&OCV3otu45 z)VFMk>+E&DTN}4hEm`YK{_7Z(T2N}wf7eFi+EMBmO{mRm5{v;;B8yo}oUv>?*w$_X zJ-~F6$(VrGS4NofaI{Jp1HvHD#VohBZb4%ywxEeH=8TEjnww0f`leb&9Z9=JH5Kek z)kr4Qm@;ujHKuC!#z-cMt)E+4x#%^OG=<&KFfV4eGzg};`_s_fpP4R#2DNoJTg6~z z)r@TF(ueBh(c0J6v`*vqVivV=S64QcjC=_rT>I&6Rq_ms4S2~l`Q4o|^>KH$p__GP zKa-py&CTo%dDAkEQu2D3e5odbX=-PtTSl$0z|G+9p)=Jrq#mE{YO0-U-Bj2#vawd% z)sE{TS-WXU#`cAi=x%7f*}5rfvYNd$YOPVX1vK8=0%qsU#!Rz^xmWIv>Nt0EpT+nq zZ*p!ebQ)*FkF|3?{2zz1S~_#-+POt$M;xW_G+ZycWq5S^&Mi7Sv$8vNZjBzw!a2#D z2ZEu@j_z5oWxLGGOo}ZgW_5CsvYlz6tX9ta5R_&4J)EW9kn7U>|x!C)P z@4TkxJ4yXAGFoP|YB6%c1=nPp-RYc`ojPQ6$mn#=ITtu{aY78Wcjjfc$-oJ3Zpdla z&zXZb{12f{wWksXE0DF#ZUdjk&JEaykTWdX`FQc$PF`Ls2cDGkvgykDYtJ(05H{YR zU#5dISupUlQ-8QKp@-7|u9Z#1vcA`J80<_5;pE-bnUD>*@$j$QFDB#ri)yFjt=QRP8s2)Z{v{5mZ8u^rQR_PU|Hkulv|CIySwkbJ2PfV>Z7iH~$9SH09c>%0 z&vm>bd#=9fs!Kv`*iS=^fBuQnW`?dDd|jxweDsF~&YU)W!mL@-X3lCGg1`RkuEt}3 z$8Mc347Hg#;r0n*XH94u8igVkShxNiy58Kq!?>Aar;g7J&73f2@~p|zriMCq>e8ue zw;MfIa#}r>PX0aKHW1^knl>|U!n_XGb@jy8OSmr4m+o)qZRBm@H1#&~HutvlWn$We z7X&1O}h=cm6^03`S=@7`>|=05D~lGThK5E za7W4Qa(mnl(tTh9L7(Fxj|YFzkF_@kF|qb?&;Y53qrD^qYwy>PZ5fE3)C@NtWqxeh zO31PHhQ`?Av19G=-qx0Z=n27IPu$npk4-B_M6A7AV2}I9`r$R3sJ%xZvrI<>e#W%% zc-GeGH>N*@5S#CtcBl7^{Ac9Dn3@il&!qED?;H6|q}sYNV+HbcHznMEc3iy*?t{ zB->>7y!ZdcPcqM2^#9mJyhOZG42wg=;o=1GR&lP#7jtOuUa?555FZw|i_eJ9i?51% z#J`CjiYLVy5+}l+Ltn`T_bbhDG^x4w$r7xF$pLF9-8TpOhL*&0->Biq7^kHqKJ{e2o5XSAZQ?X> zp14T7Ph2IIitEJ(#ZBT9;_t<0#VYYtaku!sctAWP9uv(tM!l=0``EA0_@-$6g?=ENuj?}3SEBV7`lIv&jx(euiw(u5VupCGm@Re|`Tj4< zUoG|*&2fVGk<$52GxJRlCyO)1IifjUknaxZ_lV}WLHs)D<)S%m5dV;L126T6E&#H&Q>Pn2JW z&CMFq@m!IwTd*8obs#SluMqo)*NVf$5#ku}7IBI= zLp-hDbZqBWN?#>f|LNq)39 z+a*P8BsLR6VwTuJ>?B?yT0iVpOTR`OEM70(ERGj%6{m``#ra}^xLo|TSR|H-#$P*R zyi~kG94HPI ztv}J5rRR#bi`Jj$T z6jzA%ifcsUPafO5Upil-<$gRWJ|R9W@?`<0|3x%@=ApkKoo^5@{U74T;!%r@>d2dcaeCRc%|4+WI6JHT`iEoPUh+l|biTu?N?KKfwikV_tv4hxE>@Hp* zUL{^54iK*wtzXlz(kF;h#2MlOafx`RxKdmtt`*md8^zy=kBU!;Pm9lqe-U?!d&Pa? z`{KvqA@OtZOR+}$NetlO5!*8;TK}j`q+9=}nbOY}FAy&hFA=X4dyChJgTxWyjp8k0 zt~gDcB`y*R#FgT&#bU8U+$jE5+#+rj{~$giJ}LEI(o5#JI2E*=yQi(iOei9d+E(Ph07#AJ~_1Y~?jY$LW8yNKPyo??!8 zjW|HOUK}Zo7bl6+#XNDLm@lpn?-f^z>%gW@Bi^>@2N`m-W`*~tBSU3^FUyZDj# zsrZFx{p0>1-GgTfw38^-6B~+6#SHOWvAx()tm{{|m*T_Xb>bj#qW5-=DHvH}P_@mw1ghK)hZYDUKH>iPm56OzHDQ>pyt8^c5n1@yhL&i*@}7 zKd$&EMe9%aKcriK!h5Cf6Rm&YgVGO+$HkLkjrfz8P~WXjvY0M57F&we|8QIB9YpJY z_%i7^Vjqz|Plwh>gYO zVy4(y%oeS`DFKJP147Slf@|_e_GCdUMAin-Y2dROU3)ehs3&m zlK-gqKZ!4iJ4Nd+`ESxc5I+*FzvO>P|5~*Elli3;>+2WmiPnE|GwIfUa+dTqVn?y7 z*hB0o_7SfY`CEH#?`APqyj`^ZlNU>0F0K&Qh^68N@j>ws@p17f@oDin@h{?E#W%!v z#r@(z@v!)X_?1X!0o(fUt5M>^dFFul8Yg?N>CtvFB|A>JrX6mJ#jZ-DmlMe85A zPjzw_JHrDNv{T|aOC-fvs+6|9BlXMWp?x2_I5tDTCZ z!i~LJz-yatSrWXq_44^zJLQ2@zO~K?{E)Ac_mWqek8WANC>bf~#r^jr!S6{3-h}*H z??2%Sde8G@EDOUYmXoljW3_Ko=W5?I-b)+R_|v}K`)Y$t)%dMMsjt%8?Ki!~g}3Ik zf%mm_iJs%rmJJS%5BGtOoNd*ftu0nuzv9LfXQ52-iYH;WaZOy>+bj03Xjqfn(A(X2 zBH%;JmClKPb7=2?qpv0=9ZU2Ck0tuHVEfM<3Y4dp?MJEj8ef+H_Qq+ycwha>ZedS$ z$32emgZ9=^AN-(IFHJXo(EhPBsiJ;mpmeV1ffl|>=U758Gdyg?Gu6JHs7v89)t-XF z6{!E$&s6(+HmeB?POb5WnumQ|sv3;%9VqAoPcMOr`enXyr^c5PC{C(OFX@)!X>;iw zw#xD_yvrqCyyp`5%F^C#aQCjc-MbC7dzW%WbdU7;UUJh zsIQcs;}TBz5?18Aw720_*MnH!@Fn4Q!yg^0Us4cg0AEJKmZIg$eHBh+61;PD-?}oe z(=*BwT$Q|fWKOG`dPRw=HhR)l#~*j%105Tb1uBxtptdLtD%d}FGP#)r?XiN7^z##uT4#SX}g;Ew2Bq`R%C7SYzuUG@u;U~n;OsXb~PT9 zi0|3?yTIcwANBWs@n}-cxiy~BEbQ?!C%nnK_r_zywb&Z0^tO2tUe4Yt@U`(A|8s%U zCTnkE*)ymiw$*XxQBOZ?H}t|$-&N0i=MPmK_4Pcr##xb7SMDwGl_ghVl=%l7J=}f3(a(CotJ1|AFdpKH zL)E^j)QV7bd|_Idzw*@vO9y)|59N3Z{cH12PJTSO#8+xs5WbPRZ}l9z((%s~!mBtWfBL zPkh3*^n0E{i$8_dcU#>T+IiI1@A;#iUa>8oS>vP)IAnSXz2x+3u)?Nh)il7EXpq+P zkQ1iYy~&5_mj%jw^#4>q|4)I^`jx&C4@OO(Xs)O4r}aw*c*371mDDc{l=;>V@Z8bj z{bt^90LQK;HMPcjyqP&lALx}@&<@_7&i^#MGXBZ>Wo+?4)eW9swFs1b(Cmq7UjdHw zfkBq?G_8p{fg>x`E%_u$j?4My-auu295?U}HZia^Mcd=nl1leAGv!hn)_6}IY|yX( z!-(KZ1+gFa zaWdcUdIKjA?figb=iFWpeZDwzf$$}aVjREZce;&Yf5^#za(x30HPaczxUqevm!~#k|+ypS!>==}lhF|NTG1{|*Srlc)}0 z0ZPdwR0lGZU*#wB`*QCfrm`KAaYdIWDt>_;{D`S@eat2OfG`_c31k-)cGTI=?AIPBbfA*c-W(Zs)fcpf09{` z9;y}@^>aK{#t&MMd$G~^n6VxmOD!=Q|IVoJEaj@1csNyW9$ZVg>NQ4%Zz)&hBer_u zqh-0GQayN=$~TSN7JXk2?xkGq7HGlG*a)uP9e2k;{`gP&57g<;Lb?~zqu}|q>Ad?3 z{=HW3LjBWPovYK-GhU_&d>n1OTdFtK<6Y`|3tBzQ>FbTN8dp}q=3ECRiPu5!h8=cf z@LE>Dl{w80@*N@RoGyD(LiqP7`o}Gm6I05SKa7@gbuI?tsow{kGZY~UbG)G0-WXGI z4pQB1y824$W}B{F!_ui=;vY*7XBSU)Cc#Kr3sjT~Tco8zpqVs31TJZjZnHLMgP7Hv zMY<+fd^Anm?rgRu9NP#AH(S*%vOmLkF?0FyjI~c8ho~i$rNOJ4%>T!*1{at-7 zbWh3{{AYn$~vpBhiws-iL2dnmy<1MR~0DQfDlTm_6rG3ue#fQ((34 zg^+HunrcUA!8O6+^JrqZ^Pn}c&6@a&HL;H-Y*u69m@$zu4|YC?*8e_J{~wX$*5B3B zn%F&e^}*2Hjo*b0^OX+oI)~q!n)Vgbeq*w`vF>T zO|UrMbMbC>Zn7qJSrh-TCcdNzo7I>|H7|9hRKX5C1iAHZ=6?wK#Yl4Z+|{q8ZuZ>O zSF&iz0sQ-Gv}9XTawk#}&6ss{x0EaIXQ}${qpAlHf;`8X(SE)u>6~S^>FUhwmUi{V zNOyObr4Mt5FY*t75z}TpkZRg&00p+$I0)%BtJ&e%wBVXxalXUj?dD%)O{}mc%B_jV zXu@VSCZ4M`!Qy=V$J^ciH*4Z8YvPbK@jXr0tj0vW7SUR;_(__$*xwYFUb7=1B%2-S zLV-IHhLCQv8WSUoiIi#>;?Kn0R_te5@pdG+J?HBA)J@O1`fph@l~W47S8RM64fC(z z#&1Sk6;jhUr+JeCXD^>ZNVi!VaQW-+Xu)ko77rkJulMr{M^pbGUez`AKZgSA-x)%> z&1&l38!@T{iw9}q2LD;Os+w91XGzxLHVUl85}L4CO)a>PgG{hEeF%7m`?=hrG4Y@^ z@ds;yD>|gxtPQy%7{R>K$6LB(EF%QqV2=qbWHR zDQ-zuUrODSboGZ>vi@LPAGmyR5EB8n^be-=^U>0-{VECi}U* zqiOb(b0BbcGAOXwyFy5}SxvKFjTo6=@rg7M^slleMp_eG?7^5Qpb4ARm{?tFg2iv8 ziF*FOSrZRg6I>6%nAk-VHmfo5k6IHfKAk2~{7o_SF+1|5H4zt*iKY*Jrv-P z*aXSu7-&a<$G~L}(rs3A3=Bk!$J2-hGm96}#K(>)J|0P?_#6r>z7j&Z&1Q;MAcmj+ zayO&KooL*7!M+Vb$zDvm=wXyTM2$aE>tEC;NoVj$ntZBH(jc6Wrnm-txYE{>Pg0nm znv(1t7SHX}PsXmKdnu-#?d{Zn%JAe7ag0cd^K>$~)7?yXg}tj{8d5+z#ujl~#)B5c zt>9G+yah8Icx^bYY%a0@c%UHonxgBelu|ncBoHk4a~GyrrsN=^ohuUA2*!me zZDbo!)IrA>wWO@#}NP!iApD@@oA8tRU@wi!f>jAh~7%tAI;nsF5 z6x`h%YOR?}$ZS4rq!0qyi^xRa?vhyu=p#bAxi#Nz2(E@cKzxe3n_KfK^guuZ_W_36 zcnbVo1N|xie8n3g(GqhC)MRTuh4#2Knrcz#j1Z5XMa_guQp$Yqm^xjQQqDn0fL=5d z&h@B-5fZuQ@g|CDe*_F?;#LG>o5BWH*_uy*4Tahe9HwZ3+R-|gjdmY`DN3QjRkr3+ zaNUCqA$Hn$3cRsGn-SGEoo2xiAAuuqWRb`5HSRy7~C^h5--=saKr0)5hu zo7`w(n-PZ+FS@bp3EosPGuaLy1rA?(X7y}6&-`y0VO%ys8d{O@d2T!#oE)1f3+wS5mbbYnzan*=&0dD3fm?q^M#uRADw@ zJerDmNWLQ6!sAxk-G!F!zRh+EWJZ{yDMCx-TIebEaaZf+V<%jWK+9w=gcOyrTerQ# zJZNO|;i%=)0LGEL(?;(R<|ffIj0lvJzWx^FvpGOSX^u3XZj)( zHn@sELV?2*4vgX>6drSxK!n1J2pIJH0G&W~m=g$xD@ypH_$wg*J@VBAZDpBdi&x=ra){Q5S8CgaV>>AjKkMK0b0|;KH zh^I_E8ihiYtN0@ncxajZrSMl*2}CHokAN)`M~yg|pyx-pIa?B;;KLDxEpQZY{*6iy zQxQ-Jcq4|ez*T$^3ht>8DKV$Q9r--}J&gcMgieJ!^6fE=sevyNb28kKZ;xb?!b6#F z{X_9bV$O{_^6g=1vZ0;K=OX;)VS!yE#vz#gqmbvub7U@aMS>#~b=wL2)r}=M@DNKh zHGMsba7W+5*wKgG<*D)#1k*JXdLZzM3-DYCaRcy}5l0a2u$mt`tVY-Ygxnk=dk`>u z>;(z2d=&XP0(OmXy9z^-!Z&U_yQ;rw>mlr&Ij(5C12)(hyG-mT;s63_?Tb+0_u9xp zu+dFCh32l}k5IS-0hx$_ZoDr-f#*NO+tVQGh?X-S_DFvOL=kLJc%iMxcRk=HbjspI zIn(&ge#x}Z4FnG|_!wRiIsMUQw{tp6*ns)eo^pqkp)tQV4LXcX#0G&Q&e)6#OzKb` zdo4^`4z0~N)MmULsqUG3I3LKkC(MC7DA?LD`#c?~?xAg5$zo5CI+Ae93?3ORGtwS8 zF%!6`M}9NT@N9CK&a;_+Kz_Ax;#lg{nR|dD0c&ccz5nr%8Ufw z^(C9k%E}108HU)sYYZU^fo>b~;I^?jvi!p7dOC`+b9tpB+4*viNbx2FjAddRg5#Ox zjm(3v2tiI5DY{4E2x2n=t}4Vf1YA|TX4*0O|6%V;z@wpt1BRAO3Hv&-C^0H3NI*m+VN+Dpn6M^5~FXbRySglGz9@m)qghTwsSlOKnVc^v7CBko1OAyE=xWHSOr`xf9u z6D=Tktm3L|LkZ{P7tB5{Ab4$K+QZ3~M=^FaanMAE5#GU!wy@JV^4ODP7y%tYaCe&O z8S(aALF`4+4yZYgvZ$Rx{Z40dF~o_JdOK%Qf4UA^>h1A_&O~>cr8E9}`!pxQDbt$~ zM-l1hA(rX~a)QI%z-W?RZ(`CUc-R_ynKh@#@pgt|QTEjmZ~KXL2sqqJqNfh#sX22D zdmP)v69(1xT*0_KAuwLE4WrBk;Gez!Km!MH?e8JLTInDfVr2X?1oSS!i!EduPx9^n zJ-yyoHXLbMIg-#0USGn5O9w2 z#cXeZ-CpG8=6-B)k0kho94&O=I{)};wg=*P&*$W)vC zWF7+2=aFjjyqGro+4i|6&*gqn?M#em=e(G9CbFGuAKE<6wi5%JCl)_j%99P&=O@+b zMB8eck6XaO&V07rY!mO*agy2y)2Ge6n=3P`F>9PUz7)<@C>2+xmeQ8sKFvZ%#y(Yk zid;QT^0iyh<=Cx=s%@Peq7@X>uHe^h#&A^dkZHk4TPG_Tgb>qCirht*AMBorN#zdP z;T4!2(-G&O^N`D`I9z7cR>iKdz^lNo3MjH|m{g~ms_0_}s^aRRirpB~11!XAHJrC>yRLzFzfnb>EyoP>E_|kWYgiJS#7Bowbe0W+#x_!+-6f1*Iz93DFTii z?$Sb2?Rc(Xkr%aVU}L{E8IN`U#A<$iWRxRyohfVXu5?h@F5!B0P+1k%uY<~}Y&%%b z&)=T0mH)0av98xmtH-j5JTLP|2IhFt*e1n|U$!Bx^Qrpz4rKX*W@YA)-9=^%W4JQ& zb6U+cIWxu$aH`@~M%B;v63c&wpyzv+nw1UV%9eUjyJhbp(_xb_dW*On;tm9RE6Jy& z5h|D$w^al$5o)E|`dD}uf^J&vR7lkx1l&FoEFPD`R$yz7IpV3}tvF7g1PdqQ5=2L( zEohUF%c{64TpDt%gbLzD+H8`|#ezBnV^wjz!d%+9HWv%=Re_kNxm4+3i_H~R7jv;O zF=sdy3K~`P3`dm)jIE2RxVotF>Wcm}#6o;|Am%=gs_zhDCQYj1>Y~c4E82z3;i;nI z!**rNqY&o$<&L&>VdvRvKD%Ko9M_dKtBKC@HLBsZAPafzi(ZRR71xzDxuSK|sG{4- zLS9|beLz)QSJvc;)>Wg5*2O|zUC~ozjVjueHL7S`HL9U@8+qN$Ll?)MRdKrFC1R~( zkP7BSK3k+#dTe1%$8kp>RU=LDp#;|$m%~q9Zgi}oN4Q-$rY`uMim{IEacS{9Zghe z-nVttIsEac^i7Njcf%A_V&w5}Rew8L4*t1H^!RK=ZLYjQ>F zs!>JjVj-`tXopi3ck-;s6|JjA72SC(VuL7P!coAU-!s`e;i`ykW&Fa5K9-d@*s^VmCmppV+AA~RhX9c@h9cKw1 z&aq2ufBqeH`5j{y@7HXD$KODLBc-8Ucx=#hN+-I%|fuShr+oMOJd$BbN-#p}=M?3Lw@KNU0 z3%QN6^1^L8xTzs`T&~+L)Xp6may!7Y$CwaI*t=I2c4|GV3qV14{N z>2v41xrtsh(M>Hjs=8ko6nggm(cWeme@H-M+ zL+&{P+PP27&2^^+H`0K92F&?~+!?T|pEiI_L}q8X4MMPUZ`^FO@?0J?%L@2SBdV@0 z#9MQ0=n=p1pfHGn$&{@ui?7a7mZh%A(vn$>a{}X+ppEkVW3J72x0la&hNxB5ThT0k za0kEvg4=F^+cCEr99Fo~vebf(&<29uG=8X$nZh1F-H8*ty@gT3RBHaL4k+n7Ps@$*}&yfX3U%lTm1Pm ziXG2g!1SE1FwS3Nc0Ow9K5Fkjr>8;9$Kycuh_niwzqSQE&fxT+TIW*Oz1uItj@Je;McSxnw2ex zTGFqjwayWYg@037PSmBrF&rwOqMUB%-D5dz$m#0*de;DEf-)_w)tp+MA!Ov=81py2 z7UKO#7>^F7J^v}*7vg*p7*84h5snGca4z^czXUw%9>Xs|@APRX^l$M?z@Y^X3|Z$- znLP7?2^U^kc$uU4q{)-vcp)}*>SgD}ij&}-;eshMVpTuYOug{ZDYnKL#g{u-=UsNm zB~x(FWWn1*)}-R%%P*Wfv$%FGg_lpdWC~A_ziQ!U8Tg?LKP-An7tz9;Y$3EnU_N^x z6rYc2T-qT75q>G($;cDG-q@=odjVy>b3tCatinE>h25BUGHJsb?3GA*30$T z_0B=umSGJ~b#*KLw>*G6wwhW?9R(HqQYjI zA=I}AI=k3DBV#tt8Gh!k^GmQO|Nr|Xz$XQ^I}QI8zXY5!e%3F6Ihp^wUjoeDX5Rbn z_$A=jqMiD_;vkW?*VLaYo+nNduMp>nOT}BnHR9dkL*gIAXT;~l9pW3}`{I`(KeA_g ztY3ktlIMu?N%ZAn@j4O*$jwS$EtzkvvYri+e<%4-$xle;D|IaY7s+o(=1Vaw|B>YV zlE0Gttz_Qcv3x_ZDT#8%ZaVZGBzIN%X_EU&9w2#yWIknJeKSPx1>O6Jo8rr#=V z5}y`d7Ww3W`Sy#Slc8D6OP4XF%2S^?(7KyXO zt4Mr3wunUiWnz`m*Gs-n@&hFDKQ8@tai`MXl>EMA&ixz@2SoFFF4ps-(gTJ+r6U)VwO0N>{kp4ar+sjwF z*v_Y=-zM4E2}e6#m;5)Se?+3(XVSySh-vQ+l9SOEwx6%^vtDBd9CB;Q2<^n~B=mV= zfAJipTf5)mq%V~IB5{uN3&o|Pwd=iH`PNB)Cy937PoiCqN&l4O=Ow=^`EAL6ClU6F z-$>7ik?l_wY4(Bn>Wjxqf1>0L;%U;KDGm~cD1C%TztXIK3W;`KN}}CYN^k6PLpJuf zk?$s@uU2}5M7a&pKPdec$;J*h$~`CfHKp$+u^sP=hot{jbd!*dazPUL(nMo#8~Tvs zHeweN`d(sK9H{ic;%Mn7kZ5-iiS3&q{cOn#B^$fiNUxA=>}jK%v8N5av7?RkZdN&C zKO1^uHyip_s7L!>6W>+7y(H2AN9I-^{3&o|mW z5pR~hQt~?Se(4_-w~E$&_4CU2s`R@hzb_t={#((-O$6H=Z>PGU^dS=MZzFb*zLyvl z2P%EAIF3Yr8T-@dFJpHa>nWxlatR4}k>r~tFDFrMo%Huef4}6%BtIqjdC9MkXyBl$h?GwHt(d2`3@OdzqH$zpx!n@Daho=9Rp zF_SB5qsFdaoAei`R=ciOa>+;%(wx z;=|%&;#P5+_!p7)&D`&Ai@U`S#eL%EqPhP-{_iC7rk~~Oi;cwQVoUKP@nrE-vAY-+ z2Z%$(k>a`HWbtxwmUy*j?|ZJ7e3Q6bH1|Dd?`@Lr5`Ql~D4P2oJSVrpRAssV^0;6K@okiK|3&Uxoa4O5P}%`z+`mm2CX9LEa{rzs_c?s{4ka4?<@8f3&i2#IB|k#?$=Om zs^ppCm13!A?%$B_M#;B`tHd?po#H*>Ch;NhN%4>3bK;94&AxFv{wDHsAjCE`NS z`j5INet5YsUo+dh1f?7 zi}Ck;$GqP|-g(M@jd;Bnf8V!8`t@SGU#G{VH}`*tZ+S&;$OuN#eL%E;+NugBEBy&{gf=$5gUn3#nxgwF-z<$_7u&1C;Hvo zcY*_?A0mzr$BPri3&e}XV$s}(qMj1T=6)2i_3u%`hQv_d5w6dX#GBImi&nLwD>3SMRAAtwzyj~_rK`B zFC-rkzZVm6t;^##MXV<_6q|`5v7OjaH21|Q-%YZ)KZe{}azAm9I6@pFP8JKr%fuPt zFZqQkQ@&;5TG9H2+8}wO_@HR+tI^JUHU@e<*u@{gL#aiU-ASMC%{Q z&-+iTCsC{;))O))kKvTZt!%ox~im zhiLEDX-k&%(asw=Qndb^CP}vbooH;9`DTmp_wCn9f0MXeTrI8_?+|INmi0X=7>GST=7itEU`cwE{+o?h=t-s;tcT$ah|w9yg|HK zTp?D9w~BX)_lujw$Hk|_XT|5mSH(BQ-QxS=C*nWEuf!vw4?p&EKO~5C#CoFj-_%@k zTd}=J3(YK_E9Q&+MC-q4nB;Nd1kw6$x>&OH-!w~diMUX_Uc5tGG@4i};H8rudHdf%vib5Al#l zi{55Diq@Y~3(2(T&Ghc#>0%#ofOw8LQXDHz77ImM1ZRD7MC-5V2FVrTN^zZdn|Po2 zd+`zRaq-XMUqo6Q=lVVrKNSy()#7&|ZIUy8J+X<{Tx=`07jwj}VlT0`*k3$b93hSo zCy7(UOT_8omEzUnV(~h$LR=|E#M{N+i4Tahvd-;$R(wg^DZVZ47C#cLKc+*Htv{yk zCHwF`80$?Itv{xQlADMv#kOK6F-Pnr_7?k#XNx1mG2#^QLXigI*$(T6sZ8=R(fU_< zQ1UkMIgzH~S^gvOu*mn_sQ*!P@#+obMq*Qursb*cDdvg!;wW*PNGtKoKS!jodCE76 zYsB^9-Qs=X~HLmCi^Kj6x)a=iQUEDh&1WX{3FFF;)UXDajr-s|IEKq zq=|pZ_lh*|Px(o4oA{jgiujsHi~r33u}H)Jl#htC|4%thr1gKwCx|DC9mE{5t4Nms z%->HOEDjUtB7o_I;w9pAkuC$6zDT@5yjff)-X=aEJ}lC)0L$+X-xB{S($N6ZKNG(a zkBGr0UV55%ym*30#{?{Yn%G;xv(t5}5x+alLqlc%S%tk?s?i|7DR*5GcPd?h`*1=`?}qNg|yjP;M%= z6x)h)lfd*mk=_z04-@G$fpVcpmkE@w6zL;@@=}qm5-3MRdQ70aS^T5;tVjn5Oy4Ea zPXgrwBHblW{z0U(1j_Y9dPkt#Mx>Jj%H2i!N}xPIq^AVRzZK~of$}tw?hz<26t5R= z66r31>Gz0qkU)8xNIwab-xBFAf%1Nl&JrkpFVZ^#NG}PLUl!>Mf%5wzogq*@EGD$@ znDusBSl3kBxCT%-#H%8SLNVwp&n3QWIGd`8?Z(uo4o-xlda zf%2!~m*O`f-6$}1vet`sOw7wJ)f@*8q*92}~P;4w7FVb5A)3d~0VsDWy6PP|+ zJWsqpq`L&B&k?T^Zxrb>f$8f-{2caA{gmQo36md>?+kHUYlzEZ!;siUJV`uR%oe+d zJ;YqGpEyV?5QmEs#q-4?ajH05oGX@!i^MW_B|YY3hec-*g(t_n~Cx7<77+UMa&cP#eQM~t`E;>GPPd#neEmk zRI^0=%ytWfvW?pNpOc;4ts8VXJ+gZOSbo{h>`8605C6%XE1uNY{rG0%l&o}k;g74T{{09~%G_IHc zkE(4p!J}sB;Db)e+u>7A@SXTtxY0p3khWt)b>R3h)q&I>zxm-uUwCxbFn3}2i=C-e zNtMsRr>w8rx<0+aW%=FVadt&AYDjesCM--|n;U*1+_LDTB9<6q%1tU-7%qyDZ-u-e zMt&diz8LxOL%x)RLm3GR!+}E?fnD%Oo7@mBExRYbSAO7(`}d}=YFq{XpYY6;TGg=9 z?dW`QTWO=P)1l9f)GDVVecv`VerWGp;P2S5GP!E-{soEdp+F#TAThx?IAZ~~nEp=T zC$#K@aF3$5;oXw0bz1WO+tq=L1>xDIJwAAu^mIY!w$#$K3kSMv?1P?gcICgjGksOV z$|QQMMXQpl8dtW+cRCD4|Mn2o^5YtKXeW6*;^jWEO!pRG(WWpy}iCF*wk0ABDpG~ zJmb`qicD->ecw2zNqOChU}Z*C)BHx|O{!8Vo8})^o>WyAY*3zB=|AZD>y%eH>6P^> z63br?zgr#1d$-z|_-=KufNOD=r5#F3b6Q;xeyKWp>+b6OtqJ9W!sX$L@Rsl`;dVv4 zs-5gWMbB_H(w(jB`GnQ{-!trn-Btby#=SAsGrTZ-lG!&y%>SO@1>wLdruR4U1*j`9 z(H}<1RlaiS{Z&nr(?!YJbu4(N;Y(dR-aXY>3wsq}BPtjX3kCot|jNtrm$>FiT z&%i#+-s-MdlV7LGA9gx+-?2K}s46?$BJAH23ZESA8y;C5xN3ZL;0E?|Pi>PgoM6_~ zGn`Ns@_InWeocSdV}dQoQ!n|#87B7FAz!i|o@Sk`FYctj*~C?8hceuhii9e6Vp3IJ zwY#Y<|F3UQ)wG~~WlEJlKe7C{%8EWEhxgxKw=!u}a>Rci&&{k%U&Z6Q!f8^OUe-9j zVP$=cs}zjQ^3v2*sqi-2qqH>W_qpYPvXsi?Rp&PI9dwhA%ZJz9=D}6L{KT^4RsI7D zUFX0xi3t_KHM^@bHgSgQ6`hy7-kwynK=YC(-wN5Ampu7>$lko<$@G=Xc?tX5%u8-% zEbB{60;TUnuIM+P4-ppw|CQiuz zs8+4ZKT5_-Yih*I87gbue1)^INoL&4*)bgGdS{;=6VJ*&wDWI!Ib*l`$a%Vo?<<<~ zRlt{ybEc0caDD_AzrYRdAm;TY4mAj#jU4dLdypque^N0d7td-OfA>-RA4uqqY_7Si z=y9RZBuyrQ2~V>`Fo{N=4^axA%g63V-U?4(eFp!5F z33nkLxX#xeNDMrM|4F{z;J>ffYytg3a`C~D75>kB0slK81ot7?H)|!Lvnb*>ZMd^# zDld0})ca=hKd(Z9L7^8d^6QIpCZ3uO#T~F7f`IC*p1>sihCfY&{6FoNd_>^D{y(bpu5d zlE~lLQ|Rz^32QoNB>1~E(rNhZG-Wp2-5M!kBzU_u(tDK7v*jA#*TEF{y1kB_z@J1@ z;Of>0{5>-nzg0*)D+A)VsQ4qrmQislGA6%-e(=ijH<9FBQSl3k*G4lp$1egY#>egT zOQF0LA_~^?wM{=R)lEM>eMDkC-%wu$-(zdzq^6z@C5A{N&%sz~e>{f|NFT(&klr{e zORS6h%#id`uVpLxpo{3|jBd)1iGInfr!$Eu@>(X5&2j<=asI{HaIkU2!K+mnHnL{H z8gRK=K%9sGL+Q&(7}>UJ?#0cy8sk<>2g4IIeWG_l&A;2X_Nrbh$j(~L$ zdk|3Jni57n_4LRZU3f_h6Lkb@MAoue%^GSde9jacO7I;`lZz4C!k_gr<~6o}joO8P zb`!^Fhj}#|?zKqP3JdGeHsYza=_b=Ltm-FiFex@av&U=}3z!BoQmcQxW(+5|N|VV} z!hzQU0j2|qkckc@3J{QWLkT0ilYzC%MC|H31fyr9907WQFYOyWBe^_eozdJ%ejJP_ zu?E3pVPpe_6@(=vjNFe9q(`r%^cF(tA*+F%@K(ln{#IyUA3iT}8oX3dcm@Icl=uL_ zRK`fi>xm5|jIcMbdg4tJ9Y(xoqC<&q5lo{PNkspkEBN6hhq%!*!Z%`J51E)_^^C0Y z^aQ&WD?&$^h4)43!eyol&xHbpIf+XVT<6NU5k^W8pkD^uh2T0f0})0Z@q}Q6k?o$4 z7GdNaPsoTc@-YGo8FB~Zd3#`42_qwoa77@($VHwIj4(3C6Vf895ZR0XYvIH;qsQ7A zdEFC&5k@}rgtQ1F)t-gR#&N~RN;Az+D>#_o{f3xk zq6NePPfKu2B^nneUi>aEiP&JG1q5d;R6}g>w8VB#OYo8yCvW0iPfL8}X=?`TxIA-uKs0$9 z)Y}oT0)i7Dw8Wd9mf%bXE%C9ZC3r6ZEy1G!H4r=ipe0WBv_!6_wWmnikPvp$$p}_v zoO2bnk;pUA0)mqkv;=*0VP(X*o|c&CX^CP_OL$XQft|uo!+K~RF&PR7?~FN?^BAWv z+YoyQSebKI9zr@Mve+J{js^*0_3Uvwqcwmd59Gg+|5_ZT=?c6M8nK6kt({sfJUwut zuzJS#Az=DhRKm!91Z+A%^B|aEyI{iTh5#+`8xtMIZ@;ebw8Rb*9ZPu5DGP|vW)eZo zjCdA^3kY3aEGqFDb?jz+YgRvw_|8NNh_G4FIHI4477)u!bPTb=(-KuCI_v}BLr+W4 zlrM%4G1Wv12sR1Yf7T$HMZxYRXk4135g6%diP4^xxXVPx5gR-$!4K6iXAy@zEiu=u zdMq)|L<o#C-HJ!8hfaDoHZ?_4pPyc9KK0Dm`+k;~263JBJ1^o;aCz!`yH?JyZ% zvy$kk<8jnRD>KN*o?uQI3F1EnkEui%StOF%X>Y;nmI;nTH6kf6xeGorw-7 z)+3m9a)}e#Y&zPoHv}@_DU8y}kQkoRjw&1XNG(DnmVw?lnsn{P*@@PNWoZ z?_zW$k%tatCFLN`%Jex#(!4b;T?t;{;8NQcu_sID*^!)MSd>#w3fhigOte72l~GBA z+rw>P9-hh?m^Kc}1h`pL+iNz)?Kub+QfQZ1648)G2$)BR6HRm^!Dd5in}K;GpMK}q zlzj+B#t3EnTLfe!LZ)fAtSVvCzCf_$7(a}Fd<0vKW)RK5+kEVQR1+q2Xca(|eY>wb3i0C(zW zw?Xhjrq&fc?v*O2UMciuR8f7XtMk^N8ZfsnsxH?TGC1!i(xEGCfI~KZ^ zhH^TuZ_x_9jz4$W0%M~bJ3ZIEEbF2(&TxN37gzX#xxxLg%bq*)gq9bWKX*=HfjcMH zjanV&4k`@6)_99>eL1pyy(}ZvBu9iig~~Fe+XM zeT-&7jAGx_S+HK=^BE(|o(XTyXm`As=~_mqVFCNp&ai+zZSc&Wn87}^bDVW<*$4lr zo$F(m){a{HKGid3ZY^`m3brvgZq^)Que_G+?4PmwZ7gU1D#P4nQut4?q#d>DUbES> zavtr)oSJB7$5=PFCfsW*!~a)|vPaFRoAq*)CK9`sYFT6Fkjin44RZ{%YzO~x_^-3` zA8Ggdq?j`)Po#a)+bl|69K0s!+QcOZ*9ES3Z}8vb>z(fXF!Zn3{-$~F;wiI>v*Jw4 z2Xo)Oj6sMQr0^()uADTVD_S7ClY%arL%7 z-c`odM;ipoptFljy9f#!XIc_|D1L~Sg<5P{A>`QgZa4)GdvN#3?V#SS_e#WV8AP2w z;Hojih!&eR6LM^Qv%{Y4YSxEeqoegLMckG_)cGsw%V0!{O22_?Kh@Bj1Zgeg4V~j z5&jhNVeCx<%(4slPPGDP+xKcroXKfz@aU5fEq0S$h8(*c>tp(*0n+S#!|&+PG0!Uc zp+3HrU>CbyGG_CfjP|(Sfie?%4jb0T{lj(IV+c`aBF6n$jA*g-S=lmHA8-!+X!Rs6 zC}Ks(u`OYG>>4QtoQAbZ*k19JZgkeLGWT%Jg1es@0WsH%%o>&JaAegit{EAzay`>8 zHRF{%UbDDPyc~1jAscOobAGc6>p95^Amy$I>=m9bj%7pKTz7cp!zWCbG-cA{3nvs_ zGIOdE6(*g3{!edU@Vpy!rl2{6Bwl-1C7H($~wPYUTOiv)OzPgedNNypywd78cJ4?=$+*|TM z$(*}c-&n~-;w!~N^+^vua~@9M7Nv$gW+$8 zA?1BzAo6_2{fEm3!%kw3*hAzwnfdyP{l#J8C~=~AzBo%X;|}HLOI|E470blc;#%Kro-bJccyX#YO}tXHHc_vUe7(pQD_K4w-X-2ES{tZl+#=sr>G`WQ%UK(! zuSnh_@|S9+9}qtmzZT87M!L&!1ty8W>#s5Kk04hFWaJtCenTpeA5K zW4-Aje+r{~yl8Epo+!D4m?L%-PZ#@${l&Az;o@k~_{6|^rbxb2yj;9Wv^G+C-NAM( z6)Qw*BbC27GyOL49?{xJeMB;UkY>I=iqDGtk(&A);@jeG@ndnn_@(%bh+pDN`GA-z z))gCxO~rWM8d=hJ7Jnn2A@aJ4?HeEt5l4vUij&2Q#mmIm;#`q$i?cp!gO%4|l&uX` z<9h@0J<@Ly9}@o{J}qt+f6f-`drJR6{9OD}E3u<^ir7s&P2{UF ztnV!Gmu#^XDc@9arf7V3pq>SidHuUmrIK>S$zhiH6# zV13_8{y|Ji^4gIqHV`w#mSS7+WHDR(S8cKKa|3R-@c{x}CfWD`fqaAHo5dAkrFgq| zw|Kv3e1V|+3zAq`^S$tJ|Tih*vDDD%j&D1X?TbrprNVYaptxuE;+@P{O z4aDQc6GY=11?e3m$JT^H zMsbt)sAznvU^||Xyj`@uRdz~_x3$Wz*w{aZ#dzDQiFhW!bZcX^o@8rdwVC9Q*iP&y z^1C>eKV9rA_7{hUBgAvX$>N3LCE_e`jyPXjEG`wxM1G0K_1`YuD_WbX4@-Vb+$wGp z|02F3@>@RE_kkF1OZ98%zZHGyUVdv!m0$m{e5QDU*jnr$W{F+Jo}#s(I!N+palCk* zXl>>6R`-+3a0&$!;K`az65~qtZ#d+ca@jCHF(b`O{lx%IL z-YMDIOx-Nm+Dv^?@^E zEp`$4Q7X$16o-kU#B;^T;zi=6V!UnD`O+^IZxYMJ)#6(5PVpXbllYMMr1(eidGRIj zb#a%tNBlY4tNiMg+w0=NI+-G-iw(slVn}QwW{X|KJTYG!C=M1!i{r&2ajG~&yh5BO zE)cEF)f*+R5G%!7#XH4~;wF)w6>~eciSf2p`C&2BzZQSVwkp3oW`1i^HA`}5@ig&t zv9D-tst%PrQv9trNxW3NT;!+CT;C01g}73Th_{QlP5h^}itKY({vsJ`>&AOyZ`IoBQ;y4%{~}+!0o7RtBAeeHXwM#mY(H{4mQW z71b#U7d?A4sr8WRz}&?}e@6Ks)xo*j5lcWUZM-knIh5hB-dhi4_&(m5zRn*>JP>TK z@jx&m4J~eiJybFwkLH=GwaJ5@4&s&C0CE-PI)GoZ=i@IUiqKAG~$G zAOE+{Z)$AX+&%vZCw*-P*mT&iwOxLP<{iVCYaa{W79L#$yA#b`t9DAWiq;?=%q>0Y z^KCyG^!@2*z_-0_cz^H2LD=3G`yLne9}4)#5@(wnb-_qECd1zph zb+;c)oIEsmJnU?YnO`?jcWov#Ni)U;Gb#$44pkXz5-NP*dij9^`EK*Fgh=|T>zscy zz2m?lf0YAkFR)utH$N>qy{g$Qf#r?L8?1E8#up8%4vzCz+_*0rKealoPY(Oh{=Cx6 zblsS3YY?QDIk+9`YSXy86rBpLMV(KO$-qY3w2UGzkeZ@IG!y79g>&mT=| z{p`_X-^l9Vi%4zltle_R7ku$(@_lz5N=rmpAIh~(I+T|5ChU#`%j&NSMB0WQ$amJ< z{J`$&(WQ5UeS4;a?+A~s4qOQ9I0JoWY{xoYJer7gCAK~U3q$V|KU??By7~JDCM8q` zSN7fCI}qM~X2Rh82WGv}cvs`(6>e2NkL~NRwb`l; zBM@V6D#u{oqHBw=9UOtI81@I42Dna#{G ziB?^Vy%Rkq->BPn|Cx!q8q=~(;)-+e#Z@#N0u!XeXw_x9$7J4Ei; zTL!x`J+|iWg{3PTT|+;<@7{awZL+rR>JF32X|hvx9OU+2b)CF zVOwY7)(&f*a9Cs0=3BzI;y6U#HfzT6*(_gk^z}u{`|9XBu=A|&pzyH0>Fb)9V|n7% zoaP&yI^mpfhjs1p|M}W`>`h<89{($Bs=UJAJy{H`s~l&bDi_&<=4g_Q)JV7$i_Mw8SZ2wcVZ z+1K%ZFyZ%DZGb;SyS>LUu`SBDeWo&s;J9bc!+)%qzo{hzU}WVrL||RzUZW12$xR6c z_{&vd7F2-}Um1{ifbm7XyMUy?oA@8}jX)mXIc6&padPA0dl zkb){i$56yIwc{JY)SD^tH+$buranjUQi{Wvx(^|xJ;iYpU3>tXdWhn9iu@@(wGGAJ zQalr48f~wfOQ`^@NTcnQ36xr*ajE=i**B5miD+JGQB>qJ!8BuvWzq*o{fMc?_R3_6 zeA1F?Y_AycTZ(*R%x6UUhDoFCmGjsmLyZL6D@LMU)il~(F%n;eNW)97p41gm9avjA zpPQWqODiT)3~ee;>7K}&v(!FO@db)cVl%ze04@PjpNooF6d#CYrqh6Q{_4a1QP(%r zUyT1l0x(08Sl3tJ-ogj^8NU52&Ub-)zIsHxZ2n^{Q2mk}mKxJ5fmo9)2{gTe@e*r} zCCQp&3I5a^%gR1!zT>dpYa3*t1r}?cglgSO zf66U=P(y~d=5}fQkL!|_i;k|B;Lt#fS$JR^%eD(gHEg@^ZHbzt5u*4!lW1Y0LkVX6 zsreSZcYsfb2rqApeUTv{Xj>r|OD-uz-&dx6t^lswjwEU2R(|X6!h_ z2xdaTWhG#Ac@;5yy5!JeL^cBBKY(mJ<91=;_YlmQZDu3b+(xk3F)*Dx1XMA5Bv^!i zui%J_5RCl;M!0(DPeym1hG2|cFv7P7V7!7DYoenH@H;4f)5V8j4lOb;J`Dliwh=2# zbQJNriH;?H@U(;<8)eK=FwzJC-^$tTU@Hru;=5D$KrRqrq}1dYc^9z7=wTd#k>`wl z#D~BaMvwfAupjWTne7g26}HVRC*pq|0(uChB@h{afbSuR;RyK7aIX1elRW}`DR8~f zPYXmCS>_2roEGt-peLk77}?+n84*UFLclO&pVmjGnbk4ES2$b;_A(f0;|amY>4@|} zz_231COVAZ{Eg4)=0+Itx_>xvztLkG7~=s?p!FXC5Ob zW8OihcLw^I=oo_UIhf(V$TgmxxZgyF(WnVu>BC?k_||~ypj#Me}AAe4xlgM-$%g8b1rs6-GOpSdUNp(FFbwC=p4>Lnr}uJx}1>#W`vC= zCR#ls9J-h>0+HE>c*AxGQEBuj%m~M^83a!tvK0aQo$!Y9FycJ~GiVs$_%@Y(jfgk4 zhhSitC1yZxF$4M>sIh&7H=wbH7@6hiiBc0CPb@IeA%r)~r_YTU=F?}#4D;#5W|(h6 zRy1Z>gb{C;57~yOH+>Ymhv?S`7Bl&9t zvnr0|fZ5|i2ya-U8)}9%x}gzLLI~LMVl%8ed&0B`BOK2-k>mmWOw<@q@P;+IpApWP z*ex8u^AOCMIfVJHDvA>8jUH=e#2d|6bIoYRnmL;J7K_;djBpsEIPrmrjwZa(jBRFw z!x(+RA?$spJ&fQ9#x#PFUI^%EVxrYEGTG?I6CBUx7_AxD<4d9AyCo<}XpC<$WBfLw zA5VD09VU+$;gCl?vm=an1Ae?6@TiBweGdX=0D=SFthHw3kLLlvQzCj31I#QjlOsEr z{ffDp@cL&Q!481dmWdmv9B{`Pc`Rl0jKuU`8>^4&KlX{qAJ;kDMx$rMJBEkZrsN?q z6(P|XS`ipl5n#L&A;no21k6&3|2*1ko^6Qpkh8Kqxx|*S$6P&Uw)0K)H|=@kB{I^& z9DUi?1s zVr-s?kPG8n0m#{FPx;;7>! z8(S0QeF*Wbpw0|I^^P5mv1PGe%))7lGgfRGWnS4QI%6vW<0=B*A(j@;!(Gtb=jVyYLupFFbI>v##+7F-Pe;D14GpjUjm50t+R@HEl8Fy=gsq zXupX<+y+!h1Wox7#AzlvzNYv{o+7;BBW?Th5Xnc7)eJ^C(_oq?BsOQg3*L`@|x|7@O^AH30Gw7S=wum^$7Neu`0pi?L-80 z4UvUls^pm`&*(=H159)X;hlZZP9B;I5E7iZG&I7fH$jdj9!J1#B%VQlsX1SSv*j)X zmVkW-Mn6PA2N2%L1r_snPC-z`jPgxLbO4WF9;vigVUJQ8=it%FD`l!!6AXWlkMyi1T#oZ0K6t67`9R%V=MeZDG-nu$+M z-_9 z2l)(->uM1Uebc_}H{EmEp4y_B*}SG`7fKO4hnY4o!p+4>xutm~I*Q=Nnksrr3FGB0NHmKb zC>W`EP;l!^O^k3Gp(nft2iOf>DbH*NuOXrpQs5~NM+QgGEDZZ-8U-FxNF%;B(eZ@e ztZ%M&WN=hr0wTD+XmPtvJ~F@##DW}Jm@#&VmCLyTCxq7gpRfR;U&+oxA3Fa<;~%d% zKDS}6dvS>WQ*+O78)Ui7v)uDSZu5})aLEAoFPKMX=el!3ZoQD(H0zABT6bh>yHHp6 z%8)xI3$Yw){9|-G7yxlova(xbdw=c~S#EMJO*`}m)_3cK+!-OaPL}x}!btGB_xnOM z=0J>D5O-!U*Cb_nIf`=K><~?L%tZS_?oKDyeg5j)LGHz{=Fy_?1h+8PZJd?Y+MS%` zHp=Q`N@f@v965}4Hi~r5C`Yk}G=mOaino%>J*0b>ZQxlTQHodQRF>%&Q>C%g;m$G@ zb~Ad<{)Z`R8jw@q&K~VH9qmp>H_bukgtD{U%d^}jp;KD67n zLM>XJ;zkhNp{xpn6DHV||1+Z*(c?&l zAEI_APQ_=dQ5zA_CPnQ;7-JE&)YH42$_?#*X=ewyjD?T?OEx$znR3aDDaFqJhAEEN z_XNzCf?W=bug)~b@tyJ=IQNc>~eSy_5T}oIlOWIA8(Sw zIUfCoQy{JZy`_t2;ax)Ty3EUms|2&e=VKjQ+9B|v!Y}2^MxOZf24gNy>_yAT$cNXm zqf0(k!1`(1fq57xpM_xCfT)v;y7(QNU2NK!P{h_Z2=x^qAM0Zu*!qScZp$F*@Ee7F zjA*fGQy|+ollad5I~mFplQs$Q*!4bypEkE1_fwl3#W7`A%g!c_6JkV*T^DZ$W9uvK z<=GhEcHjrN=yqI-xGjUIa|rdtG%uRA5NWaXEsCiRuZ>3QTa9>Zee~D4!tU&twB>R2 zEkk|WPi!Av1B}*pC*rJ+Uay*87Xb!u_EQ>?Ow#o4l zQe(Gc3-aZf65clnKV z{E^Vs$Nj@~#@3gKaoPboyV&}yY#FQnci7}$TWXd7tX$wJiR~P0J=1y5<1NvM5&t)A zcCbA)ZDbGDEWgHPMB`=U%Cax2Wy#ti{o#f3VJX@5Hgb z9n$k*AlLsl$)8C6Omem4L>$1(*FfZhHp<5C0T`A%kmPnqHs5zcK3_6j{xF>{n6Uh8 z$qOW#@4S(Ii{up~`uS1iL-!k*M;-NMyn#F(D05CB&7%O2uj5e85qpT7_ozQpJWCuS z{#HC+G~*8WFOxh&G~*BYd6I7yE5u51ooL1(^4}+Uv-pVkocN;nnrOx&%I%ZbZ(b_v`DY>nfC3Y71RuRjeB@PyciDq0P{ancxh!=~Oi?hTMaiMsW%|B(EZctrGTyqWQie03z(6Pt=H zM80dr^|lxJaG!EFv6t9e*UdVUdsHsUIee63-PUi@#(SVZQP$7HRK@^_Gb%McU}6{tj`2_<(5bBRnOU z5B{0|FQT=N@TTN<#P`LI#LvVp#3SPOVgM5#>kW!^#p6Uij%Iobv7Oja>>~CMdy9R= zbHt(I81c8_`C^ecU7RV-6-&iy#T&$B;wmvB-Y#wwH;IplPm0?_KH%nd?iAk;&94Q} ze<1l2@gL%0v0C&YFY8GV)5ZEC-=t)ETQS})LQm;?iDB{Q>>`X;`b6;p(b`8SmTc`K z%$K}ayh$tN3`}44oJ545vnDBC%U+SWd9_I#&;cL z+FYmpc<}`BB$4*Dn0~6*T|8avBMuY?i}bt0a%08w#0$hr#mmL3#1e6dxKvy&t`=_- z?-G9}J|J!ppAerFpBHzCw2#Sl?iSw{_lcj1Ux`OVf09=&QLHN-CpHs9Vmq;;*jel* zo*|wo4iL`~M~Gv@$zq{+i8x)HBhC{Si`R+eqP3^6R`RXl263bKu=tp`Roo`NB<>X7 z5#JL(5gqP4$Z?Jb-u zy|uS+q2$ZOS>n~=eDQkmCULpATD(oXOZ=VqfcUuhl=!Upy!fj4rpTASxxJr=Ux`P= zc)JTtaFfpb&BgX&C$X2BQ^lF$m13#5NW4M3SzIAjinoe)iu@*k z>$mm?o|bIw5Bx>)E8<(?U&Rl^kHvq8heX~0vi^XWD%KSni`L#iE6LX00KZFMd24SV zPjbFEP#i3d6vv8_#3>@bXkdM_#f9Rv;!R??SS3cpd&T?3hsDRlt>QNEm+T6Bq*DvlI?D^3!N#Hr#;@k()# zxJ0~JtPt0T>&5%T-;0lkkBiTU+r^i~SH*WkYj5CV$@|4GL~C!r+85wAKkUbPVneZ+ z7!uoyoy0C;4>3>77p=X40?DJqapL)6kr;1xV6OC~;u3MGXzdTIlpGOn7w;2)FFq>% zLF6|(-0qjfx5U4SAB+3NL*iHB_o5HafLKqw-GNN$n~7(NXNl*CL&bl$U4e&G?-ucC z@lWE5;tugG@vq{C;y&?n@k@~(IdQv#Vnfl|2jEvvOz$lA6nlwbaez2P93k>EDVDeP z0IraHmAF8>MywE5itEJNMEm{!?<7AWJ}%nt|DTnN%UokO6{2YeV2Il>L-U*z?c-Bz zKOQ36=Xo_xpL4p_`p&y+D3l%I;{DIb&hFN&TPW0}TX+2DGBKs3@1U^HhX*`beE7w* zMsggU`>{m7^UlOm>rS5>tovf-f=#~Ml(oKP9e4P9Im-th#M!3Z>0zgh({}rTwBVV2 zliz-z&z}#$xAxnetAnN4)k$T~A6?Sd*R8N`(jkA+r*9A5|N3bI_V*p&tWEi{ZlGy|GVqOu^J zom3Fy^K9Rc2dEm7d?GQFDcs)RZ?HDsFq1Yc`DUgKXWH3_rSPLq-&20CmehWfo;K1Y zNcBFB-0Jru_f3>9bbNpGv!cf-;WI{0dK(hvfBgEmmCbm=WZ{$8)Ft>QITcBie(CGN z*iQ-rHJ=(L#C}%z&%C_jvqEfh%twV7)j#u%Aw0(Ow;KD6Aw?XQ_8UWqby9sJc(igc zML??_dEn743+|Fi-oh7e+3 z|E4?~A<-FL5g0*BoZez9Aq2bF5p6N12G(n}tRm|0lkScI52r^67bPI0~p zv_IpU_9uRm9f4>T^MiwlMb}^Ri!Agkdk#VY0_%uf*b8=MH}5?{wV ziJu3u+*_^+fuR@{y48U~zGs)1m3THBOu4C}-OI{cyqS1e$Zb@JcT0V~+Af6b>tE(Y zu$*pjZ=o5jc}pwybmUCW>57cTNt1J|*U^6Z-q$f)Kuws?d+1qsDT%M6{nE>4ro(F9 zRnu!||D|`&u)$_C|6^Z2n=oN$-(mlIPM&65c)_Jp&JS6qQhf$Zxzuy;WM1O?k8tb6 zTjpBtkF~LL56G#gPkLxkaBH_`eQB5und>MTZm9L{#JX?%wyw!ZIBUp91XACDQ^ zzU7G9GKe~~={+q*VWYPoEw;Xs>wDYB`qB|>eYYacGF%sz=Gf7+lW!NMF>DlVzKhUV z(`_cDG2g=o*ag#U(qED9R4ahY!{vDd8>gIs#`a)D3){!#S%lc_=z{IYfR5X79D>~r zbXTqSxB8*bo6yJZBHCp|hdndvd7S)W`a{PHabX$-p>m9hGXgJw{z?oBk)> z2a8>oYmS&2jf<~RVi(tp=o*cSi^tf-H6yD=8XD`%KKW`B4Kd%R|$52o0~HE&+k zXk7Ft_Y?b^10u!;lQ%6Nv6YswQu9?O(Do=NjQ4aj4c za+$bByjwKy&mi5r&jr39{Z4V0_&4!m@qqY^=%RzToYFWju6UDJF5V{ICGrNE z?RiSvE}H!YJ#VR*zFYiA{6wr4zY}?P&HQ|3LMBp=L(pzNM5DL;!}AOC*?x-epIXnK zFyGkpnhXB!eEd{nXYgm9KXvZbqg#&LC z6j&XoSQw_2!QZw>y`|3bb9V%332gmK)qzc^u-`T|Joun5&1qQ`hE21C;Ev|`#~twv ztbfFpd|#giN1b}#?0mkS@5>}#O11C!z-m5+TH3cyxC<-|;`g?LLl=wRHVtif4!Him@64=9UE47~vm&@Qbyc0!3HeU@K|6L= zH`|&SNrzRr70LZ~bO@gpyX~miw+Y+6@s7%jXVt}<>mPOhQ2(g21pEF)f8{NG_U?4oCR8TErsgM22JhdO znfzr^a`4Nf;9^*LTwLud9lZb3X0WSxT-ujOY3`Rv?qan6z_g6!fv&!u?(&4P#9K-Z zPxyV^O4{!Xl~y>-^D~#P%1>SO|Hyk2_$sQq|NqXNo12^D5<=L*YS>g%BAbGU8bXMy z5?0xiMLE-G!YYDH?TTNM@8x`1^-D^__FG-%6WB^ay!&*#kN z+&e^gZ2Rta8o46Iz9=B@~?OkUTspb*Crj-y=kbKy!HOX%w#9V;ubXV{Y~aV()X zf0XWYWgofbSlXTc_@O}U)Sd7Jc_1Z}b<9bFg|^+)3q65jJGjAF!xnqTcv4jq{yv@P z(q13uKej7tZPL0r`B~+Q_SJ=#!tBL&;Ydt_Ey3p8thHz4J5|p4<$2Y+zS^I*Cb=SO zV}062#;Rk1>^jxK!`=~fc&O9qhP)&kPX~8p;W$b{zYO13Yi(rRp@-8pB(Kei1zI)W z5xN~mXcXmhVLjPRs{;q?RR?ucev3Np&kLiD%3Wx|dX58~_a(z0Wtv&zYOOJCt+&qS zkUz5S*1X2~f871`m$v!2_P=Q=l(%u})(N#dEz zjU@BLZ*P=`l4r7fccg^cw#EM-Z-$4?$)i|7vBzkNlPTtzN<+z}0Zyb0ac(5U_gCFe zD28m%#sf(_6(-H`?w6lSdA@hQoTu=lQs-en_sj2s7(D8jTj=hks3|gY7CtLIY9b)x z^VYbGk5fH4r8P?(GkF53&QcU}=$I@J$i{h+i<9;;{}15J@^+BY?x1?fQ~1w2nrUxP z9mv$BR2Q&@LZ<$l>X}R(#MGUTqPv+olIlUKe8l05qIw}hl$U+ZXsWz$szvvPW2pTB z`??n08(u~&pC@o$89J9!O1&hSZnGGtarjUh@6A#7^rBlQJ<)TUygYEa0Pp}7Q84Lp(lO< zME9aDPu*P)D!blOudfevcwFs>Us=&p;+gwVJtM9zfm(Y6GGC6sxx%6}dgl|a?*nFC z&8$ZK3Thyu9`tn(HZt2Yub@O7?#SA>ZmPp~%3D%66~YV%nKozLzKD4OF{**b60ZoI z*VAyJW@=!nso`~7L!(Bh!R9nIOhSzJs4&2Jzv|Cr6)l2n>|7+(H;wi5-!W?gwss8y zk40xfaIRfhtg%+MjRKqdJ%mh~)vT;<6V%{U!He^!S;eg2leP*boAzEtfmPfGA=73x zRs79VQI7}iXYuwfHSLWwwe9uvCeXc=&4=YIqV;rfTEp&5=UjkPv$8@64Y{&Ro6W4~ zd6xEy^F{GxES~G|T~ky1U0eJM3M@XR8LF^ZO%?MIqbgRQIKRVi`Z#>8)Ku{^B%2m& zqQENZHb)gUtEu8t#Hfl*C~l6IVa`{!it~_cs_0LFRXoEgY*tf6>M8Lm9z_*TuocrB zzC3DL(G1C^iuM#(#mx{hZPqNBnOeZ2bpGMYajv$-*V*C^+Tx*X6t`LZ#a~8Iz8mi> za(-ot4@73O_6ZcY_QzS=X7v~U5Jf*`@#W4Jw)lItc%?1gqXmlFtSVlwcL05hARSk;xoa`*7@6A~=6?cA}8kKdq5!dZ-Hp_RtLwGHq6~i{E4oUKL>+ z6sZW#=MKL;HB~U#RI%4qk<$uQ*sSWM%3-jQUSnCTG zs?XaipVOxMoxj#j!{%f_=n8AkBGVmjO3`Gd}}EMZymh55nn!q#OKkR3Xzpj zwhOc8A|Ni8{20Lrj3z=sFPb!83k4SDl4eFlWVh8JJ93-F)`qBDMC?OA!#0=NtVS_8 z@ejrq$VFgt$O#BeU=%S0!41qWjZt7Ni2oYM!U4wYWLE?@$O(jt11)1zdLyJLqLmY) zI@q6Q1QhS#bGhO7(Ba>Rn?%oA5Q$s_u7a*}%r`EON5K+iAuyhtkAR&=EKxMM1|b5U znP?E!PwiI-VJ{{|`3VG8LVk!4fr}Pu}-T}6U z(NX9pv$V$lTm-Bzm+X%Kiy?Tm1ZSe9F$(Ns#4iFin)sriaoV}VQ$jHcZy~@Qxi8rH ztdpcePPm#48dtOIVB{GG%s1jNf|nvD3xyq?f;u6*g@F9TM@Ae%m>(x>8-*$_o}d}R zeNtj~4fE};++3vQBbYT&;CE;^E{Vw|zI;n51)k?|v^g;fn>{5MqrkHtQrsAY&pid+ zFd-a9!2bRgXbrP~NOVOo$1R0?FTMy^YQ(_=jmUV2rSPhWA3^Xmg8mQ2DAdF5HJ)85 zWFcT@5T_e)1kn+}4Z!Uf1)d4uQj8xm4fn)Rfb28Z8YMcGHn|)Ded5G6LZAsE-e-xq zw8U4vJi*vr2>ZM|glCV&p8fWiOMCnd!PLv|h-iGM7q(%R*7%=`pi!XEh=U2w?$DZq z-3_Ms(e|)O2@@<{WK8g7#G`8##3;OBG7Z@cd|<@Egf}{jI0%sj2@4^*B4FPvG6TaU zp0dzqq=UvGj)Q@5^_4JFte0l`vPt23A-sWrT|zT8zd-_n3C~QiDG4(jYz@*>N@Mfv zt7wt2uP+gSE?W?z@HGOuEFJql8v%zc;hEHYCq{u!84+&>B2#I?cu*;gC&Swh3t|*J z;~CrL%EZ^`F?NNCx0}R)Zwx{ZF8xTF9ek{BDGhgO z${~*9R}kZ!9mgOqxic9@@`p1f2B0l?qw~m<ZRUP_oB<$)oILL*LA zh(`cUgNdADPL`8ah0`nXu@Q%}PP!3yNj=EX&k-FjwU8?T=#L{$Oghm&3O|ihcXz z$9w;{wfS;xL{?s7VQv1p7AE$-y#lMz9$$+Sd;er>v6oi=&04VMdA)V=weT?HzN=wl zzHMPDN7@<|Nc2m0p}}d``BMlo$4#dUgU9<5+4uD?;&wpl|)f7zORy&A76(W~*A5XG@8IpB=}=A5B!wl(pL!0R$! z2U1nf+nRhmZ`bGRd7I1je7u|4@2RF&)c`79zk6fPf7|c2iN1cfEBE!gT{%sgzdz&M zW_Ls`gnR^f0;kv;0T;*wPku__^-hsgI2otN^At|7#M4GBB(@{qXLMw+FTfc(NOA=m0@%I5`Uik15hO)hsK~Z#;Sz6MRcN} z@hctP<_nuv3?|qpbXb3~Hv&4mKkoQ7HMjTp!yY%qOa$(@QRN22^VrS6@1g!-7)dTR ziFatQXC5o1FxM!!^-6(1v~ihBtU)k^U>uZxVUh|7b_dEoQp(PlfM6@9JP`rE>Itu( z%KIn!sk}e?X$?Xc*ALtV%KTLw@pNngwava9l-Z^6O``H^1gwSdy1KkS`5{6W!zpW~ zycZ$j>8P2ScSFa^k=P^U{kcbYM=`z@D*OfR>s>qM>~uUt3uuZg4o>}Q)#v~r+G`% z#k?ONwEU@`rO3-;j6Xjc#OwC`_(Zz>XF1bs7r1CG3x(8!xm$;$NzA* z4dR6{e_-RVw^8-RXnW%WfHbH&cM8$8qFzWxftz6~P zrWKbGpCe?N8-R8oqb4=g(!zk916u6FsY%}@ejlYq7BR``uaCWb8 z;*5{wEzI+|)?N*r`KzyIavpbq89!oL#F(l(f4)Q4e;&1Uv6-pJ?Q1Hd)Kvdz zF@DG%*Hr(h)z<)j^=hgw=f8H7G7rrhe0)N&1lpfn{Bc8l@z&fX zB93-u7uubTo92sWy1(7eBMsNGXvse~aTC6%_x}3KxMJFziIW0XbQ?3PXy%ngR^{N{)ef$+urq1|xSBuZcil&dfVkW=T>*D!HxMF6}q_I~_A2N0N z#GEPIw?CT530+fMG7;bNBOSYtHB290GR4acV=?xCiIE()L3j5m_(8y=JebF)9;R@z z6FEJCnS^!(CYxEDa@=+~12kb!!3g(RJkfimG{?Ol+wIA@gxq;0ZZx}7+fHrUH0gxT z6t)L*Fi+Df3v&`t+f3A>3v=Avfk^i@?hH)ol6!%^{?!I{3UlwV)DQ`ZjsI6&5yr#vaeO3G7 zc&VF8O)1-yuW<-_O(`$U+3fZ%b6*dXxO4iR(XoB&u4V?QX5HPCZ1>$o+3wv=Hl~JZ zclO!lzxyF3Yx=G8Zsg8p*dd9%){5Oa$+sIDFk*0y+or@V>h9L*E}OVG+dZ%QXg5E{ zeRNToyCpcnol)YZm0Wj`i(Qu%$$Zljo^a<(b~AIJPChLdgzt@?@^e9(FPc<5 zXBy^6qF)TpxrXO%0|wp|UN<~X8c+hoQ|C`AnKx@vAU+*ahk)_C@niQGp3ewx4k=6m zWTyhcEKoh@&tdG?Ap`pN$d^YCO(r#U#;iFd9WYH3(9x^d)Xr7=XR3-v&hCQd87CcV z=f5(?QG7!>Cbp?ljj68u{wU0<&A;O&nL6=|RCdZM-w5M*(U2n&Y?twLaspQ+NHRV{ ze!MDmwV9a9IK-$qZ&$*v%74l{S2gB`g4zk*@q6~{mVG)mVW>G-OrBYk-DB{8>|Q!y zWEU3Aykb&u@yw#)w%Is&`vu&bH^6cAdv|Z8xE4 z{ERE6WEV}kW@_=&nKQCGcIechbC=5kJv!n9IG$&mfO9&;q@FX2;9#TOfX;z%t>ghI z!OT!Sr@qtB&2kz!jh*JfmN+%yTKD9BK6o}gfuD~a>Elr7f8gh%%YVL`kN;=$L!E`L z=Y9(#aOsTTzv{u++$?$c&wO?nihX&0#A=DO3lW8{nBq%CF7CVI)%*sC;YA?pW3fvR z{PoeNW_MqN701=c_lNXA;GtHC)ME4TSA~DQ(cXc;_EWs|a(#BaGa=hDtYSW_Jez_R zn|3vHe|@iA$+ro-`tTuEyuKxnZ5fDxb*S$#3R-O1BIy45K16*i$bR85W81gNi^hL% z8H^+UCEr!4t*;Ep$JIB*>sQu?E{fN;2{OyHN8r+^3)*Kc$2^^B4EKvR->&mc?C0YV z{t5hIpOGW0vW+h5of)UOMmWvpu{c&-J}0{S)bb z75^^c`q|`HEcR#3%+5(|(fem!2*C4C!Y}KTo=Orxf{l zhk@k>DBa8h1D$smxF5%fW*!*iFIN7!%D+T9Z*4JunHW?27SYV}f_fiSIwyB$esd=R z@oz|fOEmMkAfC6A*uEoTmD0ZxlQ7IMoo_bK-%EWG?aWqu8|m$(cO$W0-s~YSQT(Oi zIB}BFr;0_2Unu>0v0U-%L^BTy+OtLJ4~V~2`cov@`2vY{?o_;)e+Bx-(kn@{kI&J` z?-id6+3ar;p}yE$@olBI6V1FTXpfm!1ste+yyju~5#o5oPm?}NT&(z8#1-OQO1JZ; zY*ze3ivNxHyy9OI-w{7hx}7Iwzv2%o{u?oji#cv@Z81xvk1w{rh1fwnN9;wS+$G|r z;uxim6K9Df;!+ajekR^2u2*_Yd`SF__&kYnuZi!7A1M7Jv6968KSE-Ee@~*Ei|b12 z=_K@eB=R*={OO8sC%v1}&AcQiXXYb8xgkowT=^#|pP7dQ`Q|Eqq4F)0UUS}&Unu?| z@iFoDB>MeX@m0mYBmI5R%qN2O99FuSM+7=Am{~p~W{CB~MkLzVnneD#(mP8>4PJSX z*PE=5=Y29uGNfZYG$|IPL(im42PLM7&A7LtH7Y6E}*#5Y71>_5Dt|owx2) z>3oXM_5Mlxv$$V8ARZRK5zYA@kX`@tMu+-Pw`^$5^=CNS{y6#=?2@&rx~QV{s6C)zDP9J zA&9?K`W@n(;yUqe@#o?L;#To7@hR~Ik)AoY{+;66;vUgluOQuAuYiA1{86!54C#Cx z5$lNNx&`H$N;lUp(0^+Fxr>y)r`T6C*EJ|_u4};2ik~3zi50hJrdTX45EqLz=bu}l zc)sJr@-^q5`<3E8h z(>CVgD~2S$VkVo4bOA#Bbg_eYj+ig@7R~h%PX*hB0qn(H#uYp%<{(TblaP7!B{#o~N%k$AIstGGfm z*KMfRUa#G&_y@$T;^X4)#U0|y;+x_h#Sg`g#r@&|@oTY4{6RF=cW6&k*GCy*L$Qh2 zS~S;t$bYualXNcE|*NNtO5czJCzFJ%>ZV~PL zbH9=PJ8`>c=b!t7^fyI2@7!MLcHX(Kq}zGts-!!-?n8T$L_6=Cy>2wui%4&#^nZ5# zxjrg4KpZNL5XXy?#A)Izah_=Bp<60_nOH8`dFU#nZxZdibHA1Td+}NEb#a&YzPLxM zIse>2#eXeUi$92T;KlyT6dQ}p#WTbl@m#T+Xy>KtCB45`DAFYu>%T(0TAV3fCzgsg zi?@m^#5=_e;@#qX;)5ccj&Xg@im!;Ti|>fG+KG^$`b&!^F$P@ghB=G5;KKfw)*)Cf+8l6z>ur5`QDUBEBwuB7P=* zB_0y1#P7rqeuJ_-5ivuoCpHmJ5o^w;*HQ83ikFCXUcH+0=hd7KZ@cpE5I++4irWmTu>*8zSA#TX(s1I;Ug#+2TBLp}16BCenKy z^V@mr?v?&a(au}9O}d@8?)TE|ymc>2r~5nB_b2g~_;;}heoHg`6!8MFhd5TeLcCtQ zQM_0DrTDn`d+|;2kK$+I7ovj)I9$J-*R7fK7Gfu{i#R|WBwi_AE#4yjOsqMd8vXxq zeea7$#cHt;9#Sy9nRvc9LXRd0Kp3+$DZ2ekvXjkBT8Y6k_>^*idXDo+0Ll z7l=K?OT@wAcyW?gBF+_W7H<{Ti5tZS#fQbG#plE~#XpK4i=T>z#J`ClJmxanCpHwD zh-Zj7Vo&j6aj-aCyi6P~P7`N|*NLU#P2zH~TwE<~6z>u56CV^G6Q2^F7he+J5Z@C2 zB>q|4CsvAo6OW0U2#@^}5^IZf#l~WD@ig&Fv8&i!>?vL>7K%f~(c)O~O7Uv3NW4ZY z6>kuii?@rb#kJzy;?Kng#fQbm#ovoBh_8rrZp!}nQ2bQPteM64En5W{##%JQjV zrr1DiCbkgUitWU6#Ph^lF<lNJ@k#L|@ektr;vVq}@hkCf;xRGYQ1&D?5}S#1x6A%J zSERpP>I22$;wW)~I9Z$_7KwDw%knpgE5*CSjp9Axed2@Sqv8|dv*HUPo&2)?k3@R; zrG7~KPUM3M#?#R+Sy!aLU+Sld`C@O8Zh)CyB$kP*M7sTD`qLu4|5D#2{#868(kU?0 zn~CR(7m0Kc%=D=u{Q^^8Al@L}EZ#1z5Z8(u#LeOsk$#0)-;?6=;!ENu;%DODMW?Y> zuASIH94THV&J!1k^i<6C-7C^zG4)5qx5eEe{TMSn*u-PD*jl99Vy0gr(t9!W@nWfX zgGi^wOn*@PgZQRM7spILCep7l^{7a{#?(&{&k%D&dNyWy50MUzsSg!Li(|!W#p}ei z;s%kPkXimEk*<%ae<0EWGWD;-uf-}c1MZEPUQg^Oo-5LEGSkP2bel|lkw`zu)XPP> zOQybAykC4sd`bL+_=WhDNH5DQ-%zBFW$I^$bgE4K0+GIzsTYcuilfD1@mg`UxK^Y~ zW|n_md{uly+$UCwblA-N=^{NeQ*R;CQ8V?<;`!o5;$`A^k^Y>S|5lMMo2hRU>A9Ku z!{TG&Q{o5WM`9@3%O4SIi*>~_#k0kM;t+9yI9Z%7&KBr%>>>6NM~h>{h2r%hJwvm9R*5n3UXlKxnf|Ewg7}I^PtZ*NP~0yb5Wf|_ z7i+cj^4AgR0h;Ac7rTh(izCI$#2dt$#h;7!iEoO36zLV3_3slytvo#<(pfaqJBo$k zP?0{OnZ8K;nOH7Xh?_**4*#d-7sAg{Q$H?04RP8s#PDL6Ew&chi=D-;Vt28(*k3FZ zhl=CGiQ*J-nmAWnATAb{ie=&|agA6ZZV?|4FK~R@hkFKg`_Asvq3b!A{m3pII=4Ts zOUF*mJ#@Xo+#4ez=wFZ5x?!b#c43NvqGu@0LHX^5*FJ#G6FAEhg;o!D8t#eD_RkZg$|@-Ja8bTQA5o5lf1LADl~dzRj7}1-VT&L zx+`hJz{t{8MuHW9o zJ+L^CUQv5P=+NSx&iP3PZgAbRl2+y(F1r5Fepwr{V&62pp*p#EeUm14HeMMx_}l9n z7c?q(xL^8)q>Zm*zVkkTd#gh|o0ZqeA04?RaB)G?g4+2_%cE;+uiSiKY0y2;)BUP( z_`s6j`arZpt<@PT>#fMVD^#98rLZb8dQVmN#Yr38vY&kpi$`yqRS?*ajM_5_Rurr+ zc(*FB{XNXq^ICQ2{^3=j{x4KV9c?PQ?FI0-2aP1(J;z7DAy|aP&E17U3;pcWf>c5#o81+oFAyTAI3G_c z*jzB8Dl`?n*w48L`{4f9s>4`UxYeOu11mo$d7<{Zweu_cB?s4q@9I_ABec6=L1oV* z%pP>jn+=oiOe+ho4Xw%CxO!ZjaYM&NJEpGQmKQh_O^U2axhuFLw0arVTT<3I7G2YH zZCSzN`H}o_{j%0&RoqY=Jgdq2=MO}q(F6UXkAQeEd_DSgZFJ+n%GGHphaAi!l-BU> z18H@V4!Wt~1Gl6^4%`-v+*Pam^{UgizFw8JDQRu$hG1F9*i!bCblTE_7pnuUCQsQk zg*F3QnzkQS6`(CeoeM&TGD6#7S)MHg*F@HaDA~lY8xHwDAQTBU>>$SytKD z$~7syb|$S2-qrPAw((#rsUjIRz8N;2bwV2t8yk-t`k^aZxTRNrv@!V*rsdfc$j;r? ziZf^3;dF1bszF8OzCBg-%DS2!+P(i19QU-e@%x4k8#e6zU;XM=SsMcFdhbl%7|7|j zGng}Vr;{^iXEc_yHge#`X!mA$?9uK?Q)*9HJY`9>+v+79pD&nTR2%~qd{!gBELfF4u<5s-HC%ULLAU&~V(S|x zAGj&PBa-P^D|uW#^G)YpN7tOYZ%09&{c8)p*!M&Bo%=f!WNmyT(6S)6;D@8%{}4G4 zik`neYi)FW(uT-^>!XdDMGFE`+D=(q?KscX&a3PZM4QgEZ9258&Hk*4C~_{1p4BXA zL*A5O*dpfV_B?yS?f7z6+J5s+iy2!(&N$F{Jcy3~Fwoarf{|pNpD;@jzk&;fl9%yp z;DmAQ4@CN-STLAmULgu5{}O4ThZxmm64OITeHpWmMY>*VVv;#gMQAwX0k`mfBq_p} ze3Wu~j6zIkImJAl%|f{@!~u(#FOKTCG+j1g~^@qe?f9%{J$>w3B=D2MEJT;XqNLX3PkvdQ>fJ888U*q zBZ1ITGY?Zrh+UKF{D5R9&#VE7f&RFt;No;f6=}1P#p#)Y|LqW$wuE`}*F$`UDqlKt zdNH*&LK@%EatfF_pDJHXcP?h?J5;}7YHz0gjVj}uK2-VYSCn67JA;_{9ID5t4yMY@ zjqap6gz6@!W_qQe)SgBg&GbscsPWy0=;h2hoazxgdX4gZcu#GMCym}zNSE>}vnr@j zUKKe;os8#LQ3R>?P|b*|Z$LFuGmT)M@!6M|n#pKmqSP?ckds^hdtubbwkH%T8BuHy`LGWc3WVwMp%G0RBEKM_e%?LZnjDI9Xr(m0_AXXHpe z9g~A_(<931O*6uroNwf~DMtF3`9N~RcjZM{^nWnT$Sq48Yy{^3$ykneB7>>rd3eHF z$D7ZDQ=fE>@)0E5ps^8VL4V=%pX25UX-z}nkpVa1ThXzJWg|p*`yZOQUe4e z5KH3;l$Lo3#FlshrI)<~f_@CVswlndB@lFO05^4uODV8HKc1Kb`y4ACM4XF&+*?X1 z@Jbx6wFtJ)#3vd$oDKE15c!cOzMKUK!+}6j242~r#9Lx&sb_|YD zVw+Kuzv;(Meu4u58HNz`jL5tDfo=$B?Xpq|-dcy+wVHUYG{e+Al+aczJ8mnO2M!0# zrZWR&|DyB|sdPw*Md=Y=I))c-VPnF`jm9i4wVQ1eyQxO;XTKdrgvi@UTcRA_#WMYf??hnp$uNhFzzCwTsd8>8Mu9FS5YIE>C_Rh$cE4aRgswoQq&8r$FmQ<-|P*EJ@O~5lw7YG)X&8 zp_k9rnCzux+(1~0A6-Pv(S~MI;M;_#A_vH|@f5hH5N~_70s@aj)7{%3JZ+R&p%{f1 zJtY#Ou+vkbF$y1eN=A&rmk2m;4+7tMA`vpZJ8MCVLUYr*h24N(c_P7q0p31CF$#}) z%7Pe$R}oMpaXLraz@<3=uMXhwh8T?C2Ieh@QCRB56Pt`!NNhpCR0t(8zH!XAgi#@p ziv5S_8$!k_b*868VicNsN;F2{R8Pr>Q8*XD2@K^s!g)q4B>E$u{R?6gJVPnG1|nbO zMU#np5X>f0_?4$bViX?nlxU0sPs_-b5u?C2chT0jfsZ_q_#DBkj6x9m8(9d?`Yuga z+@-WO&w)%KF$%#nfx_jU5{dEkSC!-?hy zaIG1QQ8?9$?+WA^aRlMnA`UzXL%n#~++hS$C9Mt;+eml@h)ty686Y+>VSv~~8ek5B z*+dGw9zpR7fdV5AB|HO!DO2Fk1skOSE=4eFrU|Yw@q-A@8nNbtHDb*PYs8vqjV~gY zHB+D&V$H-}BaS3IYeeTJtZ`&Z7=ky_jUha{LyuD6&<9VXpDqe_Z5pFO`|~2YH;o&k zX|pv)*oHO6RBzO~trWwawMmngR!JK)iZw>K7^Y3q9C7?(Mi>a*csPupZJPYnNRgkm z%CXYqr$C#9GB=hm-eK5@W?>JrV|9qLXHehnMJGNQZ7G`kiA^tTH^3glrgb%X(>tJt z5Ik&6mVdUVK0`rVEf740O&t{YsygBcc94m;J%xDo6OUgLZ#QQn1RlDnfsOIgI`!5# ze8PdjD?>w8hIjy&5!aW8I)_S|ho;KT^w&c@gvQuB>=#;;KaU;R{BhRM>cFw&(e_8% z(%ixnnj4dwfhro}BYKKzf99$&V|R8j0z)G~H1a5)jU?VhKm&=75O7K2#CQt(8i6I?a+@OZ;BOG&ozXC58#_7Gv|t3mQxmQ! zofz*Yut^x1*s}$mNU%p-eDfCL@z)Z^7kZpH0|Dclf1<6SJjwJnSq2f_Nd{}>p}Gtq zDKM9tL(v-sM-u!_8k<8rhhR2`L*s4)mcZsv{1gG3Lwt^a(~J}2@!c2!*LDO)KCOdd zYcGZ1AfV2)$0z-`^SI=AMW@I1*b4?a#(2!}Xkt8jl1t*s<5KPfb~sFR_affmINfyh zrMxoW0mouIkH3Y0rV;!o4VRszv59Cq`vYYkDW&i=0xqlxo(IhCpulkq@pfp3$ZhgY zlkqDxt|>8?UusW##-+FYiNiehbVu0^(3H7hT)HDHN5G&>(Ef0a4Ta}mW=JYL(?l3i z9>JNEZQ_uZh@rL$0p$r^6voR_+2*AY{4o+wqw+RFq9(SKU7v`->di6+JoA^+mn&p@`IIcWbu z-;n!FJ-u2Oe-1SrgiVvt{=uRCrsaiZg?dB_vgRn{MWJ_{yWqiw|2Hc zhUeOFtkGI}DPGiU4{f}Bmw7nTi=5zT#U5IDnC~Gy$2grFagI9=?k98FpVhu)^Y-nV zw|B42aZ|dx*Y-3d8v<7{_ww%ai0k|t(jTyFz9u;m?1^V7X1mUxI7oZ+Q-4J=YSJvQi?iL05I+fYHy$q!1+=9Jgb3YxnGI_uhpi?vh{*cioE%yEDrY+)Agtq>{UFEtwm=kCF8<2&J+v@+1W(B1CjxLX$X zbt{8d&tZ2?nVXgEqQ0~x?wof$IY<|jo`b>~PX1<}+X*fk{jL?^sc-Cn9z%PN9WtzE z&t5}@_#8kU=W9{UB8{8Fb33Dw{}eZe3Ez=?l=rWAt28yR@D)=gU2(PNu#=84t#?i9 z8xm1HjK|D8c*i`kZ^|D#mOOzM%J?oB+H1(ru?0Q)^dC03SHL*+oH1v5;Y>88IN=o3 zRB4;gX9gP8XGX_BypI08F1Z+cx7Xmo0|(3RXFP34pGz(t*1yN#fOVM}Pr0PWC4DX_ zfKO1*Rc720u9z~u$mf|fp1;T7i-!&9b;(ez$8%?jT8-DycvqOx@iIgDjOsOZK%XJ7 zzMj23f1<`O=TG=fJ^q|9ebV&eNhN{FQ;UjA`plR(X)aC&<4figpYR-FB9$I@LE0hV zg7i3Vq}X<2=l=;VG4XsV@B&^3q!`O}R00Q}WH>Wl6V$mbdUb^%a^tRvcJB3)W`kA_TgcEyuJq^vp(7bmucDFoe87hAJZ5f6K%dnTAkRB=CjD> z`uu3NX?ue()1yGgqs`?sUNuV3mZAGfOx0@fQ}R-wMVaV^nj+!lLG zF?n2D1Vm;*w)JuUaGn18w!`kbAw8lkG|@A>&W?EZaHgC8qN?x3|Ov zqq^}?#Y=UK1t=@v9@n$fX}O8T4bbuui)$>$uh%i{N!T-cFtNC%NBz3*z(h3ta5e|o zXB>OzXR}ixyLX(NXxRU;15W=rK__VMVH&?p@5xyhl?Dmm~V&;+NuK zu}b`24nnGOLs`0qWEjXrQ!;aj|N!JgCy4fJL$ZwM*T(U#xEE2 zccg!y^iQRKA>H`lLVZ=zgBXxlzwyI`@^z#)AhF-hB@xesI!6Q2*geSOlsd-@5~mKs zc47yytH|+~`3l6o;vjLDI99wuyh@xQ&J`DkH;6Zj=6Jw*R!cX>1@ukQ?-L&spAnxI zUlrdF-xL2N?iJ1Pf_ncd{fPLjXpR@8^Tk1KcU_S$uTbZsZSpknOtGVAjw7V!O3xSj zi33Hxgvff#@dQqkK1G}_E)s7PZxPGHRpJKmZqXc9sP_TszZD-Bw~ISOb6g?+`_exV zKNJ5Z9upnfBl4T$4E!lSd3<}4`Og#cL_RfP{6Nw8(}g}!x;fsU&z3$%TqG_LZx!zl zH;J3Y2gI$SIWAG}lhSvHFN<%Ae-u9yKNgMOU6el{o%hAL9mWqY$hTLiyF4C2zJx%g zi}rYJEWL%;Mm$SwFB(6+D1U+Ue36fiSZ|>?RIKSY?@GmAEzTDgi8qPM#g*b+;zscv z@qY0k@oA9{rP!W7h;NE~D8={>#m~eq#KYn@;t!&W0gUBRMZW$;-TKFCB)z40s@P8K zAa)hIi@n4?BA-{V-r?e9;&^e2I8C(v@vfD=Sma{})^n?Phj^#BPBeajk?)t%e=YK9 z0n0xrJ|mi^8Hj&P`a7cakGEI)KJhE@kXR-1l?~RPgg~ZrJ1TxJ zT7P+IxZq@eT7P*Bq+5S^t)!nOTK{<6q+9=Z#&0p|>96=gain;eI9a?(wEpp~mA+V9 zDq8<|cSyJX@zzPV{_%b({nz3)@u&Rc?NUDD_ZaQ3=_l_CrGF*xX@d@#H@g;Gm__nx5 z{6zd*{8Bt39u@hskM?N&ET>7YEjADvi><`dMB{H6<-1DnC0c)ZgQX7_FB8X$v&A{$ zB5{d$t9XZar?^hMSNx^;YjK)Dee|O6#q-yFY>b$ZvS^;6u-5pXNXP3Y_YxASo^z9#M#KNPi@=ZTBO zrQ*-Ta&e7VA=dQUw^i|vh);^oh%bw;iPoRrd(uA=_lgI^zlz_A-;37YUkdK6vEMSp zdSXpKfM+Sby=eUbo-aLL>@5xy`H>Fmzg(OkP8Fw%bHxSXQgNABCaw}I#7*K>@e%P! z@fq=D@ip;};(Ows#s3m3#lMI({S=09PlwwT5o?Qe#inAmc$#>o*ik%Jyg=+B_7Mk& zL&XuI^?x`?`gC!&I8R(C@@ql1w_IE!R*3hB4~kEU&xo&!yTsk%hobeT_?7gp#VRog zH@dj~6tSV$MC9j-Og~5LDPAmICC(7%i;Kh?#aqM&#fQZw#HU5;fAJORZ;9`Ud&Eyf zeox8veIx!|bn1BVsbacVUu-0{6i*e;7OlTVexS+vFBUHm2a6NL$>MZzwm4s0B;G9E zDy|Uk6t{|xh);^oh%bt-iXVs{iJysIh=;{*M1En)?MV~siq^kl8|iIDeuB#U-9`Ki zG4qR{n@v1mh@Z=b=jgr{pKb)PPJ93K>`ooqpO>9j;(j?gpV%+QIbFMU^>Y8TUyiqN z4#E=m%aMhr74XYZ`=+g@6x80BQ4uWb*Zlna&iNI27wvYs{~|B6>YUx_8;S#s^PA-- zt#DTlJQzs97yFA}uL_j~T4xu$oX_v|&uRQnUfTQD=j}KYNJ@TxPgSI>YgJO=c~zn9 zuT|gJ%4xqfFLWpvI)Ic=8T=M>bJxKyK;P6OwcVCgDeXh+opU$lr5p;T?0P={{{Uh7 z2dF*k;vcfB_7CGdFVo}@Chx{GopYhwh!}R3f5CU|SF%4t$)gA-yq6`N$cxD2o`rwG zHii5jOft9qg2~Cq=3dLFE>rnGl=M1ExLsJf>vbk3`EP)GDq{xxj4=`HUHsnhzNL4U zvW9bdG0$xjdt6SDcm3SFSrjqu;_LS%_>X3prvXmHJOqe@__`^+eg8SrBB6ItCW+s^ z^Hy+p9JD|<4`L}@`UMt+m*M}yFrOPN2;=cq;JWai5i>uK%&-3O?RzD(i<~!>t zZ>L;pzI{*T?cUH*=P5)*LT5lpaqfrgTx`|`$-G%jI;mIifA33>iCva9lWL!b`F~I< zd&%j`v>A|6|AJLJ{g}3nY74|W{h7Lp>f89|3}EWtsb0s-mr!ks98uoUbUq6*_b}?! z)b|-&T30#3eG3sb6o9%SjiQo~2)o)$#0==F$pz6i4CT0m!?2co@LVUo)t zotcTZ+NEC%9m`LC?(P4^JCykLJIVi@ci4XCo$UY48|PE+JMR?l(`$Scp2p9w>o}Q? z`OX_1k_78ue4o0!yW{`p8$TAJoxN0iHO|ypP$T@b+*8xjoM9YVxR{~j`0ux~nPwh! z1Qzm%OMGb$2_N_od@&gxpB9p9jJ&Xr z`OFjD|9`&k-Qk@7(fi(S1f1^fh9ooZ{J8MOu=}U^lign@O~%OsuXu+Cxbv6by>EAB znOkpi%hvArz8Di7=lC~8?fZZ6_Z5$OlQJ>g_doi&qS++>eCqb~NK=)0^HHxR#@BfK z8M6~ z?l1c!@m}x0@`5to%8~8F-?cUSHQwFYRsI*h?K{7TDeV*Ov+o7}C%*gI+BckXG|fxT zUK+VE`KIvANy|dFxXXjL;?38tNcd;odp*fJuQ=#(FzJ2H#7Pt8Tsd~?jL9?cwycrI zPndwY?)|CLW?tb}#}|#CapfevQtOrZam=)-GbY&@@lI|a=Zcxrr%!^t&JE*d|5lCKYbN^F7*xXv^0WifAO{_`!~ne5;H&MPmKYp&OS_Os{Ce#&Q? zv=hQe+bCb!#gK8!JHAxa!8Hl;H9!o1fUrJZu<*i(>$OW;{4#jXDxgg>7w*3J1ITy9 z3D(QL_OJK!dV#=Vt(WVw>z(VXo7G-|E6!{RTI_mxRp7603pOAFaoi4E<;Lr~6|yY@ zF)#!5olZfEO}iPozrM#%QG3L(z9@oiAKy{6WgrIl9CDT~!isB==CAK_RK)FMeY}dZ z_1y=VWw)MR-rQfUTuhY+}bep zv3{=8U*8U_;6&SjY{xDBZTjDMm({QXy zqxf_2K5?taF_`6^7M~N1eIfoG>3hUa#4p6J#J`IU`yb^}#9Cr~v60BzTFlo@JV!iF z>>=8Bpn2Pi`A3T5MElOB`NfQMp0}89uDC$FLA+VyZ8PRuFWw{mLfk4oBJ#Ex^BX$^ z-;-|VI_8ZwrXLaUv(o5cFATm=&osxwtwrf z9z371>9}{^sZ(}h`Kf#79nU+rV`r27r|+GA*8?j%!M*cUTchRC4b9g^R!(c)tf1NY z1tMyq+k~U-rKW&KD_y^&OI_>N#>dx;MY2DNu70} z^3?p6@L}6@Z3sTD>n*02+7|hNGcs1DmWK{G(M|c6?MYp~rz&I9YX{skc!S=$r>g1J zv6U6@bN$uzqY8Q!^ezarSaB?nyYg6|aK$laR^4OHw9VTd+?HRNoZqW5+^cnUQk@mY zg1L2%1;?y7<|5twQM%JLcqkOS_fW`ve^=UpTih-1gWU9>8;a~~nveR@8Xa@m-kXY( zZKNX2_`?43`o2w*H)J+BBR^?v=9hQAi zV@}|iZ5LMtED3xcQt%+Z*o?KKR&qa`)$SB{<&o-??+R6sC2&avRMmB(D9yFW^Iy5Ef+a*eHx%6}Yol)5vtK6oG{ z3Hz)ctgX?n^6FJPfupjd!1TCge-prs|RThl8q|M6X^6-gV;%1>PtT^m_n zXG3xYyuU~3d#ZXbzAqnkVZ3G!+&Q6O^uPUxiQHP2iTt$6>lJ_T36j^E$k z2km^ep!>dzHG$J_-5FUMXgg?Uux-iC%=LjYNA3)-O^sn3*dAyVhP6BBZ>K+x2ke){ zI3}{|SBL(Feb7InI#LMx3BFY)cqBRa?NF!F#=PhOH~8tU)HN9!PR~y*yKFzkpf%0l zO}pM=&zpABbsU3I^DzRgV81TQfBLgJ>zZz8ncpVAMZx;Uk&4vS%#pE@$MrMc)cbYv zy88QC73?;Cw4((X>r>aIu5Fwjf(<%V&iUne)w@#5+wRX;6Rt?zkh~G?%vf~{V`O#k zu-C3iv};XX80|W^D|JIgMVtK8)phn~t~vN{#s+NZMm!a3g{`EuMNv8zTbbRoI&iRF zbx>P&7&UCjOGXWqyHeL>tWAY|AKd2_aE%#jPP|6gQeNZygS(Qjwh#9G4!;L+n!^%u zRzq+$Lp%#7&MhV~@h{j4k#3XDh;f~;d3@+ZuHhM$pBlJr1~4I*)ZHMNZlZ%znb2i2 zV?s&w8FMY=u5(RH@+nM?Bvn(3B$pxGKAa3C?_h487ej5^;(st1c|+&qQT&n_dyJ;| zONx2ZA-bVtUiG_9%W%};$++-EsbeM&eiHDa$H|XB<_z(o1B+9OS94A;K7MQm zz1B`f7I01cnNq7ZQ!i#}8bU2zqC35r%8RaA$;{k`sRyVoq1uf@i&k7`dy z>HGx68N$pnsTwb1L#b}0x{_swQRSoO+Oy`ueK)m-@r%9ota|kw5mfKN zRX+UTTXj3s+QoCG!=tu&VvHLr=`+#sp2}DC(o5nh-@r?s7gwiH<<}Zs<`qiCZGIr@||PGnyYH&B8AQsPF}D)Zf;DIv2jc$M6aBg>|VRtI_T<8gd%# zQ=@f~b}BC5YSV|fNxR%=w%o6wW#D1&W$ez{@F;GC4-lKqpFy5_6Yg@P58*bL)CIUn zk-m?OHfjd!Kb^ltoXcrjFE@h9OKnd*yD`+Oe;UkpX%Q|*7 z!;Z=1PrwV1mRSU$kiujL6%gv$ob~vL;^&A_4c|iuBFg#mSX%>AO%2tyhKrk`2Ak8= zuo5xe=cIv~Q7-*w(3~Uejb9)oo!?P;>f_AVfNlMhD`tG5^P*kVpO9)+^%n>Y+1R=^ zn_12HW+?3y{|gciv-n7dUvZdiEkUv=elrCY{}w`Bo7Gg2)jVFscgVou(3#+vk8jys zXCm2DaUlg(@i2tCHmj*(N1_UP#^VnRXNGf!ZN+=G3eI9>s^BzKb!}Et#TJe`-iBnO zcxzU1qw|KX;z=Z%R=h!ht!R^tDs0v)?lcu=(bHM{cBd9b4bu-@k=YdQM}fuffl$|G z^%v)_@N-%GE{7jknBrgA;(-<_ekp{yHmkolKVa+2;`ciIrot4T!&0=kWw!XAS=?q- z@%kL^e~U7WjIF$6M#3g7p&MiI^c?7c`urvTr+ChnP0m83q?w$a9;n|NxsosddG)H$bKD;r0FD|-M!U7OXkw+b<;qJ7Bwq~2K`oMfwD zvZ*4ijjFg5LS38HRB%|lN6409kfzoXVCKrX?Nj8a6Uj)=ea1b`RC~(C;o<;#DdgLBN@S+Uv6NzpJc;zOS z%tgQpKEx8NjM1d|GBL0)*R}?$WLvlvW66l7&nv~gEXo`4<&F6AVleQQTwuP} z`Um3uWV+V&jZu`_Z1V#!d_-<8r3*@Srcr#^H<#M%*a*ESR&KZnIxL3RhJb>Pl`iH0 z=vDbx>9;}ahaV~QEV~cEWTS8uR_Fvq5!aYD&o7NpnCr!J``FR2Aw#wg*((6LyEN5M z_y_^6DjzEi7sFL0wJ#Ci3Db*d<;1A-^Hk%q6tOL1)V@au!%r_uQErTF=eo$2o?8U?=uQEB{ zV%4IE3I&UN=x&8l%wJi|74o8U=C_{7q`Ar0}9q zW|zh&>_k9+5!e^V1nzDkyG@0v}~S@tpUMfr8=_f!jTixCa4QN@EoG zxjnKF2aPzGprIPy@f31kn`kM)ixX^2Fh*gnr-Wh@79e0mA#O9`VB$^$Y*}fH!a6U0 zD?r;vm2Uu^qv0_GFC|PrQ0V3xgd-6QF&=Mjj}&#%+{*#L}vfi3UB`6Riy+mKJ;s0;+Uk%OTJr z5l=kg#Rp@rLD=cV6P|f`N1HWI6rpi`j$o?#4g${_h{ygn%SQZv4gr3biMxym%Us#?dXM2{S^c(2OoLyBeKBA>ZukAvB{AMjT08j$k^4 zf@ek}X*V<)^s}`c(-Ti4?jr=aiiR)Xj!n(@N-OdrIyH@1lQP+}u?M}ebA&ai6rNkc z@LAo`%*Egt)*#H@={}5Wl-RFn4p1~OcZEf=)Oh9(%yoC! zCO&bPj;_(`n~?<@L40p>|5H8cT~Yd`v*Jkp90K1BCcB$W8FVVPndZo7as~pf+Gu>9 zkrmRwXj{xdPVkz>w$nZsP1AT4p&lOJu5x;}?tLmv#FLuGnDPcfCf;z#ZJm2u8slkH zoQHvFbIt$eF?+^j?RJdGjMrYGwKR`$>{)`4ffsAI-b9KWfm+8)&9P0oGd5DIVUihFn1dQ!&zvZ7t2A-Yu;#E z{y7MH5whZ4ochBLjcxDdwr&w)Dz6WaBk1+D$>Dl3bJ(i~>1$X`-7(iUR0cXe=wE9)yenAkN5s@+vID{USy48AJu5_!o=QZDo@un zw%XS(JV3bbYHX8lEllOPxJHY8Yq4kQ8e8pKOJe`{EyRuwcK?)^-k zrNj?wbK%W?PKh5uF{(UxkjvIZmE)2x7u9ZFlsY0tbuvOSz7XM18>7O*CK*3jOvGX+ zH<^ezUWDB}zKVIgu*VT)S8sO!qU@&F9{2Tu?P6aa*gp03!3jE1Cg<-&?R|eI+O4Ej z^9nS+Q8Z-rs;!CRIL-q8{-Uamwl(=W+OE&n(KeUu=yipQ<6AcbnZ2JZbJg2*N1I|Bt#i zfsdj}*Z-@#ItxjFux|lFSVWev3J4J+h87Sc>|q&21Ox_^B`SLYB8xgs!WtmZK~Yg$ z5Yb^AM-dqZ5fmJEMHvT?MIC}$Fpm75=hSn$n}~Pj-v8YD|4e^!@_pa4*IBAgRac+a zyMRuc#|Gn#pC9*!B=7qm&m%dgu$IXOIGpfEhv0=Q>NitS8T+C#p3kcwn;x0@Nsdz7 zSrJ~o!=m!FwdA#y4Ua^w?EpNeuuYF2y)i9off#xAl1ka;z~j>K80vWDMyI3J!x zn2uFu`;a{6L7s2VeUSZ;JZAe?2i~jrF+4~wKkf+VeOM3Wmlu`ayr}%bak;d77A^)e z8rFm;?uLV*9m0Ii1p|kO9)N=#!8~KfkFx{4L-5y_Obo+96dRe4Aw+s4gf-%_1S{vF zJPOysVL@M%7mEcwl`(MWWMUkgiAdoV&!1ou!2fx33w8^JEN&-=sc_~tgMxPhHiY2F z#&K{Bd=gH!j3{!5BZTOL0gEFcI>VVGq`-j;f1)3pOeayyHX%a@KE_uFm(Bfagh!rMMaptn72c;n#AClmh{!NH4I42O{uh@FNf zWK?FOni2a(JTz83;zO;9R{?_ewUIz->0ThggNX$4kk|(i9~5Uk`Dp4zaA=6^SWFwr z8{se_39ly#N0WR+g;BdXkHV)$!6c&a1004Jff!z1m_?Lp!XYn$y=l@%x~DLk-SY(; z8X_CdOH<6VQQpGiHr;q&bl5xka2(rP$k=ukijNG&!ff{2L^ya8x4>cKWRr{F!Z}gl z&3#m9RN24bI8=(@kQc%JW?tkgaN&4V_zWN_FRC0A;W&{IQkcyV@?CTw6+RM(%D_G$ z2xp*fGjA%-hk`Q=!3l)6Ey<(M!Svrqq92?KWAGsg-V7TVnJ6PUqBw9&QVN-H9KFcJ zd=}w<0UU-bu^P@Z12rTzg*Lx(ofH%bGf)h<--}3aD6^65Af{XedDnzPUPN809R7vM z3s$APycojDAR>oyXHO)$!X=tCD4Vvd=+Vs!C%h?Km~F>9i$!hBX9)gZ2gk!B$H1Xk zGmSwhD&yeLocM1(JcPM$=yvP18^Wh>cqS6EAr@j zs_49UCtBeyL#q z(b=o2Q8A}S-6%#?HLA4fQ4M4BVl}U*aZh-gpYB0RCh)io;Bdg z7*}O`fb{y#RBU*(*Z&U{`}q?LTOr;B@JR#aob~z3m0{d zkP5ZJ$f8$26Kg1;F&v)J_MX@q9vfQD-jRk8OvG z!7rh3(xu2)Q89Ky^%8|o5^sjR!q0eLf!97b-d-Ueij0MYxGnqxsAr5<`20gJW*y_q zVImtd9m_~Q5Qw@i(<>Ja551x;!qE@T7^=r&QD^OG;d6Op>@zPt0*%Tm`WhJZ2sCQy zMqfv5Rawnj;G(KZFI6?_viRS7f)}0r|JSFrHZQ(+=G|(AS35=U;%4YEc<_w&r^r}Q z2lEZonr4XwEH9NsY ztrzH}sz!B1bU#K_HENX;Jr->9F)vj$DrRJ@&^Y`pI#v)-rA5{okrBvhdN=LiR^=OZ zQ{bX%&pUR038wWBMaGJXaU3ddo$%GLy*0wsJs-(VFeg?8N?On76&aPtUt}n;YGD>-6#0-+1%jNjHy6pU6J`nRQ#7 zV8YgI(Ogm1ZB0kSnE&o;-0i4Nsym7HUEN8ZZ2r@{ZO$DqZ#$yR<&HmW-u5QQZV&#e zXx^5(Pv&ehD7%eP4Q6`ym1o7YvIm6?^};H9NH*xiR4v?V)7^}P?yOulDYfGz9WQCt zpku)AKH*PC#vjg0k9d_Bue~sd+I(YwYveZF4W_!?(%ZKh=)Qt9?w{jj60gLNm#UKjKEx@}3wSgyeY4xU zz&(JA?`?fsc4*hMtFeEZlHpcLb>E$z>X!IYVUxB^+qUMvdw70^`;2dI{OpFXZ5wIF z1RPuIu-XdE{A<{k&2^_|xYaUb0{7}v_p;PcZdQi-50oYwxH;}^uz{QECOqfPns8ok z-I>SUTI`GJt#8pFKKE<96489)wZWz>nXp%m+atY$`vN*@pW_+DU7WY@V)x;BsqVvh z=@+}7!Cr0YJkJ{LI=^YX_)FOjSD4O#Rpz5}3up^>l(Brv?ltCc(bdVRos4g)JI&a` zh0WY^FyC7M8^DP64_d{2dwyT{EjP!#WdaK6>#pU@RiVg1H@5(IMdzIvx&j@dcH!bCQPKO7g?Emc z)&*@~w)leLMrPR~s}FBO8!remJTFf`HqEPGj2dc3>~V0_Rozls@Sum>dh3)KsS|FU zo{HqDy>1>me%v^WjO^*R-Z*~7j9aJAxFoexde`($sU6y3gMuy{E=_HL&9}ziFk}2B zsiTmj?RX_=)9L!IZN_3dts5t%Vi&GSGbY`7OKOMq9ou*6@+;@c4p@=gF#d+I*dDb7 z#F(ov9>&jX)4!7wTREIkw49c+vfA_>o$dMKU~vXaF4O6 zi1BaOW2{T`u3`U~TZ|dIlw6wHWoswfc%ofaHipi4SofGu#dr+k=VCa%!~f6XwMLwZ z57Wdj*0!)a)a=|FGs_l)T{AUG=2?L8$Mj>GCw9824~YibiT%~ zKu1M+SaD*7c-JQ5E`jw2a-qy7IKdyLgNuK?RBp6CC?9%J}vvT1LxM7DV3 z^RMhNhF|QOw&FSC7xozAvg?<&7{hGw&UycxJ;quh4fmX4VzP&Lm6$CK7e|YeM6*W} z(#?^+P+TUi5jhu`|HI;T@sHv@@sRkQ_=$K-{6_piWP>r^Sdm}aQRjDzWL@!}?J;Kd zdP01=XV_Y$+f3qQyG4AA#3b9U@aLt!B>gq%=3OY{_kr|J6n;WFf0@nt@qJn5_YdiD zm~hmSNQBpx-axw9y9wbfrFT;JWzxB$0n-l@uNTKD{1)ll6@vNClYXyQDF5}+OQb(4 z{YmM+m(FK8%xAB3ZjwO#UFm!~g8DJ(---d8fLKrN(MYC>eBewyL+mT&h+Erh0@ncFOmMJbYs5~>3=WX*s+AZSNZ|Pe^>eu664^g__h3h6k~9@VYvw; z;#qr@b>yEW|K{SQ^5;WUrn_3~r*OW8#C%4`e+-GOGbWL!r?EqcbbRxN`a;FyD+Wwg zAePAg5%FpH|4!T`|JS6yA$}r%K67LJj6F&4JB9xsx+sg`e4T;iRu|Lc-%9KxTDy^# zD_&6k1EmiYjh#s3%V(|3{|=GQ{a6m4{gKN^gs+rdByN%aQ{r>tiwb{P{EPUm_&JIE zPK#&7pA^oY<(cCYYm3cEq-!g3O-KE5gV5{w#@jFUo(P{NIpn>@gzzGwG)l{;hPp1Y+`yB@wSGiSp{p|03xv zrFSB699_lU@*gM~yNami^$NH46{jft4*Aa!?~(sXaf4{>CqATj+eK?X@kQ#W=RU=M zL;45OkCLdTwU<~Xe;*clY{vxA+C{8E9r07-Z|xzrl7DykXNmpAiuMq%m;VG3`ArsQ zkf^V*hluj;lztxxeI<$ZUn~F3@_$774(YfIntU-G4Y~ehIb8RVb;T61jmY&G!?}(m zGsIqEAJJU@5k5q^d1navSn0nOZxv^W^Tb8sQn669_P!sMzEw2q0_6X!bhAEy{*v@p z#RKA7qFFB>-Vy0X#V^Fu;`d^?n8@oc(s4f_lCR#7eCL&HEH)GQ;tl;fi2N>udZu`_ zc#Swj%n`?m6U3XvX=24aBkz;{a?z|yP@c8>{gC`06`vBH5nm8@i)MX-^lwOiM>Ojc z_@9z)_m=!#IyP)G$LaF=jd*6A0&+to>SlccHj#d@*jDT)n)M0dT`hfpI9MDdnsp1} z-74LzSD??8o-ZyFeR#kyjO*hIWoY$tXSyNg$dSBuw(gT!It_2P}xuPWKAw)=u|E>DEs7R_Qy$ouXL>qTH9IoAn^{*QLKLzAt_%9uuvd z?o#PLh(C$kcZ%&>NvtK-6H~>eVjHo&m?>t7*N6ke9C5TbUYsOO6>~+qj?9z3RJ>PQ zA+8bs-S)XZRKA~x$HbFjMf==8$)C?`*p3zLbJvx>S%)ILneMZ@dwe`?XHZqGuyG6SXWFDn~BzLcL(X6#ftX2`^x`Xakw~2{O{W9{*BTV ziua2TiI0mUrZE}j!(@c^Ffl_1s->xhlSH1QI#jcDz7ca?sn*h}mu zW{cO0H;R+RTf{u^PVpY`x8iDXop`_akodUxl(Jy^5I2aM#6OF#iJyrlL~GZ(GH&!(k6L0qF;#3TayL=N zv-Z5NkbafeSG-mnDvl7j{V3B<5p%_vVnuu2+@F;3SBo3P`^87Z$Hg7uPO+jrZ*FkP z{N5425zEBdxQAwVeX*;UAy%}vJx>1C&h~8S^TpNTI&r)BtXR=L_NVecCjKb$izC*n zk(efCiq?*`wNpJo{uS*}KP3N0Megv*eBTn!h~J4dvClrk>x$Oyb2sTZ;%ITUIA64O znoFd=Anq2Ah(|>~9yGALSh1Q zsd!BMRy-@lSM$nG60P0jhSFP#>0)>B3bCTSc?x330plocMzH zinveYPSdQ<$Kna`OYs}AOgtyLwY+pmVzO9AY#=rlTZ-+)OT|nvOYAQW6t5GSPUlZRD-w{6$|0;eaekGm}&x-#L%y3m^E#4^JB;G2{5a)<_;$rb`akIEZd{TT`d`^5pd_(+;_<{Jb zcuYJg(q00O=O;0?fu|>kb;JfD4Jt5xx=14m)UOn2OM&_jak_ZBND~VTFA-l5cZ)Qs z!0<0bT2`QbPHc!TDycUXX>fu1HR2@kW|8I>7`{fN(FN*{inO{w{g2{aalc5r3k?56 zr1=HvXT-DOKg3#iNsHn2#4ciYk#-swK3=3@2I@0K+Gn7CkGNc1Ej}S`7Y~YWi8SlL z^goF->Oeh3q!kD1ZABV$px#sLBlZ`^i<879;yog5KrsC?A}v5r-z(DO1N9F@T7IDZ zmH4fAR;+fB7hX&3D0UHPFoNlC5GRUL#6{v#k>(^A|1pvFBdEV9(u@T4H^ukG!(zF3 zPHdLy#lJ-CDrSh+hy%o7;z)6(I9I%1d`Ns;d`f&(JRp84mWnh)!TJZpM6s&aMreiYvr5;xpp!#ZSb)iD$)shz-)b{4NsH#SY@-;+0~yI7GZryh)^; z3f6D7c$c_LEE0>wt>Tm7Zt)fIZSj5ad$C+>+{7!dnRu0WwMb(Xtj{!&??F>vB;GGR zB<>dvieHIm#JWwr^eJL1v8~um>>>6S2Z}Uf!Sct63&q7Ety?gBoA|o;rbuHJ4F6F~ zZ06}z#WrGlakw~2oF&c^9}piFY3YLbKPSE_9uVIXKN3%ge;2QK=y+Ud zh~=3fE+>YmBD%xq?Zi%ES208EE%p<$#UbJtahy0&oFdK?=Zg8_B5|pBuUH_i6pO@S zaf|qv*vsb~2X3<~+Wfq!IRv7+#rM$d+ptbJzVw1RqBJ+kiWxf(V<`z~5iv|{bjo|$J3-nqJH&5DHJ zw6)U;mK3cnTv4!Oxi5HM&%H0cbSl*K6}H3hoZR7KD{g-{eB)^qM=X1gEaK4Aw2{?%okRd?NOy11FrDra$@T z6VBFYMNSj!b22f0Wy4_N#DtY4!AF8Gm;0Ap6Rfo2@QL`FdQKcz7RWdN8kr=3nLO9(U?a*G-?iBJ<2Q3s)88$1f^yP7k|tO7Y|k zOHkiE3!aYm`)X!Ac*?ES$QO6ojf*c$j$gif@rwMF3s+5FJr!-Xb3x(p)a1iuTM7@A z#pf?BhE2&`zS1PT(sXk{Y_NW?Ua)R3Y2{<+rR4kpK_1n+X!S0Icf#krlFOENM}Ktg z#Up*SJgJGl=s?+#60}*9+VJn%WLJ5mUIF+WFF8>Ma+7+6hfj3#)m;@=eCfpcEB;ho z$#)bz@V8m}>eO9de?y&>wTp+B#ozl*SzuR6;eoO#1r3*9vEuTTSFXAWT3N|~vePAp zPxRBJA5Le346|81pk!ORWFr0P2!5u z3VLoiQRg7qy>TJ@lj7E&T|VYe_JrC>8fT0R~PnK z-fM+_|sfwC5x_M#qrA3bm) z;G>^^UCR|Q>j$jbT^{divFdo8mK&O{xTN62Is=h!=BDf|%Yw|Yb>YP;;!u9qP1kP4 z$eezltY4wOsLk@foN$&6FH6cegVK6$dbQ5WD5+K9pe@bU2A02Ep0uogVLhgA5+7u{ zwA;kv?e_?4h0)ri{lp~n>#l-b8xi$#L!0c3Pial(e#CFt#)~Ht!q%lZVT86izquAUS`0@TsiB7%5KM{s$Kp z2Uhymq+oW%Z*3LyAGtBOCwMUEG{15A4TWPK9kZHNe#fqk3$hi)K01CS*lT22;P>NJ z?=4U4g*x`?6udn6TDjY+RWNQt&Z_<8iN0}<@2@kg@NJ|(>z0ft3v3;-Vjuhu*P)%@ zk%e`G{`JFG!Y=Hb{dIiZN3A?iHtwmRtA?%3SvRuSzv7RFngs8AY!A*RQ#Ry>`Z$>| z-7w0z>v&b?mbJ;3`fxmd>^WuCEvxgsS?~mEw{RNlg!W!O;N;TSK3S`Zl25xy&gpFn zmaLyvJY@rB#!~}Mu88+_jyZL25^VRz1x_uF9dI(f-qus`_0iV5;@9lJT*xUnP&OvN zDx`@ebvI5%d)M7{IcyjwAk;}~F>%83#9-rz6PFhR*9Or$%lZUwDxAPkbkh)w(23~R z)aCHUInaNTyLJ-JMJHxW-12Ij17%H@Bi6EC6>gb0q%1yV^cto<0XZq@K-tW~*$o7CSpJa}1fD9%DSd(CoE7Y6SM{u$>=U&edL=hUq0gMUACFVAwz3fQu~5y2@N zk~a2ndX)tlJk#^0;FMKKrGcachjs*4Y+Mpr3ER$l7TlKdCC**(r|yc${Cau*8nj7^ zU7y#ly=HT;Ew2LcIOcrk^l$UoTJ210#je?7TC2Kgt(sA-RRd>^>NicqaR*WklpQQ& zTd|F5;T-lB!fGz_+Na8S?UPx+_FyZoXPBVMA@STvF+|47T2mUJ0vs&d>YiwkK&jw=%BZe>{Hrw^ubO=HL=o%pG^o-^w|?FyGf|^1&&^(>4T7ElHXjYSFMH zSb1W`#6!3q;%qu)*+hTgUFCsZC+pyx*YD2dPTJPsa$J`xZC$vkX7E?RS8xuU`Nk><%=T+-)*};We5p-|BH9`ET1@TU+RjUt_ZCmi-ck3RTwzl}_;j(Qn9X}Qu z>;((EcYeNV?UbT>owVSRwdcP7=^Vp0XT5)H%KBAB(~2jD+*A2Uje@BSlO|p^agnJn zu9poappLBB*N65TLy85fHe%Ej#-CaYv(1>d3o4Zc0?UH$mpNnJD|4p4kM_vHS>H)p zTpo8*ZOocVH_hkx{q^`>n}PwvJ#nbynDgSzF4k~nO%?F10e!9UuRj)e6+eDoY%2Wx zzW6&4-|vqxzasL-eT=xS`Q=X+vrY}fETGR0t`WPAWr{%De){}|a{pZZkB_;6!SQjo zLX)9fM0=6Z<{)?X%3cU?U!vG^IK=^|rrUoK69?k>d#RWJYQl|V{PBTJ%q$QvChg+` zG{qb13rzGSz&q|bByr-_!!IxHQv9DE_XhsYi~BYH&y5?1|8wF>5plK?&)0SXQ+@9s zLHyGQ2;}*=GLFYnH7Bsh_YhDiz<0+Je0&qwca#D}Rq!O$Q>zo&X5L$78i-x^OWU}$fK^2cY1-!rriL*JyzAB_3>QauAT zsTI|Jj9eX3Qah^ssa{EyZ*Tjqr8*T-Wg4{|K&=>ctUMJ)ZL_Iu!Ocz5DhR%TRQKXY zlGcaSN_ZotvN39FY)t(XY7*~;d`5i@3#TN!vm$jUUW-Ud4y%8qif@nCP4;C63XjY~>s0fdX4CIviN5MY^@aTR6#l`hny*=v z8i{U|233Z}R`U(=B_oMHV%*V9MMlh_;Rm_!1MlC3ZKa5aU`nZj}_YGrpno zOgr|$u~uSC3JJep!;#hz6VJEem?SfbGTT@=Vz!Y#hN6u}nu#>IR$aExhl8N;#pJse zVzZfq!k!ox)x5%JTe4G926_X(5@RLICxHJn#7Cm_C^scJabVf+Aa3R(pQaG8i$ z4m6aI97gmgq#BW4qsaHb*@?2!x#*&{)M=;Ig^ z;&HIf2#Buw`Q{ZdyAWY8(E|?o@1IX06AlePsOtOYM@q_ONvit(^Qz7`*h|OCBKBFkMIRr&tnimy)XS|^G3OCZivDzIK=1Cv&O6o`4Jo{@ZM|+{JEN`4d2h53&&XGA~YeI&{L8_6b8Xzh)o9;dm?c^91_nBQQ&F-QH}xpF*D{2 z(G|`Z4y16cQ3{XF8v|h?9I8)n<2Z9z6!^;+DDfc*dpsp6M1j8rK}d3l0=EW4@~OZF zMjSz$goDwwxgiQ^IOSkdPok?42NIcZ$YpAXLQgmhg5&dIGgCrT7Q>dKNdw4{zlXre8Y<%KI-`r zdyF`oD1$RqpwP(-tJ~s36gqoKQiwvPrzD3cOo2oGe7AnSClagSOcf|>@%$s>dAJ?J z*zT93H{Oi0fkYCV=}QW=JtaPr17S2A`kvrGM*}VdIJnKIvm@Ime1n|h8j(1+pZCOr zz!6U*IM_{5XCQoM{IiLgW^4~6_$D~IIuN43NdP52)D1!pIBcR%cynO{M?F7wF5oP> z8R{N5942wlhyw|DvFy1~^JCh~sQEE1*UXQ;UbLwp3jA3h4v6!^EJ~bVgf~AhT`8C) zqcdzTL~bg8a?1d&>QEb^z7dBKoH=N$_sm4`X2%_KLy_5W$IPhNaYwG19epw4UFQze z2f{cwl)zn5-ZB1#yJl119Kp`{fsman82r0t^X$k8lWaydJnT#`b>IY82Ztslyt$A& zHx!u*xih2YLT;{^3-!%-&7B&e&=ih60`xZGFv6P)XdVhYC1XC@31CX*xZi91hY;Qr zK*^CQfRZCq03~w@@Fys+H!?Lufny&f6AO(vjPRxaN~Z9r=WkEf8u$Dmv8e=wWH_|c zd-GyDrG%)Yg+02ags5;9crh|k%#`3fFzM|~;FyCS&+rM}8Gb2k3)_Z4P_)Os?|F0$(uRNF`1ZN5IIz8`SnhRPMyf@FDn9LDY=&dhI z9}Xt|9SzTBF~!*9+6;kJ=eDurJ8s}?!u*IBOJLHwmKJ_An?g?$XB5#74q5M- zO<|((A4#ZDj?AWzZ~O-n-sxnBJ)OXYAWtUSO@u-AGR10fnwFSpI*{P(WDNoDf>pSG z9tHm34&|53;{}Vqog{?>3j;DuPBS)4gwh892LAy zu{QQ1MVS-wIx|lSx6P-(ae;o~RN~czaqMM;GJBFAo_fc?(T`jRhf5p5-x}lSh+Re; zMQ~>m9K+H%6uk9H;g&fRxc3J__ROYG0*8DEo@z0ZiMpnjvI(AZ5&QTYuO2_INwFz& zAi;7G_ujb__|s)ni%?w(!gWDgMb+esxvYs-{6He!D|6{Q3bo-7pHN+v{$gEbn=%Ix z2jNhcm2)Yu0%&Anq7erXbKwwW|7;3sqMhL;LVQ+hG#nz8&7rUy4$EVL^@RWP^C);b zKaV1GvD!bILVZ*BLBG^=b4_&z6W-Oduy}6dYFbz_C$iQo++`}(4kcjiNU(CKz>zr= zxIYUTo8ZM2mlon~BMv0Cc)o;czQ@#DOISRpcWt+gQKjf)V8E`S<9sPN!cAA=vAlR0EoKS41L!N8<9F^yo>}$%nBbU4u4!ulp zG$M9@^s1h1ONMnRvv%Ub>KGi(qy%eXgX}?UhOh-rX51+5fWsIdUNGV?qMJFfk0!h; z#av&ASA^T)WX6r+IyfXIHo{@K>N966J66pp$J<+d2;tS-tOpmHnhqw|+NSR*d~`9_65T}LAjJR}owHG~9nk{?ZY7Y$UASBfFVe+a>=1(smG5U&+a!0EUt@{++O z2RfKj_-Mkr5+Em@<#XY5uoUlu!)PUV;x`%dw9hpFa*8Yk21ZWq?L$1tb5V5uiM~Vl zcERtoH|rr@>!U9KyhnJ>bjWBz*X6zQ`GDJdd@z~|cU~u$jHk-ca9Fz%6X9@onHO4w zYh{bRT>Id40qkgv+OlaM^$UF{X-lqQSfa!4P3nCXTIuGi% z!+9pi@?paa_Q%lAs5Z=*F=Qqj5)-QIqCECok>^j8z$F`dWXymD(U3`qzC0o%CfL)a zMz)iUf_j_J5d0qr$HOOiRl+FvaXzf!rG==CfkTVqzxnWJ_n7&dZM{+;U_{^(F#q|F zqbd3mt#3tgztaZY^e>tQ_|LEe@G}DjKQ|39;f5Kx*JCGgY$}PP|Cv1iG-B8u04{V< z_5e)7${xTzeC^~`O?SharB}tq=@~Bm8+!ng+{C`uv}t=$V|)$AuL)rWAa(@*_uxNT z0C3aV;J>dQ|55iDivSGvxvjkY^~W-u&#moYvWG_Ap7`g7&Gy2oq`L_@+*>~3oyJX4 z8ei+J2!1Qp2tu>KK+iyeWo?N zsBufT){(hH=)p$ zlsfRAkxVa}tc;&YYqByqn)go&ZtZk;a;n=3rYusMHgfOCzH*JTm;e<{~O>5^)O~s&U)G{qCjbh3KcQLFylsl;xr8Vy9{sUGX z?(^;Sr`2ucCQNADxDiezBWJX|rg6je7d2|%rg8Vi?HadkdsAzkN*XsF@7|H>*358k zU+7kz(74agrrjI5i3{D~sqQ7I?(ht^Z7K_f@D(gs$PPwdV+RB0ssdUqK^gz*xvB|@ zGbgLQ*Ea4mq*?bAH))}po$9try%;AoH#;3t6Ssf5dqsNFH23~_1?~g>RCo2f4AASI zq2AGL z_ofUt>FD^&+YAcpem}l7_sk|-XmkH*ojbyE#Ed8l5C5Vyi>T{h*p$HFXiFMDH_ad` z7sif4=T0d0KgEth#OMWWUHnhXY?vIF*fYK`HEV`v(WAYw>(Rln<|zhGzwt`r)e~kt z!bUaDGllWoEItFCFfawFqTUq#xufJQB0P$3Vm)trTW~`A!1wQJPQ#MrrdhN zh3u|ayB^_^Wmm%*^$1tbGbv(Be6T^n@he!{@Ql4!b1C7bFsZ|72A^l+BVxki=J7Yr z7@zAznQr-+T@pKfv0S?$_qG{kr6w_K6Q#Wq7SA(}f_j_r`yXK$1K%ZL6@LyNyjwE2 zN>XLK?H~DYQQxyl(?yl;ieDVJBz9@cvcTQ$J^uTAJ*ynVz2AS&J_c-kq{C20Zu&2` zb~@vX8$b58o38(lw3N{RO~U(WJXtWGPNIc(6NTSm!h`W}4`4nO<1vh%i{awo{#m?s zh*PoLtf(6_d)w9;@uIw)V!Y|Y{OiCm4jpygG}<~qbY>zE_rbIu8^$}t==?S_Kg45x zYy+F$7|1paMCSwsT`2{9Y}j<@R%Xx#l^thjZAFR-y9IJ|xsP3jdu22}%cZ|9cR^Gd zhz@@fmP$b%Th=`2(fRco%KL6FKfZEj^IHkorh(`TKz@v8KQ^oY9?|)Yj>->*6wdD< z$Tki0xE}dEiJNEpv0?YaBRan+$j|m0-ro!7w;eLmw1eZP3Oamvg??lBAK{|ojc<$o zWdeN|M)wLFl24Vl^A6&5vL{CogsW$H<&Kn4YU*na%*Te|4u$c<{3nh3M)Tn%zm zwVmF`?{oOsk1dO|bBbYgFLlhm!F3^5hhu)pa4a)AzZ{IyEcn@v&ClwV(f3#IL?jG#6VCC;c-_P+#h^G?%n`?neE7(8cZl=Fd&NSrSbSLAA#zSJ{T}f( z@lElFcuf34JR_EgKZ&p`X!0}rX(Qh{(wm5##Vbi%jP36P`%p*!3|9EBq>q(8MY`D^ z8~M(Wp099zzs>Z&m2UROhR$y{czjzF{EDuW_OpimH|fVo=x3z!EpqBUoN!ovED1eXdM)V}NpC8hFG(|gM-u%xRQ?za zM(5dr{ut_poX6C8t|QGuTCk1u_F`9&=VQj}CH4`s#UbK#;#l$5;;rH=ah|wHTq>G* zf^t?#H}eGgR_VM(u^!KgFN!aV`^4A9cf}9IPen72kk9wh%SAuO75rnx%3?LKzSu}? zA+{Dfie1Et^Q)iyvqdwnP~HUTH;ZO|!GE^&`QlyTGI6=MTD1GnZ<4-Ud{%rxKMKjM3?>p%~iMaJQ>8p#zE)L@H7ah#EiP&0fCz|<&@LtmSDksc~MH1ijFJ?Uv;bJ5IWgm;k6Upp}UxtTCWyC+#=Z~y`E~`v=ZklV%S68E!tmAN262{>=Xe(S=MsPUIT^)N6_j#EZn{VoR~3 z*hTCi_7wYw{YATveU9|&#T&&b;#AS@V?R$izZ7Qu?iN>wYs8J>{o*6y-Yw16VTy8VH-N!yry4}Z~Z;mtkBC(0sTI7os47dB( zcbDE%42u25f#OK;>r`BW8a zi2RWP{Zqw@#a3c>(e7K{TY5inusB>CBieoIe=Yr1kxvhNO~jUBy4XeRF7oG! z%r7YR7YB+t;%ITaI7yr?-Y(7)7l=#6d&O1aTCqgjEbb6@iZ6+O68DP-Mg9zz_5V!# zQY;nA#2-Z$&mPOK`{5L3id@nW%+*h%avULjs3_7k(k;o>N9tT;iuS)3-$6z7VI z#HHeI#TDW@aijRKxK-RC?i61XUl#X^2gP^A55-T#W8#-$sd!fWhlpR%Z1ald#_8+iL4bnG>7420#BmduvyTm=>e(|9A zuK1z&H}P}vEAfo@ljz464y;!tv9ieRFX-P)Y$tXSE84dR%D=BTP#h{=Cyo_w7N?2U z?!{c`cZtiy<>G2_gSbiDB0eTQE&fj2CGHUqiEoP^iATf};+Nt#Vwvc}7jJBz7%@pq z7VC)(#TH^~v7^{U>>>6PE85o>DSvBcW4!c9;&kzLah|w9Tq@oxt`v*J5^=Nmn7B>c zDLyam7Y~Z>iq!gntCyCaM$L-SRiwniO#rs5V2*Y~cFFqnZEy$?__Rb;JfDccfwXrD9JpDE1cziWTj1Op^c2qP5F0U-}a99?{z6SS@{n zxJi6ew01hUMGoutlDJpgFTO3lFCGz(ieHMQqP5fUqx2Yjfoj@EtS;6T|CxP`UW(U8 z%oc};zY=c{CyTd;w~4dFW#VtdhsCYpcJW#9Me${EpZL0XR6H*JUHn@7QN)&}rX9HH z5Zj}c*idXNwiP>y+?9y&gCZV({g?aIcGLGQX#R@(w|2cWHS!7X-`X)XwVm^xE;#&Rx42|9`%J>lfFcFr0!r8ASGPU9s&q$77s?!h{Wt*2b=w(x_pu;reFS zZ*42~TK#Te?8bx*PxPGie#_v7`J*V85#8nN86E=MG zqSHKa^@BYFA0=+=(4baU!{WqMu^T_T>e4KyP3G6hcUCQapy$Z<6E`+o*ATlOPR(zb zwZ6gn`q-&8!MAR}$tx>0!Cs}$mAX~;W+ksE%yQ1e+!*P~mib5fTGlR)`M%o09cBLfj%9(lb<5+vhtF;PmhmtC>FYNxZFulu#EYF$r#yD} zxf;(S*T!Z3xl4mFLFY`zg-#oPsn732?k;lY&Zkc4xprxX*9M)IuOF%vMBLGgd-8K% zkE*K^itqkBaYIAw^foo$SM=+iv8eHYlfkI^Rt_ewSb!R@Tj*S}`J)46N!T~EW`4sB zu^YFVomBfTbk{oTmo{)uWje9Nz72s=2Ro_8oVv<&Tl=w->aGRJ8=sA@w%R#;`NB={ z{&f!afULPKsqi)D<vfU0CxSWpA~=UYfh!*RaOL6#;x+Lj&10!?hs7cSb05m zHQeSjUKYGJxHR~5aNAjb=C-p=_O`PD=T9dCz4n}RvYtNcI8UGTkJ)uHHrTAZ_FYZO zYwzEF)?c#ytdqa}Y+&l%lL@`|os8?-qP+InmgTjpp-uatos*hw$KD6skwa#S^5mSB z<;h4Do7v%P{F8q+IVWT_D^FhAv^=@mA4+|RuN?}kb2nBgI*j`GTE=EMr|T{7w{%Yb zl<&4|cBoQOyR)&a+ntTic=oK{dHJOOs(mM&zR#Wwr0zQD&ums+V`<@2c%QG^)-or5Yngx7R_wkPSD08DpXghj_szs7tF4bIb~e1{1hQgQw#ZuV zByX&3_T9{15L@hD7qijXFyQ3ML|?}NCtvg3f9f?q`X@g2RKFx&VSw$Q@Dz3@OxosO z=N7xzW%KDWXIrhM*Dvi*=AY7_Jf_+PNP*`u-l}~9DRxS&^2A!c3>W$y@qdOR3dH#pd?%s&dL`}n%oDi2iq{?My6E-CXj_-n7sAjWPF)@6oL-clxY0?^{5q7s_f%{`+^L|0U1>{VOV3^AD|j@x6S-e` z(7(Q0FcWp$jyk3+9cE@s1C+56Qs8;alWOm9c8soBo>I*Ut|5vD4&U z{{yG?#@9dXx^V|l!)v;h`78Ol*DQBXOQ-nN8k>5xMor^N{c#DU=el)1=qrA>XC>5N z$iV?8*Tu6Ae>`+$up4$njL-k@^GfT`#}39!MhEmi`yKtCy6>dF@9vXM&**+nE3Z+l z+UE#uS83zElWyP6Ww9B}%3X{LcR$7kMrMs_zRwSowZ_h;86}AuoHh*($DQgGyNx9k zRNeUcQyqi7v8Sk$)*fw(_VwB}?fXN!zkZ{GzsuFEcPq42=M#qb8+X0z5G?&X zx!7qv=U^;y%sc3BgRyXWNxrX*b9zI5?5V6I2jk;`l=i_OdwXA2nP$oPA`*(JIqN97pf6kGyeY`iSGm>mz6V=2QCu?x}qV*bNkY)D0zfD)V3B z>z-WhHzTP9`X{Eiq!-U^JcC~G&CbXBaR=0dwb*ykA9(T5K(v`t^6}?R(KDanY_sdn z$2taYJ9aL0#^;v=lQ+Z^O~KBX-oBVMcWutvc`O+t(T_c-dnG-P(g7`j7Va0bG#>2` z_@-95gX2#_Eyn8jzd95;<`gGycp$}J%rqT>&eFz9lgoXjuQFZ(8}I8w_Z(w8y%n7F zd9z?*amvO94MsKKl>n(?C#EE?h*|9xjQGrp!?qlWcCDG8{aHgkA28RkfNvE9A76O6 z3>VdQaM2&^nOVeZE%wX=@R~CIHS38Oet*nO265jofG+~MT}II-5W`H|=OMdYZ#F)0 z=KY8Gm|Dy#K5jD**)wwwV{@y=z@=T7<_m^inN9Hz6nl>K@|XsgJu{EM7kg&*MiT6q zXDytong4t;)Hd&u+RM&SS4xW0%xCywt9V9(6a%vO75 z;x567neFYFi6?nZOrCE&pgl8BK=hyU`5pq@J5Y(lTc_f;X6K9tWc<7x4o40dkJxEm!QN5a>i>TteGRNDw^AoCnrrL+0c#YkuQVUJz>r0iLS#a2+V3ibIB{WSDsZU*|E$-W)Fqe|v(pzj-XJ|1aTJSCi}A5Twx(x}+T(^KE0%AGttwGPHhGPd&k$n@@SsbN1)PumTx zDqp*kz6(p$s@!u^I#TFi?u%BaYW*z8!?MeFIsn3k)4`aqweV_Wr z{sf>Ldh!j9?-PG*XjSkcXYyF9eEm zYk_}!`J<{yb-<+R*ubXr^dNPU($gP@?o{Vad3;T(B%J!VN&QtgwWs4Jhf3|~GoU*) zIw>_@u=16#ZtY!)9g3mesBQEIZN&KE>m!109&?-*(ZIAQ`9*<HjCpn3z|eS zSyV|y7B;HMqA`5X2UGE{5zifF?6xrV?~5R>_dI8GK4N1ll)XR+E{0_%~9Y5IDNb>yunu=lQjP|HR&)&3QHlm(OX`sV8v z_}FH#m?=5**HT~>k3pzqqna%C!3Xs(!N0mVEqX`3!PNh21bOxM^w>08e^0*}x>Ic@ z{tXJJ+-g!TWlVGAp1wYu($k+{%IbXea4B3tIQ8Qu_1_uWr1o@w6I-sQ)0C0dZcKeI zoNs4g_@kFvHmb>@Cwx>3Cg+=$zCQ$tZ5Bgq787k2 zbC`vVYO=V`WKr!P@_7g8yxu!tT5%JCyjJw|9n{U}^Yl-d)SNXRLcx!+@b?1s@a?&2 z#k$Q@|5g+@bb3IjWuuzH2f_zga9zXXPcV!31AKv?<|g=!V@mF_eFp`;XL~oZuu*G2 z4xbHP7Cd(|`F3XUK_Fynv5hG?fM2G-TD-$7Y*bT=6Ok;K{8?u4Vc=t%#g8_Ns?C)} z8iZOlY8{^bF^Z4lUtO*P%*>x*TJTat^jgr^28C1JX;SVBr}Xs0 z;gp{4UW}C0a|2jf!WD#5FEFVaA=E3^)7w)w<$8J+Q=6X4M{2W^(QgBPK_;f>CL`3e z**pqtvjPaUY*f=`4=@KW3npI*=PL-*#y6DUe0-oDzEw7Z_gjRT!5e=G1PMeO7b$Qk2EkQlA$9p~Q z@xCQ5wjTF*-<*fA`o2q01MTtNfam=N3;FLUrv5+PV@k$lC~i$rN793l}9g###U z_W}sk=jS`jCz}clByh`uOw4adJ43`4Njvi>WElTJ1Z!&iDKs}#9!hw}iui~V{85KjAAoFptBl| z2S{#%!-jRlS8&+1Z+?ivPsV>Bk%XcUg{W^zMHC8bSNIdX;g};i((_&nsFIuWe!!BT z9S$2+*_=nA01kUu5-W}Wtob1d>pXv=8=3~&s}VinTxah55Ct|H{MmA6Jdxm!1xyqQ zWu8AfgUy53L~A%x0Sea||AE9H-_Hid;fxrlxB0NApNHc%Xyhw!*m;h49j*$tw9IUp+59&1zfp*O@0ch< zi4WjvD9ViaEB%bxh@18?;A6Pdih(mtMlCHlyYDn{W*>I_Gj%z~?ep%$bcw+pQ1Of^1g*<3W*M0n@JF*&&z4wWFD zFyc_+9nbd+z@cZ#0y8C(S#T+im$O$&Bd;61sx(RqF-C8=Mi+`T&Guwkh;cYNQx$KT z`bhaj#pD2;0>}E0Q{k%U7^msj>BrHVEPvbMjY2pU^WiDtn7WlT&yJiNf{zDqjwkjQ zF^4_Fc^@^LE2iITVvdf)9Q{ir?Kd$;L}HHkrI_Zn&>2XWdmCpk@w`btFp_?tO>fVu zJb~Nkh8;p<&3xm8g5ozb>r+n&gzV@x(d=22>8GM0c#OF26EDEQyoKLb4&e_UG0BOp zrZR(wOgNk=W`-zad;Vj9jYb?s+z(gDDJ;&5E$of`-l_7462o3iVnZLp;|v@MCU^$N z#bIWM0_Pn3iQaIoGs7RE!0l_H1dJsB&PFJ)AqrzXB|b!fd;DS-*QtPcLhNJ{OW|;6 z^FtK8>p=Ds5IJWt{|Wxm4u|FsQTWbN0wD^V%?ODNQHb@F_z;EKaG16Afu^2Fq{Erh zDTN-MKf&HaVMM+WhYVI!y;oLuo^DO$>sJwaqXMlhI21{9)-i{TE1AgVlvQ= zGp#z8l(9|D3*!l@shJ2f=7uQb!l7JFgbX;eAmPmkT-hUYV*1>uIWc{St zM1hk5$!7x#J(2L{1O_~XyFGtSgd;{AOn7r*#{8%`fyzbZ#EjWyPE;|&Z^q0Jh3ar@ zE}(@Ga|mxvV38A<6XuLN#f#0czuFTyv_CdtHsK9zoRlI%JDYo& zxasAtij>y+9~NM;6j?u3R9rb4qv?U8q#fE^jqBnBXkK zU?Molu=z8w$cTdpZ`z?FBGV2X5t(-Ah|P$$9S*0(nIQ_#!l5HL?e-gS2*KHAE)f(y z^87jbzA)kl;*1do6Wuj`oJ&{BGdH?E!b8!=^u{?*$qRjm;3w=?jFS zu^GZCexZEn&sl$gl*ref4=$9_o*>ZrJU?(vTbWw{w{L2P0KK-sAqL^Cc!!`7%!d~d zo!5DK{`m>lM*J_&G^pgKh{&@Iy3e~w`ae4D{7>c*NAHCiv%;wMPU<6wpADW7zdU%@ zB^S#50$qhgMYyX%k^7PGV(U|!Q@ussP;O*WY|f}dBde;Rws&~)t#3kyWCCA#VkBa? zzY`GRtsQgtm4mlr%jR{Qr!bskZH`qC>Mfi`=0oH%2o^@{Y6ubeXxK|LvKS&q4W1Y#;m3hs-9YdT4eJSCh?lHJa4~ob1lzDvYzc>RDB)efkkcS2V~l?e z!6w3e6*10;g9x@b?$Jx~D6r*l;P##m%W7Waju_v;gm;lc-jS8su!)#9Q{iMvfFdsn zI7H$hBW4r4jWhMcWEc%&GM*#Ld9-!ozVZenHqD0nHqj^u_t*1tE zJ;fCgi(t1`H(fTE;Eg%Xj(H)j-#Iw(Jffc+q$r-P%<&14U~4l5>7AB`MYV1$j=VJ- z%i(G3Q#e$X;Q7i_mV(zh#`pst!!SB8aBMA;6l4ogj+~!HMy?qnBiD@Z&0+?!op0J{ zFu_G-#9}~mXdU3tYXqCc7$2C1bqtjsa5$0JJR;UB;=|gpCJ`T7uW&YZBX~I+iXd3o zaF{)bMv|k3=Cc@u-wlV;K{ihZl-W}l%>-}hFyL3_QDD!ZiwSsoNid@*r@^7233jN- z4MChf>_C%6q;m?h?R5gh@X+d;dJiF5z@dZ9?LlkLoAA1(Fq;FIb~&(6A-rBH%+}F3 z;~;n||DmTLCYU41COBB}Xdngf*8AD)6Sh63dE^q8eI44KlN51n6C(l}myO5~VH*=M zY_a(e?t??y6P!KOcoBoef!myv+Z|(mAVlxYUMzyu;E_h=$zVGa=xql9W!wFfBefd5 z5;ZD8$#c;&cv};N}WIoJ*;hg}< zOR9G(&W9RJ0vxWqzS{WqV$S&XSYALKc?^DB%1G6JKB@Zq$wsD}>3&jmo*z}`*r+@Dvhj(PN856N}|<`j=& z7fQh}!UKv9SW@u0WOyD|@UECaCG?k4*o?dfL>00*&$D7CQPYZT{Q+DhJPTA7R9Rod zveibZdQ=>;rF!-3bm8iUy=}?wAU~%3A0Pi2Bp!rT!`aN{$^1^jRdQz7s#E1?z{IeF zA}W+)gU<%w6(7}HQ%skIy_Q4e9d%T!=n}v3O7trOs;nF8MX(4Yw4qTYCj7ia>lIa^ z^|B>0Pro@Jo;%EkURs)4FRGl7QT<9U&JkQOqGMHPLdN2ZN4MBmOvH&3m5}ELE#0GI zv0hQbkt$3Z^CnoB0VM3ZJ8&mkBX_`vpMH8DI)ix&b zZvVpxqn>bVRilQS|JOs#nxclBHC-fw*k5O0O;H(Glg)sYDlr;qD$z4kmt)6p;W>4& z>F{)ByU7!6c8pkJK+>cKyXaUY`iqHjObOiv-$0j z(F&m*OG}Arhe3X> z50Qm!_e5LRTtr%9B8DHkCqm7{j?0m`|Imn~iLr6pM({4AL=2lJGng6<<`cfT9MiNI zJ8s5_NCx2;HUl0L21gwM7D;mn(^6wfBY1038n+uN&E9F?j#gj)B-BCVK3`gfwZa+IrDcA}^Xs9402(fgOX~CZtJ2G1^ojFUBfyEEvNxg@>l?QuMCP zi?ROo4rgo)6nl=n$Uw0{whUIkL~loZwq;{QDi`irCi0pPK1?)~=c3J*;t z^70BFUz$qvb|h9fuZSs}7ZZ7Tg%4B26z=VaDV$ft6g~h^AMM$m;Q5WWfF;fkG%+^L zAU08n7||I_4QCKOKhQMGWYCY`>CDR@9K&X?K*3Q1g=cq~VX~o7rwg0VK0G0)44_F@Vw*4$E1Xxv6ds*S3U*3PG;7!(kTJ>DzG1V!7*M%kM| zZiT%q_S7hQw5?;5eIn#c?6a`*uEK87Hr@u?^ep zJ~rWZ6MtcRDJz9;0TJ*;sUGh8^MdY!F~N3Co4Oy(>*3xX6Esq~`&7)fzz%p93|@Uz zGyJ=vGn^~BNpK>V3S07Z$qaIbr@9S;?x0lnINa&sSn-IZ(kUL~#B=V<@i?#-q#u6` zQ;rR~^@HwE{%zjE?a#vy6B~?m6Eo=~5f$A&H|V~O0ft_lipGrZiFz+!gWbda9C}Yo z2;wh{Tj!+ovpp4;!(Lv)jQ&0+=q~XGTZHO0bjzl4yj2LccE_irW^Q7S_RZXxJuco1bimM5w@FGvcQBfp>eftgM+Ff* z$R<4Rrn}G0Nq7I^PlfBi^6rdh-Ks$s87H6tnUeG7rnr65>5=wUB!mOPq!bKxj48If zO-e?L3%7#P#!a6w36AXO&Cc`Jc5Cz2@ay+)xezq-Kgy$9@9PHk?9?yXADidjj?Uu3 z9_zw>*_!|MX~l_T8ts=*e(s{&>qWVV8!@6^*Zz+2lQ$K<_^f-r5hMEd>e;DFx?}y( z$>4b2@Z{K#DLOe9It!$&vm?hhVK0FH8yAA%CSTx+?n1YEBSyfBUW*IdIYz1zj>?`4 zJJh?tisp6hIc~D`iD#VcnLL|2NYt_gT}2wteHWxcQ1dnj^1Mt&{0o|*FNhgAA{RLB z`)${Qav~V<>=(|Vgu6f!!_?xx#i?YtB^S78^!!7H!!B^WcrpK-{|zn(@$0z@{14WP zx)tJ`&_(?Zb}Bp7Ntr(TmdsJ3!OUqMGps~6gHFoWQJJHhl+n|tJI1fzKl44xF9UUh~L7Od?ulz>mm$Qt|r(S;e zX>B;ae8@HpL}yD!$N0LV%*}@7K#tCDBl6phK=uoMn;FjUp{O(vos*p$=Q(?@qQdTn z9GzdG|L1!!;(L(imVd|hpt*zmr@jYq^4Bd`4dnfw@IA=!N1tz9#hxM# zy|MF+6o!uxr;0Ph`QmahS1b@87I%uAQ_OFV_=fn7cvSpSJT0CRi^YG4cr-Ej{g&^+ z)(XE_oFzUcT3>*Frj8epj4wd&ZR(g1Tnvcy{Y?6C>E_#bg#S&tFUE_{Pk$IcNjevJ zqHfmeLi~EtQxx7(`qk1qOYbGUpY$7~kCuLm^m*b!+3%K~C%sVm{n8(m&JV;{uNS1h zDH`8nsOM3IpOXEI^z+i=aiU=VR1+JBSBfEVfH+#5K%(4f(q~FvDE$uUdD2%)zhC;p z(sxLITKaD3#y1%9e@FUJ@oUle0879-Q`8YJfRia%fkb<%N>7%41&R1AWWQSW&eD5H z?0?NYqY2_vh0js=0_k^2=V!;P$9m}xl1TrE_$S$Si*JYr6#kxgME2v-Pm4dv zUJ7}#o%}fmS%Jh}MGVS*If-^RBT=ubWbY{bdg*D>he;nrBHcvUXULu<{SVUbl)h4W z5sCc)@k!aA7he_kDV%TPGQRPtg?4-@o$s5{&R<)weZPnSoG+=DAz>>g@+C;x>qx&$ zOd-+kb_(aOE~s~x&YxgXA0mAWiF_xBGi6^OE)(xjc%HakcJsO;(r=OdS=nC^-xLoj z{C)9b*}ovs?_ZOs*N?LQLwe~r*wId|N5}AL(rc4Q*Fg4`vbU9ft@Liv`%AYztVU5s zy>FF0OI#!_RrqporR*D}ZxVOP{({Km=~&-46#lk&SoTjy)cZJz_IxXQv2+(V=u96V z5ne%hH4^FS%HBkF2stnkbal+l_b)y6(5m( zhxnYhOX1eH)PC6y%Wi#2otFK3(fE==dtK}-Cr(Tvv0o~^w%AnmwqhqSr0^c1@gW8I zM(Lx)X(aYJ;$m?biSq9jSIJ&TqTe4P(a%rF{*?5WrN1Wqp!C0z$nO);_=195tZ-jE z!Xd|!h!-zbkiC}lx?&62jn5~f>mt3o!mZDzL9&mMeVjN$_W9x+qV?&Nqj<)r6Y{sd zoHomDd^y4XveNAn-&Xj$;wL1>H_7o$BAxN!1l>g#^#BRIg7j)6_PVk+k-dfVtEG3A z-b;Fa68&d=G>ugF%?h6?eU9`6((jVKl0^Eo;v=%}5T6rwDSVH(U-rY&KN3&N{=N7Q z(ZzE!%ZU?{Nc6*{(rb%NWjDT)5N>=Yfgy$W5c@0MjnYSp(`26`E*6(5{BCiT?1d!i z_z=nQE&Ef_UzYxw^n=o^FQiYXqg~&~ZhRl1zCPq-#y5%Zc(H=)wWQY-TgZNuXnY$X zpY96pB@R+}NgqcuWS=kIAucCTevY_S_D#|^i^g{m$}_%;zBct^ zWNs`6w=0I|4nsbl(#~gA(tMi>Hj&<3G|w}zr%DfrJw)?dgK&Nu&U{9QW5kIfKRaRg zZDN+VSX?UJE3Oa=#rwp~;x_R`aku!oxL}mP_=>nsd`sjayKJv{UIR}_|3>7hy9{^v90MkZTvV32c}@eZPw7UoHx;=oFXLS+ zUN80$2aChRG2#SqipW)zna?8e4w3Js(Vj1w=Qrs0N#_ez4Cl*HDOeV%x`$lu^I-96$;ajm#f+$36G(@#i$MtolUJ)hHm zRlHBc<060c&w7~WP4I8h{~^Zcx$NKdIo(w0T8gP+NAWuGdeJUZc`k)qDE&Thv$#z([~ zmj0r+TP*p!`o8QRh)2cG#Z#j71^qYa=S7##bCBc2vLb)8M!R{Q1#3yKFE$j-b1cF; zOE=H2&~K3bdp@4$C>|F(WO++O{$!83eXd<4eS>(vxJTS8@;eizJ0n)+^BeT)VqLMm zXnierkj`b!8GodhAx;uY`c$4T`$BP4zLc+(Zha}INw>a~he;nTju)qh)5R=tzW4{x zJ}2i%H_ypvhxMiWfb7W%>LGy^46L*hp+Dwh`Nloy4wUZ?T^^M7%*9D`tpO#OY#|Xr8}OAM^YT-X(j! zxJKkU$*lJS;#To-(L9eM{CVlGim!|Bh=)Y;T#opkNk1umEq*WlDDs(*<;RL;#Bw4R zRA#vKwVW*7`dUtrZl2!}?<(om*K$aD53%HP{Ef1Y7AK06MLKq1`3uEm;@#o~@qW=f z*CYO;(tppV^81SSf%uhZeI}RY^Dgo$BXWUd>eaoEv6l=BO^gZH!(R?0&bcdyXBz`6y z6VHg>iRZ;%#8^E~+s_HgNv|Z<5QE|sViU2I*jDTz_7=yA8R7!b`aa$u{eJOzahLd^ z__6qd_;=BV_a}J#t*_!l>DE_q73tPjab4;4#in9QF;(m+b{DO$;z81filap9t9X)h z>#KOSbnB~lvGk?lz2XXSowz}KP<%w(E?VEk&q;qtJSe^|ekEGp#MbxlC3wMs{dR@e zMC>Yd7srSb#B6bqc&B)ec%S&7Skgx@9l@~NSHykdTjKlT2O=HCF#c)rTk&sV03Y-) zJW;G9Ruh9_J+YD4RBR)*7ki3n;#kr8{#_t_v1on!u9Lo9+$sK^&)!cJ?@RG3@vK-Z z{v?(y=e4)I*icLnTZ`>P>zlW?bb8uhe~l6|#7W|Gai&ODJdA&*m@BRn3&f2gef2QD z^~L+F^cTff#n(kT^I?4Ji}y3>$HcG2bK;NU&!QhMq%b|+7B-|eAnKQjb;bH(6S2A2 zR!kN9i2cRi^T9h;@fL{mKg9A^i0i}+;ui5SksgW||21*Hcu@RM{8&6Do)XWAKZrkz zTuGhzTHm^5rB@QGi6wpPHj$mnsxy5_AG=*;=Q`>PPZI}-!^9C{hB!%_F3uF^i`K{P zUDEFr*NGd%2gOIk9pY2s3*yV-UeWsAeOLNl#G~Tp;wkYP@dwfR;`QN$Dz@AD;w>w^ zyjV@FDK-!ri!H?~#SWtN)qB14KH^Z(`sy7g-TLaCCjB;Xo_M>sR9r6Ri)+M<;wEvM zxLw>O?h)S*-xd#vABz7Yej$D>o)do*e-{0CXOaCG5HArch?k1B#gaaJTgrZ=c#U|i z*hB0s4itxo)|c-%>665%;!JUlxJbN1yhqFv*Na8sL*f>(q|e_MW#289^!fX~>>r3n zMe7UL`u_c!?EesB@Qx?@HA$=}UMkiW8;i}v4x;r1oF;vMI9ePpP8Vm2^TmbYz2XXy z9@bc|N5wyhFNk}@z2ZUfeeomlsCZgDBmPZ1FUH~JP?nbL9w3LNNg&$5!;KM z#gN!b>?;ltZxF|d86rK(u|9LfMdBUeJz}1?RxA`ZiJQg8#V5sQ#TUg_#n;6H;(Ovp z;!%+v?pVKX#lMUH5G&yeHHKFcgJM0gvDi$!QoKsMR=iH^Bhm>3^BpFR5XXxX#aqQ0 z;!<(BxI$bl(nBBf-6}pQJ}tf~zAhdR-xL2Tej*+hPmA>U$NYa0>GO|zd9k`!ORO(8 z6kCXG#13L-v4_}O93&1EM~mad$>KCIOPnt*5$_aNiR;As#fQYF#An6V#C_t2;>Y5b z;z{wG_=ETlF{ZlLPw`?|v9efQtSiyi?2* zSBZ4c$m9Ej_>B0x__p}2NC%FLe@^tlVs|E#hVhgd2*j4NWk!~xgUn0^^CH1-@-BnU= zEz)Zx^==}4R#G1((orS#$s!$9Qomiy5%b0MVv+cmxI?64OQzp1z9$|QkBO&5y1Qij zSds27saF$&Vm+~?c%?{pn2g^~93tKz(jg|pr;7B8Nqvz>_n6dIiFA%h{SlGgFsVN; z(kUkOw?+EKr2eT$&zRJ|7wN;2dO)NrOzM}44aF4kYO#|@SDB1IT)bJFBF+~VigcdI z_=O@}XHwrT(s3sBSHykdTjKlT2O>RbGX80i4mGL&B9;w$dU>&qc$wH(Y$jeQUM2Pr zdy50bA!3F&Nt`au6qks1in-!SahteZd|G@?+$X*zzAt_to)Nzj&x^l^v30!m$BWg( znj$@UvcH;%*NE4OJ;dJP4dN&jIFEoi#5eMVgs?Uc%68?c%wL4yh*%8q+3zef4R6`ED|3RcZh!yUl89E z4~XB0-->iJ%KT%+GGaL~DAp6N6|WO}i~Yn~#Tg*FPTzel8Z zQtJ1KbVo{kr}&EaXYr8up?E_4N~AARrg!RlyhN-Z(laT;>x*xJ(bj!T)ou1LqF)LV;mTuQy0 z*hlOy(se1rCyVr8O8s_`j!dcNiw}qoi}YK{@Mp!>#r-0^m@@pRNFS!uzZGK|czUc@ zNvtN)g(>4V7U{s0`ZXdwmQwF0juOX-^k2&GSt7lcQol>2%TnqaM7k`c{)9-ErPTL` z?}~pBzZZWL>ARHi6Ggf(rCwW15nG6z#I7P8mok33I6=Hw%o68|bXUswxgx!mQr{## zDLyUIbt%L5iS$)U{fJ1HrPR-e^ju2aZRoMQSXqq4)QXAoeoxAH+(^F|5b<@QvEyqB zLwvkvh{s|>++G`^8x0$a&BRt>N3o08P3$SAi^Ii{;#hI2m?_Q@=ZZ_kf$K<77J+H=Y+ z<VWd*}_U)Dy&Q{NGP0g(jUL2%d=;lOFDl0-oi=+4|I0U zy|}PKVRAv;4L5g=E$nl0aUl8RXVafJ>%@n;R9vySi~p=IZr~CBsu3qwm+o`MNpQ~G zvaobvmr(Ceos0$Px+%w(x+rw+puZsg>@V%R6#JiJ zTm1Qfv;IIFYP$8K`k~~)gn~wwI*oRno4&BrSzmnV!ab+r<4c{oGd`gpw$Oie!L`1t zN}XEdx{U)XI-V=Nu;RMBK;=B=%&3JGe62%)byZeu3e@a!|0#d@WZxzEImQoFE>9ILp>5&>QLMtMzV{5(E+uV+z zzn(wqOXLU%oJ|Vc9?Jf1@Z(AAj}$l9zjpYg<_5dLybdS zLxYO_vxgV^?_z(qQ>%QTSW{NJP;5@nwBC-YNU!@sY3j>`p^oY)Unt2)e>&?c9TQ@W z-aHsr7+dgaabROP)TG(QlOr3Ce6`rWJ*jp4*`%1l&T%Uf^RmA?{a8w0?}dK;@0 zKHzNWQgL1RGj5!7rs3_SF-CnYF$x2L^_v0@obp$w>+|O)6vVBFJ#|MM#+qAdb!=Yk zPynfuayah>{zv8;TM(IX?;ngU+|p&{6LE#9ANIvwEr}g?q!MOXsnVM;g_yN6kb>CUmrO8OWVy|W6%0yA3x{>JMO5q{e|Oa?wwStQhwQjQD0yVZ)_d<;MmKd z(uKResJPx~H26S5fzx>C0jz*_X5oUE#y1`)UD&v0pfL8-qBzWa=L&NcbLw#HqVH-f z2;rRIQ1fZr3@i>9Yv2MadNbk0&i9A>XZ`*U4-Pq2p&)r(a$(&K{kmLw>H6w@PW~Yf zyDrp)=irJfa=J{Z;a}D1i_1b43hJ)8^wMFMI;Z{+n^2Hk=!Nqv_tFn{Kgto7^Tm~+ z7RM@t-u&{H;JwExu3PQ257oh3y|N4IbQvtA*R%Eu<7(9W*Xkc#(=QJCk5$BZF!t2q zIQBxx9HQf%Ir#OLJzQK%&9%+%8wmRNV~m98E1(HPB)`8jf?|BJ`1BVDbfOkh%KZ2v zCawTU+&5^taxlaFrLLi68vewzy~$YO?xYeZ^)t0V+?9aeUy2J^#rWgqF?KtocRTU+ z$em5G^Nn7@_Yhdhk21|K{R93HCL{k5AlB#4@bQKt4i6ppI|S*nhR~s+MW|SQk_cmE2w3r&T@RWnz(*yvmM_wYFFcKH?cpX zPNy2ci~T<%#n1`R9K8fvKGDva%Ht z+_IOJ9T;2A*Uy)P++ylE2?-rw#E7o!xMkZXT$R9APW-Y5Ft{&46bxp+FChWJrTE56 zTm!`AD~kaoD#b*l8IwYMitn04FSE-NyH_aZEAQ(VyQ*^{li~*;BuQHYN? z;jINEq$AoIaUjtVyQvce+o*owMj=6Tllqw^vHA#zZbiQ$BoA*G&xp{U;NuTkL3F^5 zqBdny=!hM5Lao@89cjhDs8(#cpcRY*w@)S!n@Kr(Q@Ed0I1hbzQ+OaM97EgNFthln z7V7m+4?T~n>9P`sm&F;ovV*5^EK6eY`=`CW4Py`Ka-!PbkM2-AdimvKcY&ZnbFwM0 z=c5jQNgQ2hJ`{EgxxrLm5YgBxXlXWuHrU}1Z7DqT`irQT(~~oR7=Rs4a`@9R{%p)R zZl=#Eu-c0lTc70*@H% z=o+)F!(aB3If&aK>@ms=e-VX4o)Rdcz)uxiXGUTXg}-}BQW1rK>AQivl2!Laq9Jy~ zpIbzsqh}ut@YrLWabhQSxQg}{QFzT$0!0*f%|*!EA`0(dM+)LYBMv4$GGaQ>EQYaX z`HLvb^^`yng?Bt9v4}!_Ts{yjsfa>*UTvIoVvrGs6Qi)hN8sF|Z4mZ&c7m=YQ3c{t z?C`)mwTME{43D8iE9_{mzlcJ}QvyX4(mf@yh{7aKNh+d1r(!rI%mS7eaVWu+txe-8 z-0#_mhm4p`JnvbF4~;m8_!_&Z0tLs6vl)RR3b-yXB(aD>eNRC@Kxl;>RiKaXkS7v@ zu$zNNfxht&g+B4Tu|6m=z6Wt^Z!r;u61%XQLrUS0r(pa*_}WtvizuAK4zEtc4@MkX z83U8!-Hb##*p1Q=R-OXT|2zv!^h9C-c2gLIHJ%bEqELVx`4gN19B%-B=x5?n*lX+q z2yaphMW30ClY(;r!y_^!GUrB3iOgA1QzA3dObJ9s=9yEAC~z*Ie4?@uhY;SBnC*|6 z5<@z|?wx$nGa>S~>9~#%oFV9dHQ5~P-VjG6B10UNhzxO5fhP>3Xgeq4&{nw@SwQJU`BC~!HnWUh~f=q6h~p2NrU1ja1^7s`M^RW4kWz6 zjA=n(jc4bu-G|+49RzRSqPWPwMRAdVi{dzN8)G+JOo6LFp*RlQ&PE(caJ-sBOo1a7 zhu)roaXjs4H6`2eifh7}>{z&>wqw>aw5<^yx1J#te&dlN2dqhNhb;2712*2AopE7< zQ+SSBUdK#a3L)$`wgktsvD*=Cl*pLIX)`jWXUsBVdZS4`kln zvvDYEbg|QaJ$FvWO;zkU!6@wK<=D|&BHU&Fa-XmrCMR1guTq?i zvCalG#FO`cK4%#5ni10oUaVjx4trLDS1nkHlb)6M$+HsPluaWzPZ5`BY{WFeyIUB> zdBQ1TD`KY$5^%D#!H&Brg3|?7qMK(WIB#GjhI&?FvS%fhcvgaQ25|}RMkI~XhNpU4 zx;^c~Nf77G8SE&X;OwF6Ab=mz!%A=(!Aey0tV9FPN^m|QF2N~;xJ0^VB_?`S9&R3G zTM;{%tj@W#$3#sd4jD0>_z-(pCoAxS|BCN@SJe96xuR|nZAVJj1F+i}VRK!8VX+uH z()**+({@J*JJWN1{1JOae7u18Gx(?0cU(XZ=gRO6{5Bk2o@8w)l#8)r0On*<_&auV z3cszqL&ek^X_$?l`tP9I75l!o|TwvPQb{S!c=ntP9t~{HYKuh+%8rv zdhx)BAQHVSiFD6O4E3zUW+M(ExI_o4N<41F{`@fI@1B)dVCpf9SZKsFf>lCkUUe>B zq3R}&p+pTYJ0iog5)(Zu@vISt5zl*8B47#`LU2V7RFlXv;!q;rvl3ha17~#NHS96Y zi~#u-cDQWK$DMtE^2c7-ERt=2`_ozftP#AZVx$wTyowS0*o#ktzyi-o+~rw$wLRon ziNAW*1}Llxb~J+MX2gC3KhT4f;7um--3)jgoM!8`6N8JZaN-V~bqSe>g9tCDG@_@m z4j{ao(wNg@o;5lrdX2#qlHdn)7+XuTDJ(H1q!G-|*eUcjSqvnYBa%ik4qs7tLw>+y zFpyoqbhtN+Bu|ed9~eoVZtF$QHD8%}^&^-LE&ZV2%McJwmAlRs{Ve8!1+5=vqUxUQzy z06Y4D@NVAVl%8h?uL;AeqpGz`4-6+7V8_#guZThm&)x=5E4O8{ZyqxCA;f0v#)&eo zAsOb>J%r#@z}R_9#rr9=kjOXU0D_kU+zR=MctLmzdnsoYn@N$^1WXd5F3zc#zywe3 zt~1A1#8Z1JcBVixDGtDnW)eKxn~ZsaUtsLUF+Fb-R0hQ*CS(Y~tAIM$UIb#Cmf@Qz zI-cig{|D^!GHp-kwDWYn5j*WXRr9J(8ArryweXj>FtkN(Wd`#WgeOOudDPFDF6~bg zn=XYjd0sEsH+VYkNsdPGxKSf`TZrdCpLu$p=-D#?wwPIxY$Ku*Y#$B)!S*o*+rrx= z%8}cq!I9_nW<~an5KmFQBHsP6-HgxnvaOW8R^rwfjhTxb=P-PB5~?892&{59Bmy z)~j9r2JnUiCs_$5_tvaoGXHespB4O5Gi;lAp?cFr)aJCgSzi6)O`dr))#9JJ{Bzrd zDmp(p)D+Q(w)*^IYEdGC5-CdLXEL}*Ef!x`PKi_{@-&%bGevTiJ2BmDG~S&IKUf=U z)xFL9cc(6-AE>E8w?=9+cX4)#yT}(rt83PA|B#*T-s5{VunOL{QfD-&Gr|0Kv&N^n zS@4zx?_4}K$vR5Id3-$YTq%9s*}==Pw|3(*d3<|aczk1zAD6wmEjN^SR& z6t{AU3rAe^_m=9yY22tDp5H459d%ON6=>*JPHLL_S4@OE;frjki;?(wpfxhKuCo>{ z3o9`(_*5GJ=1TRFnQeApz*B~_Vd#}+C$Z^{U*u5)PIX>qlnKbenbDiadu^L zU}Dc7lJPJW?U2iQj4~d#JRe(84!th$IrZz_yod{{@PW9%8I$n?7V&2l_C98^v{mRn z8D7G=Pi_%$H+F&3CeK4yIRF0L<=@P@+6srr)fF0T{A`8WU7H{>x13a0V3~<&1V%x#vdDYJ>=;8(pusJQRT-zu=(-xESmxP2625eu3ca^8+H>6(dBk*gEgtq`D_R6w%oapZ5oKqygH5(q@c})@uRBf{0{Wx zql1?psu0faUdT2LM5hq>F`nIQ*j+G0=XW$JKfK2h&hI|RHVyN56!}eI<+a(cLg>-? zok4y)PHZpUFbe1QC}gJLc;Hr}K0Z^kg9kdpxIZJ>cmuDvxKFE>5f90y0%qgy5O9dY z8}s7!K6Wcp{|WI@DQL4zItV?w9mP@oQW0VHxRrw(Rc)tjLwwkzya-zsY3CH}{-%yI z62_{K%TveB@%Kw z=<})D5tTrmssP{YmL(r2ixxH^L^IpZ+s` zdFeHz*OlHzdI#w}q^C(ADt)AMeoW8&rb%BaJxBUF=^LeQlfFYbKhS6TJ<<HMOE;j^SKlzyjleo4Ua4btmjSW|CEB7c4_M?FL33AUy`3q)-o#2M9%N5jnOW!X2 zDd~HpzbTzxj4}SF($g`P<167LNWy*_iE?U$fF`oIz2^=APk~m$=5|@g1i)+LO#mB@yiqDJt!~^0X z@gwn5@woW4_`S%V60x2Y#o8qLG+Dfy#EH4N!mpCvQF;&QeWV*-1Bid4^bCdbePWg~ zQ#wD%rM^V^UD8)dUnhN&^hcyWDg7DgyQTBX9M^s5zqo%DgC@g0Epe7~CMvc(9VrIrlp}7_t1IXr=8b6 zvWD11Y%cQJ!EoL;kX^;@Vw%Y7HpBVBDmhxbS)3xy7UzkJMKd3eE?4?Wk#DUtzpdg9 z@hR~I@nzA>55#{<`upMs;-})5;#cBXF^1y>>0`w*VmYy@SVO!_yh3a#UMY4EJBvNV zG;y#vOf>Tb<=-lu--xh2X8wSSq~9Uti234ru}Iu3ny*ff-pnWPY1#LRZ;J1UhsERK zY4JO;SPXC+B0pY#$%=8L(TAPagn%O%n?_M#+M}G^LE*dhwfoHh&1#-9aRpL6)`lx(Z`eWh_@lWCl;%nkQ z@t|mZfqW$WsCZ1YzCg}NH{a(%Ha;yu>kA|iH=L|DzxpJri8aOgVneaH*jh{#JBr4~ zCGzPdeSpaOVdg(V93z^quwkDpeTFz&TqrIP?-f^wd~=xjZWJFDw~D;KX82R$OX4dc zpE((RK>UmNSMgKvOYs}=Tk$86pLH>xI59yiFIwLu#%CttCClDWOcD8uGv?Dt>?ZaU z2Z}?)(c*YA5Pi!DI6)WKg(qAWDFQ$vb#c|?I;#4tH zTr4gXbH$Znfw)n8M0`|yN_zn*?5D-=#UDlf#FPD%C{_@y?~;-} zL9bAF6S0-pR=h^MR^)F+ng0lJyf{&`zDj0FUmz|Pt*?@MrCVPm1=1fB9}%~UJH;17 z<3kknDCwi*Q-yyiekGn2i^ZQr7au3GJ#k`LvAk$}iXyzG^m<|gv8mWnY%g{YyNcb# zG;x49OdKH^pQ9*miuBvWEb(^n58`q$M_etg7p?D-hooEIB~M6yMtoj;Mf|h)miUfn zeVH7QenPaqO}>*}EdC<8cra!^$BSjfN@6uJDAp4jiN>cX(zlV`UhE`x6?=+lqV;_; zOuF@PI$pZ*b&7ng?~{eHFA=S;(_HCm!~$`e-Vjt1?GDW*D+32jWrjbMch;jrgDTiPEI3SD)r$ThaPPxmNmhVo9GU<7J;H-YU)z=ZXu&JH)%h zJaLs+DBdS-7PpB{icgC#io3Fj8{6&nz7im0R)|U!@$WOht z*hp+Dwh`NlokZ(vrKj{Xaj-Z{94(F)ZxL@5XNhw~>zm~c>DD((p7gb1p}0xhEOIFV zw&yua4Upy!t7C#a{6OV~si|0fxZovFYiPm>Zl6334rKWW2yQP8j=3;9xRqQBU zCtfdd`2?1Cqc~2yNt`NXigUzlafx`R$ORafU!k~3+$=sJ{!x5h+$D0!2Bv>k{80Q@ z{6ah-o)Nzjxwr$<$BEV#Ol9dc#X4dGv9VavM@$#lyNP|o{^D?Pq&PvmS)3-`CT5F^ zMC&`|9_g#a_2T{FL*noGkomLXy&=9M9ukj;|0A9htuLA1^C5EyzPn-nRuF55L9vn8 zRBR)*7q1ns6MKvO#2ds>VumC4J1Sm%T`QSllW;DLyT7H4wJ%4e?#^ zFQWA|^QrWc;@9H$;*VkszT;wkv7+@gQ(n6DHB(c1eX*fvea*C%ezn+1>?ZaU`-_7` z>uY9=^qa*g;%#DtdPE5EE2g~3fuRj_>%aFxKDgbJS2W7ekq<5&x+rR zC4I`2!Po07ubfy_tRW_gmy1nB>szM1bn9CtB)x~o^{7gJ1THi3fN?tv!Zy2tf!+KlaFjb`266=bM#HL~!vAx(y z>?-yY(?qU#!*a%oH;Yrmf7d6>W~JLEJ}Evemh=Jhw(ReUABrD~Uy3J1F3H3CTHi0R zcn^wtyjWGNA#%+ghBp=Qan?Uw|N8xV}0ECT`h%!r8hmG->NAC!DVRxsu+nv|@jE zr*2+oeQ3}5Qd@oP4u|@jJT?2n&^HIme1CM#q{k+1e&d9bd3c9upWgHlBvLJRMN-ndw9oC84{_>2~J3~iK#7>yT5|`~i;Y`R}<0L!v zVlo2xHA4v*@%bA=kAz-1AG7TGQ0Wy%P6Q@&&gfh0Pu*YaL3dTD)f>^8 zlXDz6l)LY2lCOX0g@Z>yDtd`%fe;JBWJ5oN_8Ze9B4kUpfBR z&H~r0C+R=6$iFjxMPc3sv$AB$#1(xG=NCCmv54#(Hm#b^; zFRpn1daNorpg1u1<@2St4#BE~e?A}Zy*s*AJ zsk8o4?;ecVkXg8Led{hxqmF0#E-Zub!L{%53m*+ES?QelXkp&kiR*T5$SatibXm%6I6pI4{BHt$UfdZd&fbRWnvh%Ac|_?|3ljNb%;}cTme|1^bHwyJF5J z#yQDTS9b_i4^<0Q4JGDp<2rx~`h>6wVEkWjw64ru1k2%#?eea|actAIUuan9_4A3z zF>Cf0AKi$aPOc1l+vHv6OLz6dc6{TBDv*<_MLG7U)uLMj@)On z_f@I7zItJm{K^G`iv!CK75jJ9$lYH&DW_)MH7l;p@3it-XvG`%7oXX9kB_3))XnL<`9u|r z=&p5gVNZ-(TX$Wp6>pw*(8r(6e!a@hjO5(oRf5QQZcdr+b7t3Dd0EbNx!v=+u87IM zekG2^efx`p_kDnw5!%dL_M*kjP-fD7Y;l(@dyy0C;$MeVL+{&*di2<`|AgO1TgDK`7Nn8%M4@5-IAVNwxRuv{=M^hB2<7%5KEUI!Kz`14~{ z*TAd{Y;6>ZIXWh^Cv+g>)E|>KDtF|Tk*g4Y6}9`D>ES;B%-mJ#NQY zcKuGw?9ET~Ihh;qweg=?p6J7hpIjlc&&fcwt)~Lj(c8NMIPdK*PS4q2JaR!(NEsWe zZkUK3ue$5%kW(ifp-$Zf8RPR3uySTbUQTFj2*+nx_t1pg@f=4Jcs9tukqzd-K4Jff zmi;9OB-_-dv;0XZ>ofAOr`Je(16WVa$6&V`8^ zk?uC02}i8TG3P<9vdPs}`-Yx77++MmkZX`u-F4^YUC8t5E}uWabQq<{)i(^r3a?oE z@+z*i>I4^t?!x)V-RevAt_~w`by#lB>^baP-;mJG!o&^Tovt`j{ju|e(9V^KXZ?w{ zAIvY>8G6yNXQ*qwd;HPbq2~jb5xW97k2q%*FQ^~#dS@JZXJ;sJHG8ML>79ysl|!}J zI}_T4D&*d_`j;v*S06c1enJLX>#sq3CFm8Gc|B3~f}ZG@!=7O8u{T^?8@&FATpKP~ zRc>|3KG}6}*5iN1HLlF}#aU&(|7lKO4SOfCXdmVcu7S%Yu1`GWRC)l{2(DpV<-nbx zzU-q$=%aRCAK`ox?jv47vv{3dwm^LpU+DFa@0xhiKi7PB`J>MV0{PkB&3(L1XyS%( zp?8jTz#6m%c8@!j63Q%m=}YelwCnTyg1ogm*F5C3Fl(PO#?CJNkC989KF2cG=cA?v zc26wYSy-*+5+^aVvrDy5AfsKz0$gdlGRJkTW7Z}8_TZJrDm=#a4fSh-(2e^7F|*EA(VOr zM#0W5zg6z}FI$E(H}w7dG~d54_ceYW-zoK71*MEZr^2S7X|aHkPzy)yYXQ0fi79utT=11++K=x2;p9wBb0 zt`xaKsoR-9)OY#HxZCR{{KZP0e^oWb_z`XY+nu#8;4l_ z#lD9i$N3N8Z@`BePRGYr^su}WzPRG%dk5)C*QS*AHU2iiUYc+7`1-DgIE3nD_~Yxx z(0i%wq}rdMd#OH7bpS(;V~?Lmbr4lIcftGwz9{7zOtm7UgmDZ_r^+{-61o285NdpX zCz0!a4yDGo0K6qihf%#9bxoLw7(S!!hni^C{~XR{HNaO$3G*20srckRfy+2}>JF-W z>&H_&;PY)*tojwy#93I!^9JVhFh0ypoQ3s2jds>(SpU;#1IscD>wg;UPt>^nr_uN! zWf`phc_aHI5$k^%VLm=;OK8NRjM^5TfFvvmt3OlyfSqGP=}R`@^RP-6u?hRbk$XWc z8;@r5U|r(thb28P@%8oR7SE5p#FysgI(U3Y^2M^1&oGg%98qo||2%;|F#R7__>5l5 z6Q8|$Yk3Bu*YfmM@?7n$>)e_hUbq0dc~Kt=6;y;+%Y^6tG@n8cJ4z;OaTl(ciAO`0K`;{50V$pj zhPU}Xwk_A;clkf@dws~eQE}!**=|7y^)NP&!B6w~!d*A3e2G-$5!-}RS5l+cwD`Ew ztkQ}6W-W!Bj~x+C&!b?@fzGXSizsZtj%5Uhsi>HVM1i%0y(-FNC4A2C4LIhTv12U; z_$2ZdQGOOXesoW~W5nUaTc{s0I-Et}9iw0!FA99G0r3eo!bFPdhgq%Am=308SXzxj z59~;g0W7w53VEJ=8}O91Q(#9TzU@!601Y!+1N`lP9c3<W1s3TqR`58&(uH>1+KH{I#UzPf}0&ZC8>x4UkSzdVE?^n>?n=`F9S&7FQV|4 zrv!@l0&^|XziEWm)dP97$6_~irI2BiY5pP#^SzKW^Ku}p!H!lCe0kU`fk$DXrv!>9 z@O3+cBo#kvErsBX`o6?wV@D(koCYS+vk<%~aIta!lNtBJ&G=3uym5~)NrAs*z`*56 zVYep|dyUwa@MZ(f8#V5RaBHTS4c-zYw@x)nko3bq$0UrLQPS>&WrMNyCw5^+ zj~t#yfor5<-IT-gxNISnkHQ8lTS$fT#fyPu3#o9%nDkL|=CGL=-gLlfwvp*Db5_)J zn3-v&LzbBiGp80&;2K02T|0qT3}@9Qh-$o02JT$fIOpgAoT2-pEJE6gcEjGKc%uM(j`U zY;G!HPwP;An$PQ8X^c%=7YR*+!}BP#F!sR&CxTgkI5Hy!N6m=C^X!bk8b*=%kRCN3 z4$tF!*y3eLa7LIcBU58AXUJX?B@M&cY*8m)+m)Qv=)H@dP1rGL+1@Pnf+oJrtHcQB zz%)HVp&xd10>M@^C@tKpd@0q5z`L=Jk+d^5-s{L&3WZ$lW}L!UCM*(7AiEC>+3!d488MCE znGLaz&-tyIylKkpOR!wTT|SpW3W`EE6RJy2xGw0QsG6Lf%bIw__a*oeI`UaMk3tXZ zh)<|4OMkO2TTEU05y*gf1MTpO8@x^~cDxO1O zH+I|x5v(Wd&(EV!*VNH0OQ%c1n^_b>#@_F@x^A1PZhykNX5|*lja;*GH_llYsn{-4 zv5}?%LkLz56*xMF!VY8aPw*0k6FBj#5&IJST>-3wYQD$RTwT4!bTzAtt|s`tKaQTQ zc@C<`pSI#IhZWptavM%~#SJ8$@vH=YMvCMt%FC2D9cJTw?44dt1b>%;Ry>nMfj@FZ zC5bJ_z}P8xWekrrDVQ1q4BmJ1J{n7L8uES`^3`R_R>_LY-*B*0J zo?|l0Dw{qUMzAI}$ToskmCo2pIdi#m zBE<~s7y|?^DY&`xnT7D~hr(!Ddh#g~Z4klL=WrYd?|Oj+BiZd7m+0Q3<~&mX1&5aK zs%vhwo-)?{1iRQAa0>OY<3{V5tk~u?%&P9~VZeAI*bWns*Ao7$0%a54wE<=Gg0RHc z2N1j{m<1qtN%+vS6TB)Qp95JGdYd!#aDwM~v*;yH<~i84d?rP{<&RbnJinW4d3HaH zT}wt%^ll3V@HU?}F+68S&h;&dGGODK3+<8fev2aB%=6q&JNX)R+-DKIX+dQV^XHak zYk$cedo)T!DpX7i~x^@64Z6FWz&5Ol=yG+$6!SM|mdtzG z7mN*YxxHy7-V`#^s*}BY12I|Gu>^DWg~;`j3EEE zOLbqyih4H((%stQuW#P&ip#K`V0c|dx2!4J<{NKviY&}%);l!IHe%U6mTXo~>_tgd zlb~}rC^~@&GSMRIE@}lwQ-WLCWEm;VooSMo1sc7T7QF_Vq%~QYoJ|xXnY3<_ zSHDRHrYUN(N!);WVe}AQvvdq6d&w%A9&o35NHmDl-IR(|9+}$6rY_y6no61)L~3fP zW>TAg&Zcayt6F)o$;rs=!+E;py{cpym^|F_UVXeqnH)_iZbdKZv>qnAveLZB-heSZ z<0>RG)x=9O5xnl2=A}_DWO*5REwrmjsz;}K*{XJ4?xqt=C!5?%VWxVnmy?=lQbr#O zx3pK2*`{=p)`Q6ybfY^lM+;y!%EY9s zSIeD=vr$Toy3Oj=a%ZIAv`{NFym5;fEijs!x2TWdQm+}Nn~McK6N7b|aW&ASV6BFA z>((_3gN}EX;EeT?6RcIIZfE!B`8}{K=%JXpRk1GU_&RlJ;rujodeiIc)NEe6R`Vux zuBy|lPUEH%8uR>A2WO<2LAN5-3SH=y8E?;Z3*Es%_llr9I2C6+77XDlEL9&qg~a!8 zXXh|?d+Mus&8#v1{H#|!(4$u*e{(KP=CYz#VfN#B>F)h8LHF70RQEpA{+w^T`$YCO zH+7+#m^s3|CB>~4bSI>`iJy1BzDd6*{ZLfk=krpr_>s?t^*>uimSVCO4F_vHwrMpY z)8WFEoy_0Pj<;ZFWUa-EUO1bESA(*7;R0kkO%Uk}pEM}5%0{n|T4M3p|Bi(<@h-q`uB*vg z&Wob)=ISSZtWeX4h+0c$0rhID;bYr+%CtC zuK(S5%@BuaqRWkbOt23Ve5D!hi-fnO&At5jq7CD4XL&ub+d4pWeuD9gt$b8iH^|ZX zhHON!3#G+shE4x8OaW+- zoQ-%k4Rcu;bR7H-Z#IlCH$~@n1|5(D8{2`ZhTE|mvP}cg`D4(FN12-qTM9WkKc`nD zzcL83{jwn{4MgYFAlAabBc0uBe(PX}&Myi1;gFd6T>{$tytfeWK&=cu#sFGg;LJG>Ifr-f>Rzl^Gm|cGNbbwfN_c;6W(lo zVS|Kd`+s6h%}N&(V0*-S`6)5eUoU;2^r6yk5~s^<)=opZh0=3GzD2-%9v~6^ zsPrAupOYO{I z`G^i|A|0m^V{a>_ir0$Qi9^I2#Ia(AI7OT;W{GB8qP%;huMl}nV10NEA)r^WBYVv#3!=HnOnLM!#EVja=0{g)!0-()bJSu+#7MtYh! zKpZZP6wSCre7pAFZL(*Hw~K!e?-BFFwPK-Y*3d+LcJ05NvOgofB)%f<6ZwuA>;D(= zuOeSprQNOtXkJT({;ljkiM&8DUO-F~&G?7Cn)IMpPi!KZd4YIsrKgHr#qMI7I6yS> z2I=gYfKz496z7Q9;!=_K3#{)7akaQnH1i1Ik4k?+d{%r>{ImFm_>M?_c+CG3@iXzX z$oou&|K1vbm*9fVcooDNVo$1y zF7aNG-;p!_0`URyVev6>hxjM)1#yqKS3D@bFMce3DxMO*5sSs2L>DJI)+bIZE0z~8 z6>E$2MXr_1bj?M(c3=nTcJ09K(tC*m#B_0lI7XZ#P8Da1^TZ|Mo#G17t{u2Rx?MZ) z5$TVL{92Ut<`>cA%i^ozo8kfS1M!H+HJzF6xOi6lUi^p1INb3PxM3NQ-x||iT}&1) z7gNL*;#J}`B3~b2db@U@T`O>e>>1)D(XJIZQ~CmtPV1P@UE;msDv{q>GW$1yZZTI}BNm8uEx?DRZx?rp&xtRIuZjD_cg4SmN5#)YyB6R#((PJ+{4SX7bnz@g z#)(N{MbWMWSX+7nv9V~^0=!Z>U&Cj9oyF_LKH?y8s5nNPApU>soe6jpRrdC~x;mZC zN+5u!0h@i(7#0DAQPvg_Fzi91>H{uWCPhv{C*I#L3EwQe6ir83eCFYAA#m-`PF(UR8 z2Z%*tu{chgC{7ctFTuHz7l_x2H;Bu`m10!9Q@mHaUwla1CR$&D&q;n+w7v!3mi)eW zK>SQRA|4a1Z$UorGvigv6l;t1MC(iNRLSkdP9oz0(M}JskJw)vA`TbFh!aHXOK_&- z`Qk$HdhteanYdECO}t&?r+{qF!{Sro4)F!?CGidM9q~i)6Y)#&Yw@`FH!+ACXfDtC z4y-BJ`VMR$xsljXJWb@cimcyV>?8IUhls<)F{1SmI7Ra1;v8|lc&&JYxJ+Cr-X`8I z-YecOJ|u1vcZfU1m&ASIJK_f-KfdJp9Tks@e-i_Ew!wVsYp|x|I${H{k=R;1UF;y9 zCH4@{75j?=#o^*b;y7`lI8B@>&KDPoH;C33;R?yt7a>0{<@($wZWSLEpA?@FcZqw% zSH(BQ55$i|ey~dW--`BU)dC*Gj%YEEQLX6=GDpOT1U)N4Z@7lj3ut^*y*x^6TPz;(pQk8vI7`58_W^ z5I;1~e!5sotSi3#A)Ic;#~0>@p|zVahX^lM#X!@`$g+(aGT^E;!bg& z_`3L>xL^EC{6e(81}h~qC=vTDAZCg=Vm&cWY%Dex`2{-bcM*Gv|E|x$nW}%K_&@bI zc&F;!EhhUMd|djc#hv1AG1=$f2hx8eCi@)ZC-+=`2S1FFj1NU-izkbxh|R=SVmq;; z*i-B+ULXzh8hiH-DDmd%tqxLeI;ZQyyIHD|MCy&)M@Cn3?23RFF4{)ty`7yW6s`fmHvh8D*b!>E$dZf{s`T3 zz9an?w}Xe3ZI$qCRpl06aOjIJfzunIOlic8qh_^>8}7E&Ydk zWSsg|W(B>W?O)_;={s_8ksp6k7iX=bzqG$DD)yyBeHAHdn)h6t_W*jQbESWBy`_&= z`nFdr?OYisu2&WOE~hGURBly@`))4!rSoImGa}AWzjJV3-48R%7lyJ+eMcTz6kHu# z=PUQYyHc0UH-ujF-G_ev6V@hu*-1TL^ku-uR$5u`h#L$QWUme_3#{~)I%O4+v~}qf z@SwKY*RWB2ci9b*n<7gi4@4fsBmW1F`wAaC9_aeqAz!cUhXOqxI1aCu$Ni(W9|}gA zR@J?>NmboFTaWwKZ$0i?xb=8o`mRIiy>}louxs1np+7!9Qv#iM;-h_of$Y9@;PVTSLs`LU!{NheehA|FU>d_%5cg`j!pVw_L`Im-@5nF z!xtRdkvXHhtmz!Vs5~E|I?d@^yUJ%qWh;!z z-MyZTVBZVv*_Vml3~jz3QtZn@%D4T3L(4-OdOj0*^r)}Km3tq9UoPL~Q;c->USGwS zNLRFID|C5Fhc3kyG<(Ymq`bZ54W#Ve;>TXXz2#1fGwdzvG7s>h zYuC1;P8!>mdDNeodi3Xx?e_XkKYuUw(h%FSeP6f87G^$nArDxl7Y37bC&lgVBJom|HV+Fl!a;ZqBM07HJS! zzNKBHC^8zp$J$i-M-){0&vQE0sR}gue%~v(&e_c?{jJ%)FZR{kOz(kzRxZOPnKZOfJpJrm4r+&e)sErZ4YKuyt^f{+#Cs3_w+UIxhC&o?EU`C z`m9q>x5{^z*6&WAFa!zPblfmOcN;zrLKGK8^BT%pBtb&LR9R>gvKb0R}xo_}K#}Uj3r0^GPmxbI;Q;a6n zyt@!ed4f_XwHpe@{Y{N#RsJX(IHM!$@I8n?w?Zb1nCw2rv(X4J{-(?i&!K?%eK-)f zhq<9Z2Ox+m1YgQr&)*d8+I=Y{P6Z%;Q{#~I|Liz-fiBRm0Z#uf@%J>$nd~~}0xp+tDrD}aXnbP*j^b1pa0W1U7ezcHmrtzEkjmQ0+|7R4 z3L%-rcSM{mM&{4=S%X-7tC3%ToNe4!J>dTcYX1D0#ov@2Pi82otb5{e^B`otv!VO} zl=<$4Wd1ypO-EV}8uO1E5uUUjGGc9XMphA*{;-kxa3t&ExZDqNHa%cHVjAf)tb@imQ5E6_bcp7>( zy&o&x?A`@r&7(mteLLQ&%HkUul0V{GRyA7S&wg$XQ|m@kt9e~p)05AlY-)P)?T~#r z+1MZq9@+puf_k;@GPOU7)%N6XW3@fG+X<*$^BDe^+T5&vbVtKTEx!JAGjeOyLV{*$ z1(8?}O|C6kyA?DK(1K@z-{v9s0PU`_0_Cf;U(CcdBvThy5N*_f!&6?Q&|wSSvw ze=QtzyngfKrj*Uvd-5tClxlE*)#JD|{r0%2`CY80C#T{4HLs>8PlW6>n?ab*VzYO; z{7u)a`E|%OYrdKZHhU8ixwfcj_S3ZBnPBy^Y2pQUoi*`_HSvixQArcFs44dr zgHXOc!mw`MI=o`mp#ieJwfE#Ul+D_Ea$iQ*(W+rYAoYtLe$~_dC zYaU^OTW>fLxwfcj_La2YnPBzlG*RgmTNCT8i3hBSoit&K8WRVMi5lx+XC>-+Yd#`y z7v!w^cFjFGOxditCy$2gtMMrQ?2Xl&WNO|KtLe!P#cF!;F4oN1h~{p_oE@^uz0A~3 zYhah_$$6B`ay|JX$lgk`_JdsMD*^*x#Pr*Z$Tj`8jtTbL79?_QQM1y|(t>A#)gPsa zD+4R6i8rl@L)OIKXu=jXCUQ=RnPBxNXkt#_O>3etvP~;GFu_)wheWO|YD^TzO|bfQ znz$-(5`LO9D>BWRSZqz)N)xuIF|pB@sIeDq;ZK*|*1OU4;^WBj#;qs6Oxg6JC;!N* zX7s&`1@px!XJufOU3lBD+TV)_w!a98TwByE{4!`@f>$N1&Udn$RRR7KS&P?43y@ul zFOrrqaUK#IkjS+~YxAW32sCO1tG`1N<$?M*;hHYkjcn74?=!(x96=)27B#JK8^VIO zBCP%aO{@;^2S#I}F0ze@mQ2t@7bJ3R(K%lgr2QNTDuLnJO3}w@U zo_r@{oF!pkZ>(lFQ}aNqrYCA3iOlxJu8UN6qYG!qR zs&tWRte%(a$9iSUfhvqptdZdi335p}8Ca)U4wE(OJ8g0)6lDxgp`uobuZ=04>lMQ5 zW$mS@!vwlB?t1lv1lOzel3lN!_zzsKq9wTHy}Aj>`!2X%<$)?b@v;TJq6qAvNDd@e z^zU7-@qy^4!wnkB*}zie#@6P}5}#Kl#2y^2d$R2)RG z5d3azE&*c`ec{l>D#->Xx?5$1D=^a;8u=7v`1>Nha6R?>0NxVB%px>_jlm+s24n4N z!;PMr@D_44Y|fV#T2) z#$bl$#RX9&*g??SzCn^*^n=k3BYwgRZ+{D-O!&}C@L7@#cw1^95yotq#Y8jA=mUZw zt&N_EQAR(2U`T6>&;?N@_>L+@F0sJqv93&%dwOE6(W5*Q92O`~c%xz?ecyyFmaJ#9I#0W%Ae-T)}(SbkY* z@@vdk1o5Lu4kntI?Kyy(d?9AqAaB8(jW6oDHtE`IzWLiAO5HNdHGMOUX11rF?rRj~ zM!ys@tCP22#$P!9J=#ABY8+uXd~jlyIYTMvZ^zO{|Q#6V9w8Q?&m<#)i3lqQd1 z##rRe5;FZagj;hcW|k%|#B5h%hE{_*Zt5JZ-aOw5KUcFsl-u^Vm|2^occeT#0A#MW z$_=hCg4Zt%8bw)R8RiDRRBGM=8EzD184j1Q%EgxH*-I$NLGl!4wt?J%Ie87J;|Tiu zHNXZn6L(EM?4T8r4-zo)3Eq`r{1E(>0a|;YL-HThKVnK2$4hcRnkjin$4trL@sh*; zQOWJ5$16YjJ6I7c)y+2qhosnx*l$x*juj0%C(n4kFmQtV@248P3Q2Q6@&2ZW>7N ze%KEbAF;6s5?%&WNedg+c6zJdk7eBe)mih(pkW zqG>b}{BFcFnhEaT5Q0%AR(L`v%ETR*(M1FuEy5D-C!EBD{Oz^CPO-k?(h0;7D@wCoO zN_O?s1dm))+as7++xSUnpgjq(j6F`7jlvVpdShoG;hlp95j>QzxILs8lkt#fp8OMTm%wpO>z*y^9-7>Aj$;yD-<=NhWzA5yp&#`OOY! z?!kN)wuP>PDKebk{)i^@2IiaO2x1{-*N4k8CU};EFyEZ+xMxC`Yc74b6T(L>kEeYx zW7X$JnV63mW8Gc_p$PYysb=&JB)lC6s~F#bu!`{=2&>2)Xf0;5icGA>j8)tSZ1$3b zw*z56VB%3v&t2t9%w`R^v-r%o8$@{f4K`7Hzd@tp`_0U`X1~ctQLN6KC==XausTF< zlPn^<{br6oVZSNjelr>KKe~#219|UYMvrhmIb@QBgtwne_ebOVNns9#D|Zl#A|h;( zBY3ek&`T2BBg~32ah<0pc)B)vCcKL>Y{K|O*$D0s8!=<+6OWnX2*SG#!`6@Q8Y9q& zW@6v!$iTf{yRpsXFw&qPH~?^uF_@KjrH|DnSf9HgNh2&mvUjLYT3H?!P_rw*HY3UQ zde?`scBNy;@nnt@`8eQNFKL$mt!*L)Yj=}7nCFR4y=1%~cXczhMUHoAP{aqB-Wj=& z$G}aPF%oUT4#*v4%v`t;;JE~SYELOBxH4Af!iSOMs-l3ceiF(TnmR*?IVM@iU)Hvp z+S`s`fZ-qbo=bulCQsp&jz%8)_3}V|J!|WCAU<*^_Eq9PzZX+amV#aX| zj~n2Ku@nL?6VO@2I?QnM@A*CTj%>4>CeU-f$RXhXd|Y>?Vj6V|zIykVkO8!AR*#erMD}37$-FLUN)Uid=N8zFmHNamJPG zP*Zm}F~-!r%85=!g3HIbU(psCaT#X>eI^|He58;)pQ` zS$3~CCb)L>Fk>xM?Z?eO$@2yEBu_9%2S{EJq0D@; z$V&&vQ6@bjK=PDD`^!Kc`O$GW)OX6``GmJCaH$<2dAv`L-=hTBdp!8t@+*<%KE(1E zdS>Fy5!V6h;wRPq1*F>VCnKiJ3_qzhFGy%}Frm%CQ7FTiyMKwq4ConHQG0P$XpD zc430~xqolosuIjwl{If|CR~SdE&dmmNb@`|BwXnsnb@AQ%<9H2z}S|g?MGG8mSLsI z)hkkUwo%2Nlu?yriz;?wLJzQ#cdZqxm~cgIo0>3u5wO=BfPNt>n3P3BNn@6(q_v^= zAZ83I4wrS9k>qxK%1hcMv0&1$rD~3;TbNiXX&qVVQB%r1*}21*E#?w-cu8BAjeXV> z9Ab~J3Huw({Nt@zj9lJa;mH|Mjv1p~4}Z zFcwT2lvE`xjH-X!ORWDgW?V~h&F(cz7{GjX8LBp6#{Dr7HxMgf4RD(*VzyYxvlTn}##OQ2j;ms} z;wnBOF%z%gd0@eD!K!%3xejyE5rit1MoC*KsYIdyo-mS*AXG8l5H>%-r6!fI2G%G$ zVW9BnPBm0EH{oz$E3y>rA}e`kwOI*=Ag%`02`V=1*B8SQI@jAJ+eRhyV_X&6@mb01 z?bwK->JH2a7qszGv27Ap#YQJ9dA4FBiYlF%Y`fy6Vz%O{*pAOio~_u3qDm(oYb#zV zW-G3WjVM;~Y{kai!%*$PoY2uML3NUfrG8<%J_hwurgW^|sPb&a8WUH=I-HffQn89u z?J%}t{T443vlUmxI-Hd}Td|5%?KHMx{T443vlUmxY_XDOD^`)Jq|RWwDD^K5;4f0d82Z4=73 zLfYy&BjZN~VKW2X$7G-X^q!n62%Bgc)OFnadnStDm%HGTX{=+HqkXN^O^0Ho28^gcXg z^sI?qX*}UG8^e7Caexj7y12K_3xh>A6i~x_cVyUY77}juyH|w~qT@H63-GUHcf=fV zb0(Z~E()ZF-3z<8EfEQ5P#^ah1R2UMGEs=U5GG&yY0q&py!b!v?2xCg=cy-lahG3> zKt-Vg?)b2q6Lzo2Z_*MGd$Pg}`krbczPKmm2mHpw`|~FR9Fuz3HL+9rQZNxr3RGm* z{CpL8!7E}y47F44mia}>{n*Pj3#ewGB4*%ww+|wxxXnu4R$V%nb;@_M^RXbed|n@{ z(9)E}h~Z;;5e;+~&C6%l5oFw!(x38zE?jd*uWKEAeW#>ekE6j%|eEu-gPN zRoo%$V1F>o4ahBw?Yw1v*nPq2;^q{&)43LX(cm5P&{gh@fl`=rXZL~Tuk-Q;s(;=O zZZaL+-`h%$q5hIUmq?RVEIcKQfzrmkG~aCyc2~~p($C%Jax->uS0l{Hr$|3ivd-;@ zp*O*uz1Xc6cCnQ+Ho3ERDZOcazWW-wHz6NKMaP*jekR7d&jb$fqK{nO<_yI8hzGxj z1<*(cnUNU7A|aH>$dLnk4N^E0L`G?2BBQiLu#rLi`gZGC@95$bU<~ zmLw1FZO-r|#X&JKdHyScp=9F3`!gmSLFZ>@W|=pw?YWre;a`k}(k*+U?>`X-1s#_^ zWBla&apT9#zGUR2sS~F8lpZ~1%#86@B<4<@Ha1ZlJ!ACLOUBPkRQw*NLy?a0SiZlf0?DXkjmf z8bZNxI9r=3xg7I2HOCyn{A=Y3P$qe~iPuf`lIm2H!?#Yc>D2Q)`}`1;WjJ$reKFfM zAZa3O--%Bw>}2!!gI}V(_OQnfT4;}bVD0f@-_}9WcVDj0#H(PMlg+y{Ax-_^+K7A5 zlqqkr<@gdo;&N}o4aRhI7MDxCUG7y#+d4@4a?bMk!c1tgd9xuW+WT=n--Y$;;q#!F zy_=A>b&&KGz+Q_4g-tF+UZTBByux3KOtz2RXxqnkL~I=-eMOzIt(mFG=B}nImyMHefw$KVwtJ)}toUcFfbn5!m|+6Pj$lkbbKKA3fI_SM`vtg_+BxeJ(T6 zUL^)@;y!2Xp;)ykQUCwrpyc}O@r}opexz5S98EB}b(D#_fj z*q#g$j9p4lYYbE4$NB0%bgz`Nk_f~#iaftMzB##qk zNq@C?otPX)pj`SWiTO@(6N&acLSp$(NPb@O9?5S?{*c7{iTJJbKZ&Whu%ewz61p7m zMCtkECG{=DPSST1`-m4Pe~?%#{a6zHKAA+jO*{ZBZ@%Q~RqiIqt0dn>qTXH7Z;}3C z$a3J;n1#ET^A1RC?pbAMG}N z{IR~5OMe9kd6DGnBpbi|SnevysJCAF`&7>O>qkA~ryu3EEB{61?<3KU*ToN%|GDxR zV4ll8F8L?PX}B=FZ$hG8-ze zqA#2kFlddyC2b>o207}{{ zSCJgw(%&cjX339B-Y)q?$@@t3^XuXV%Ku#XUrIhM`6tO~SQghamqh&&#OBf$h-Zpt zE5EyVzVt&SUnpKGz40dx`^KLaY01y3+%9pS^zTXD zFCLNJ_=!h-Kkkps_$E2N#oE%JEcq0%1&Qs}PWhcA_mJFM@*v3!I2+*d%~ zMRE`ET#-K*vi?QlIB}vlO`Ivt70vwy>itgga*_A?w6{*YTf9%)Dn2ak68DI&ist?U zc0QB*g?LP?6hpk;M>&3cO4b(ZiKmE-MRWgxa;HnCFCEtFEOr+oVt;XNBb{{uZeGoe-S?x4~buj--^dYb6*5|_`S&3 z%@S*h^~5}}sn}99_e-eXUh;3mZenk-uQ)^;E{+i=h*QMN#kr!nuflS!m2B>>AeTyB zAy$YcUL^9({T9e~uh?(&IY^rOFYqbJJH!{nmqflG!}5H&h5S(bMEpWLBAWX&l>3`x zbH4^T#QPesrdUVJ6T@P1yu0?&cM_B1-Sw5;+}FYWaLE^m>`@`Mc5f8+1wvOwsGt(k$$Q;L%d3~@$8mJUMiM~E5r&hD&8gDD{c`V5}y>G z5zYN1+Vzs;*F<_4Vn3MsO7LUJhsCc%b6<)4RLm@&d_UPz`qRV<#6hBsJ2y{qay+>| zNWVpVPJBV6BTz2a#)-4`f>RO=)75m>e&Tjznp%wb)MVD4s2L7wKq}<%fvL z@!}>*Z|)CK&c=zOt0mSm_lMw(l9!1qMRT8s{M#jO6gP?VWJ)_vi_eQTUfi3K?S11x z$%n;bqPc&B9drK(rtm%r%o1ygCyDkxvbp5eVtcWZ*iE$Y;rdE06o-i;#Bt(8ahho3 z#LbgjA}$qg5^oh(i{^e4>#;$yx$lJhN6C+f=Kd4iaw(;TKk^F&pP&_PtEq*5^$A?SDH7)xyTdX6V zD27FIzl(CMC7b(R$ekp25qpU?PF$g6I$PvΜQDiQ;5&rg){eKwK>TR=h>LRa`CJ zF8*G;U$k-J%>6Rj@uc+6i7$w+h&E2#`;tEtKNG(YkBOC{!~03tH}}&ZT_IDhCpHwD zifu)6KaFy~k=#u*_tnt%l{`coE{+myT)4|5+qiIZB+nPG5w90-5p7(!3duGu+(yZp z#N>EzJEY$!z9icF@V6wtCw?ND`*EySay+;y<^L=Obsw89))ecA4a7!bYw>i^#)a!5 z*~W!CS8|~^SR5ga6m48Mb03fPUM~G?ae=s4v~l5nC%If)EB;=*N8BtvC_XNl`+O|V z-rw(${#B8FBRQ_@ef|N-hsCeNO7TZAh4;g#mnPN{>x%Zizp><2V!n8Wc&6B0jEMcj z0b=s=fM1IbXPytBeb=jgsklOk!4T)0(|ZCtoJB;O?_$Af!T z`d#9m#aG2o#X}ezO9kGPE3yXwnh4f#3#h<;tS$SB0ci6J)eqy6_1LQ;*Vl-d^h^= zXZ<{}v1sGF6-aI`{zmL3_7?k!L&V|YC~=&a9N%q@^z%g<*X>5hHm=)B$u_RrosyH| zyFDWP<6?4rx0j^1ao*mM{DJt1___GC_?`GS(ZNeE?6;6;OPnJv z6qkrMioX-f#kJy{;@#r?;#To7@hNeqxLe#OzAnBmekgt}{#E=|JT5W@2m3QiOpXuN zRQi@;f!JQOapAg3raxrbvvJ}EOD+<}i4(L(D4!@c6q|~tiEYF)#ovg%#Ph@f z;t=s7akMx|oFdK^uM!uD*NQibW#Vn(?czP+AH*lcXT+Dped34WC*ohlqvCP#Z(>Rv zuYc0SnqnQXzSvM~DV`>tA)YCA6MKmR#3ABE;%IS_I7Pf#TqNEsmWj8EzZW-&o5eqg z&x;H}!|ng6_^o(cOt0(ZXNwF>!}6^~2Bx8Ww%AV`AQp+m;$`AAaj|%v$iOzV_j_@Z zxLN#@_`Jv%HKzR{L)}n5E{5>ZE9FcvS3E&%Cbkk88i(b3iG#%=ailm_oFQHzGI$Q_ zmx=4e4I%^QF#i#ek#Z>S78x*y^7|s==1@K&GHMQG7e5@543$IH6&Wgra!aw3*hTCi zo+}O&FBB(P(R|4C%LAIfit4Esa* zbCJ=1DE}xj_7CM6BBS(BZX`0;59KpN2K%8*kM$(O`;eE34DLgDfymH4l*`0&ajkf# zc(=${KP>;4$dEsjUlJMlhw^@raepX(BmN-%B&OgcUFN5W3KZ*=7#QYuN3*t-Sd*XiaEAbnVA&FQ& zTdX6VD2Bx*B7+pMd`FS7iYWIH8M27-MdCPdqR0S7%%3MN7OxX;7Ry9NG-CM;A_E&y zenez^Bg(tQed6ol0r4~OEAbog2k|G7A&_XVrpORTl$(eh#m-`PF(NWV63dSl=ZN#g zYsBkC22Nu6yF>;~qP$IH;3Ud>#8<^P#ZSdUB10*$e3r;iN|eK5bFsB}mUyB(l)n@icZsrdibqCWqFh^K zm?g^1MMhhqe3r1&B~ zMg08!PvfoQXHa7gkMj-j_{$Ktdxp3SHN@%6u!VT4SRl3+yNW%<-eO;|NGujdiQ~lS z;w*8FIA2^U-XxZaE5!BU263afNqkg%LfkGsEAACv6W$xi$;=5}rKr=1>-#k+444i|(ud4Jm!6m;m&AslYg zv3=W4M*r*a?l)s!!1Q9qH$5bLDfRgOy@ukb@IT%3le;o;H?4lND^4~J6g*UyWD zC%#?j%VB$c4Na@j-o=qorY%mS(5%Do$`EwxtLY->m#4a)8c8`CNO=$KEAPo=bv<(5 zq7zK4?OGKTq1x!*pBJ6vq*v5gRuRfx-Y$~cGiP~dO*UH5WPR$&I}W?GYA!p;sj)1* zB5jR(#C3DpW-ZTH_D*G>>pPXcQSVfS3fbQGD?4outVlnanf_8`!TQXouTkH~vdHpC zaM`1gvPkoZZy~OB%JMTK1&Dth*v_>GuIAq}BW?sS=$D)IGHY^XQ=Y5NVToCYtRPP@vo^Vdm-2h3SoThdiMR?62sAnoe z>vPbSQ`hfCI8sP$+z<+sIqk4#qy^TbuSUc=jIQ9a!0OPN;Nk02?>Ow#N?Db$(5- z`d`^|gKJ8AUb!Xpwk{DINlq+EKALpl(FFU_<0%#Ey6=jl9Sx*Cw6E5hQzG0)?Ot`x zu_5=bj*L9CIs@$t_TL*?+bi-;thH@4(gJxw9cQd21dVr`v6@V1yyJ|gvB#O9jx(W( z(BX_acOK3-`NSh`Aan1CYDYkCbU9suXfwCgxs`#-csx4iSjzpjb({BLkKNoW^1;E< zNXN)+2f2mX986#BnB&#PPikRnaNW9VPvLRsw+B0#^}X(3tu_DN5i0R$^y$7a#!l!q zdz{OwUvFYdbM*3#abD@hk-*VF;OM^d5Bi=q?;)GhNWeJ?I?vN-d+ z-|%+35AsT{MzNHD-wEwB0J?8Ws6mOvD z!oPP0FBqKPQak}hGn!Dmk>VhTnG79&6D77db2=i&-%RQ80E+TebmtaR6fgZ{oEsDQ zZCs`aV*fj?);i|)W3CbT##P3^n8*)_GKR%Oe$T_zQQ_y1&SV7oQd;82Dw%T-fZj;= z842;{jTFF(3YiQ)ZzO&OlF8`vM!E`87J|u_u}?A)N8Tj(>O=;9{*%aG;xjtNME>BN zu^D~f72c2o@$s1WGR3j6!U34cz84#b8>S#z60G4A`maF29A_Sjb1XSd zO`;~ZQ_Y+32de+2_@d`znpmJ2%`+L_vuki=_e=)(WSCLL2+i<>wg+k^_iFm=V;XdQ{MSlRuEK%NrPtFK=Mt@~Vdg<&`oP zLU2JQ(gqlt7Gu2-^}&Q+V~d%#6Dx4HN2Ssd7JSMIOR#>MF`FC)lkj>8#cbVdB)Vdz zy;0x<%y0!uOva4pbMvE2eBtQ_!}0`U{fa=8iRqZ(LZ0A~;VzutU~k22B9Jk$6Elhs zm!b(MLNL4oB6Q4;GQoC2AMdH5A3<}>6v2X+psyEL;g`sbFdOSkaE+ix0W&qj->#Uk z#v4kQ=#Lprv5AW@BU;YgfX}y3QS*5Q;MKpeJNTnb_qCIZ-Cw!Hnwc zmR4AAvp6QY8evu-$^?50!S6y*CNA}a%qSDHFvIgU;dNV4!gkwG!VSn{J_3UUqD=5Z zA_$=<6YqJ#{3sI#FvFoHLGO;}MS>roz$-byZ%p85l;Gzjh-5cE%I`tm@bttnlf01V zU^Z3}(FZfSD-dO(*b_ogCiwXUax$Y#EcS$)C=<6}Mz;`aO|ppCgc-40=SP|FhC|VA zBoAOlD+zvaZx+Txy4movLs2I3JRvj6M1d#dM431nGZxkzDD;xVD9mOnGr_@yBJnX+ zl(0)|DA|nchfR?p?j8J0-fT%GI0CWp0#PO^Jpqvvk?@A%V1mQZ)L`NSBOnlCGbFrm zIS8fA)C_;SVn*RoGcNl;zz86`afu}{!2t<f4|u!m;A2RBXS9O|jn?%gcC;cE)B2KN`@GnQ^%R}*Vx!hmbjdR#R|lH)i3ghX zB^-0z{iYrBqfGG2FEnaSlnJ`efG{h{M0<=f(_AJZX5+45%D4Mh4*xPYiS>?)UT@p8To@ z+iQJEe1Kwc@d1j(#Rn)B#{t^G8z|GGOmJjkTM~Uuas=TG(0PGqe1MMNs4T^77RLn7 z6lSb2p>essBt9;2SdNd&tL7w(%i#&*a(xNMC5NNgBjV$72u6aL5{^JzW$!>-WOI|o zPOOFYJZ73}3wK3=BN$<@h*2h4NK7@!5d_C|&^S`|(meK}0E364%^iA<9$Bsff=B^r2IqOGSTykT2NaEPKTF~%ed zi5Z@j;DE6Wv7^(amoSlu8680IZVFdbMZkrgmKf=2?*%q_TH+*goVl@mp^#LJ$R;No#5NNh043yHf-vXGz?A?!TF zTbTX6%R}UT%!qY`IIN9BOtZ1boAb|F%QFU+MMS(75cKW@-|swwlzUp@Hc!h_$!DIH z_^YQq3kw^H8S6`2Xp#eoVoyu(G6;4b1H7Irv~A<1R##(bDBDtG3JxVaONGS6Mmw1B zEEUqyc2ApV=_6Rf;h&&$YjZf~%B(a?7(mdT(K9j1m>5FPBC5s>#}3%M=KIJP7{V@K zJ)Fkk)r;cQhs3MLkLalWvuW2Lg7vWc6(tD)aZv3k733gjuYhpd;w+*XM%@d zvnXCK@L~a1)x^CfIhf$_7?%}Jlt<&YFsJygV*8oo0U5g|aVidTFiP;qYK-!@8o|sO z2)xJS#h9_ViBXu1VIEztz%0W|F2oGO_BhKBi9E()cf%f5V2+>Oy2amm`yQs8`ELa(qRNo$u^6P z{jF)pK!WXsF*bFrrzN~rm-QyM8uc)OEl=^y;D%xHF_SZpV6QXoBG-rCMdJuUc&i4r zrUqbF%(!UA^Bab2MLjM%rcgm&GnGWdA68&F+9#J`hMMp;Xxu()@uDqejsh>rQMWJq zayNP+mPz3i%*-S?TG1E81hb6cgm*8F{a^+J_8yMK1eYB%h2@$l4}Y<@V}cP)ESNYY z%Erf>36}aV`qLkKR`K*1(=LHm-0*}+lgG~tx0utZL(Aezrp^w}nl^3n%rJgM43D2O zX8gEu&wd$u{hvWP^7v#HNIg8;uf0Nr0PW~5%nqy43a-Y9$UQF=QSH5vP z?zx`#oXvaA))Rl}_nhCyT(lcM@A6r19L2|S_(RAqczlmJp>OB87-iC<`UoR(#Dzme~ZibScro7YO{Z1o!KUyZ0j@I#6}{BhdKCn zViLsq-Yl1kG>OEmR4rBjM~w}NkmS_}9dDWCzqsM@= zW_X-vQ?tg;f!p|Tqi2ow<&T*uzw=b)SKGJ#+uhm6{5{)Ci1rEn$E0_y0bi>~v(Iqe zG*fap)1Sy`jyZ(+*UA;34C^E=x4;U}+pC*Xkxs*Gr!M%(mG_}1K*2Jcxx8~R+cqHS z8wXqTXJsdw*8_?~d#|;|ji&5z@zx$69osszL7$YLF`>!kjfZU0%yQH5T{C}})MWEU zLrz@osrk4F#`iy559;l5XCZCtAn99*ci_WJXtH^{Q%kh>9#$*|I@-hUt}%PpBW>#- z>DvfOb_EsZp>(Iudu=f|2DQ~iQw?a&`_ap3aJF$KEbv9=2 z_eir2#{;KTco(@iX}d9hGv>r{-!z1u2v*R~y7Cv)754D-BJu6!#>i-k|?Aez1WP8QaxUs$0%G|>7$*tCNTpy0i_~e>M35haC zMtpL8HGR1d<85G%$0yg9EVBpWlZ)DQ?m@<1ZLg7dlJ#JjJ;@1Ctf7nb%(}t2*p@ovKlgwxC%rBR`LGrzl`JA2kPe?96 zgDH0)VXwR7K9c$1ocR|^{!ucn7)|+X68W_y^9d>CCX)HAl5%^=y(QDnJD11(llfyL zPnJAGGM{QPe~IKZlJAhbN%B_7Pf31OGM|64KK%@Gd50v^pCIKQB>S<0P|hS#zLsSA z52V~g@^r~_B=cc1^M5OOh2*u8`FNH2nlIbe2K(?^G)S{DEU*#M!15 zUyb(0?zvN_4q>pidR~@*d@r#U^44(TqFf zpCS2dk;i@3`cdLI@z?zEUaxXDiv0PBcKDMM85Qpoc|N3mv$#!sQrs!-7Wav- zi|>j1#m`0lDo4BDi9Byoc5z-KQ^g#yws^95ir7qSCAJYwJQdjKBDt%0p4d+uEb^B; zE_b9jR=iZ4Dqbnh6PJif#WL|$ah-UFc#rr8@j;P4I&t~Wh|h_8#J%F1qIq_X@&_b; zCLR^P6@L=_IN;HKhFC-7?>N+-BsLVAiuqz&@l5eIVo$NRI6xdC7K@|AN#Ycd*CAZ~ zT+zgJfqcDW{?5kyWn!{_-i^}pS2vd98^q+(;x2KI_^SA(xL@Q?a;%r^kC*RFQ2(Qt zf;45mIZg69h^#A~A~qIViTUCg;+bMsv8UKi93b+CKiVH7P7`N}{Na!J{85IySu7Lz z`x5o*#Jk1�N$Gq{VX2h}JLg%aVEh#{9R%_eEaEQU95ER5Wp8kp5A!`E3m8WPibR zgI;}J_t8#c(fSSMa~JB{i@y;~JQ?VFOYSS$crwEzj}rOJg?26zr-^e!6JG}T*Gj%Y zO!glfmHtlA`VHPJ`4Q3j5#Ax$#GQftKTCd9d`J91{Ga+0&QA5#tCo1Oc#7CeY$di6 zJBnS!p5h?U`VqcZ@)(it;IkiRi}S^W;tk@>B45&H`8&jW#6O4+ijRsW6{RO`x z{RiSFqKRLFL$RrNs#qX)6g!LE#faEX93U2n#o}1;5^<_HL%d47T1<|o^E>I6i&61T z@sHvIVsbp4>~CM&lUTN14Zli*TmJq@~q$A ziORoRoGn_vzY8VvvlzDXR`GW6_oDUlYvSyn+#}MPcsr2)r~ZCFR{evbiN6CoUrRP| zcp(2xasc=AY+p#Uad=LaY~t}C-}?D&D}4v?H)1!jx7b%4Bn}fV7RQK_#3|w|agJCb zUL*ciH1T`Tu3IJBI6k*awtj!NNPbAlh^7YB+X#F63z@luhWoUuJui%Z0%;_pQ3=XZ@{>*v?{_1z-<6XJF;*}v~= z(!V8sEFKiU6u%aai+>Z7{rlF;_S#=Z%oD?6OYt6Y+ELhO5rPWJ!XQ29;8wqghIY_Yp|p4d+uEEb8Q#qr`~ak_}xqJQeo7;7rq_?`_SK7cUy+X=)#=G7 z+h>XgoO(z*^&uTFit2yx!8o5Sy2GIM=XK^^C$x_6r-AugSLpse$eI8_EoPn4N~Kw3qQG@NxFFQ2HDD(w?VyAbXDy18Fybflnlce8Ed7 zf11tZr#oBl*BO8c-V=AyDS?@CT~@m2aeTos0~8&75LBi_Y?y z&!SV#%jNZcy7v_`zje0XPp|U6pU%Md)A|OQZxClz|C~B2{!w&x!bj0Hl0S;hN%$xl z>y7buwHbrvw+$bUH1UbU1D`|?%*Lzc@jUNW5xi~88u(2PMrIkZBtMKE5c~9ol`=8o z)n|g{{J!ZSQWZm_tyujFXXfD5V_N_pEkI!=^DB%=;qjX$+DM!dq#`hn7_4ohn8^vQLT|RsCxRGN=&m22?-1w2>CbS(qa?;dEvqnz%zkJL1 zb)OS%TE9Vy5%^KwajL&0SnZ9>kt1WT^fA#1Z&;er)e6PyS5td+S;f4bX%RpDn1B0y&3`&n|NlFj>Tn*$ zIW@|4l#hiq>v7+z!RYJd!4!;g?KkV*5Ce39IMBVas?P;n=T*nf7R(%fx!b zCO$_Q7?V6Z31Td1mqW#W;vLQ=G0UFCMDhQ{JDfb8us^(sJszL_m3KH>p*Z`*>)(Ly z{CIWG?!Ry@^xoV2wSxAIO|QNGH}A-`K^ysw6mP1?ULucaln04L;&^egI8$6CUMH4` z=B^cX?v{MN_>jnVMY)`3#P`I*BEJD;emXjqH18mR4Jc#(Z6r1$F_1fnzadfXT*-YU z^PN+c8zFhTWc%*X_0nUp#y|L!sbd|ESmmBy;~$N6E}z(#XpJ*RLDb8+JMBt3Nww-=>52 zFvR@*RbQ-aIu&#>C4c?d$!90A74c^$_3%dLX`dgdkr!FF*`3#GVsPTZiM2}a4s~+= zbo7+W6PEdV=E6(ko}*zW0Dpt^m%-<$|K!q|x7Jx%cU9iX~WM5ZRi=}&W=B=36O2Azi zvg@nT8$VO!Yn)o1vYK?tgN9g6<3>NEeeGg7wR>zD^+sjp_RQtJa8_xcJhb{I)Y@K^ z+Bl_rdzI5TxY{Xy2IXHweP6@uF<|dYm3a$af;YyrRpk+98E8%Kq1}E+|Hdh;8QHh*rO)d%?h&cIrslftl{v+AqP1?DHEPSKZ${NV zBd2Xn2j`qxx7J=(b7h@X>3dHo&n>N8UhCkAk*1OJBV8f~4xX^?&Vvo;JGRF3bHBhz z&O6Tq9KQ4FL@=uOGHLRJ2V&XCcViF49FBS?I2&aHJR|$_3i;Owncd5ug3En8b4%sH zD$s#B9jEheAmu{V_=@RHi;X7rP9X3B)BRTPZz$zsR1P%d@>=y`W;-Ukjc0NIs=M8< zWReFEx8Du;i-&hdxjZNI0}%>*W|VW*m&N)>0fu@m+|S_?Qxp{b(wTqf?f-1RhLr3q`J&GlXIW4scmq zF=r^nH4rn4roxTmF!oFcM?Q$~<7h+%vd$bH%MFK&XmeLl90R|OMXbsPyqRNQ$VlUj zgpx*jn$l>S$DjE#N87xal#0;!;k2?263#|w-i2JXzfkNN6DMatOk?9mvM_)D&8iU- z8Ag*^7>aCe-Cuu5*~FKTadw7_^$67Uo;DgsiYXHC=n)2Mpb!(OiBBi-(`Mq+$+Um? zbTYmA(@8$8OmOy?8Ta4FXP0#6n2?*@%*O?r3ELR^?$xntTco);%r_ly)L72-jZHjx z;Q=MVcVz$GA7e99U;xn*GklgjSi*!YUHu_t15RS5chp@18wLPA)*W1~lLa;VK#u2#AOnZc!-+ z1P~CEYal2>geZt0sA$#NHX+Czf|e>)wAfNht+jZmx2nZz)mCWHS{1w$L?wc?|L2)~ z=A6wD1a13$e|}%*cji3vzVpsImz~|6oqczvIy|g8{20O<(pZ||-SFpQ@uGwI2RmM4 z{##WTnClY@49xb4D-2ZCUYktuR#$}$&i5l*!_`pTTkzjHUX@i#78xa9rIZTah9C5e zl~&#C=MpR`HGT+x!I899E%p<%s#E_j74}GasqT@;aacQR3O!UEIr=&VO zygJNq6Zm16{SF+zEB(U~t3ph7EHkx6tj+yn9c&z`Jr%yhxzaJmM}6bpp__U+0=Cs) zm|tBD!NQHfy!=YVt6@uRtKpYARtf(|1uH?N&<_!anc2TQx5VrLxe*e-T*_e5vlRRI?Qg02~(1J?{bB^ehN9Y@jY;jzFEVK%g5 z;S>TBf@{;KIFabW(aG6$^1BI1%w>#$Er!5SrwqL76OkGQnnNAdLd>XP;3A*MtYM%G z9?K-L@hS};mqZ5E8vay(iN)g!J;KrMMM7-HY zvf0^n@yd?yg$a%%m{vl?S?_l6kRbTYKa#)(2)ydM6lu&D%o+6{f{(%DxDwui58-1$ zB1?qEy?GG>EC|=-1^C@yge?z5ZZpf&GJ9lVTOZQQ);|G8*b^YxS-5#oa<6RYH;!`* zeq#(Lybq6}5SVKS*RFW(W)&zu_Ywm89Tts^_vjMl-NqDSIKgj$Veu9i4!y=P+r{uW zO9`7zaK!z9CPwK9LNj=jz@UF<%rd=xQ;Z=jH^QR{{-GH|_{irH{5BaLZ<8^$FX94& z+>B$#>yMsgUIZ=1Q8VArV0|=#8t&#m!*O!oxZCi*8y@ex3E8%d8SszzI38xd z&yD1D)IYYI*)fj&XdXP;hrp7f`w~igUALLDX9NgbBW^RxfRXT(4gW8 zNk+)FD~?B?RUeME>PBeX1dn380^lGQK|9vX!KmyS2V>m14#sw~omN+{za?`lJKt$l zXAGO0D9V9UqVQW#|2BM^qY873XjM~^jXNaBbKKbKh$$$Y zX%0>ap$U9P3=dId46aOWCYec(f|=^fb!_=4UIc$ChkeJHhVmT3;ZA2qa_u>iGp+3B z$c&idT)(Xs#PYiY>B`~TVT5)(@|0y)JeK@C9ZEExaq&JeEZ!%E#oKClyb`gC9k2Z8 zf^cE;&p+OqgDyxnLtMzoL+So6ns^k9zoKiwzqEwh3z)R=QuDldqdWEXQrCNP^Sq{0 z+hb|5oSc@Ob6OX+^6E#u%cJd2%kk<(f7{->I@&frzjtpe9yT_Y6jpZA%4GGU`T4C| z<>y0No3XiEcCKF3o0aD^$ji?kG{_|IuFCTo_G+CC4Up{SeHV*}eTpUOZp9*I*Sk^g zi))Dky|fCi)hk|UuRhc_sO`!5=Xmuud$Xfn{XB1cp4T`JftKE+sMmR5&M93_&B+<$ zT{+boHPHJQ3YLcQ@O7i>&Y5_5`Ha#8Ly{@5iz$Fv%$y3goC9Nz?uD_1z-WCk9+4Hs zlmvDr(@ME|U-9%A6{WMM&zx3#<;=+y(`U_`b7YGKdoap}Tp3tB%RxTSTh}mU#_+P~ zQ;%dFbA(0B%KOi$aLQ-RsqoXtaKn_-lwC#{LE{@=GL|JxT8?6NW9@XV=-w5Dv{gS* zY+2%!VijXnDE=B{WwT~iM9Ifwz?_UWLyKVi?Ylyu1$(E<0fTb(oqVDkX@|$nt_8^`Pf|U#R%Ip2s&H`=4l4xY#iTt+AyP{ zXdr$YVx5iSJJMjj^IBslgSm3%%XVNrh7(f6{?rI-4&sP(5c;E7Tp#Ebza|uI05;9OoP= zlC%0OZ86CIci6R{cmZcy#b!^_3TOHog|`Y<2-gbl7XC!|E8(-k7lp40{~~-__@3~fun`)M`Q`}O zS4p2E93mViwCmwaBaLgOS)U0f&_dF{>m_%a=qk}`L~juNBhkMQa{h_=J}vrr(XWbr zTWHp`f!rseIrYkPVH|(v&o`B%8;fo&ED#n6hX~EOOh|W`=&OZh{Tc9Y7j4#=0lkSd z^#4SBu8&EYJ6=R zCXW0uLf+pS;^(DXl~E9UV74iuVx0=h=Du{r>4jyI66(J4PzXpRf$yG5J*FF~8*0<4dVHs!gl z9Wim8ocZEkD||_4*RSb>OA6C<7ACIyQZ4=pA?*Yxzg3vH&dXEc|5ivt0?PkI__lDb zaKG>qpumuL^ey-x7Wx+%K#Z+Vx#% zi^2RF2(yJ8*O7m^ut3;b*jG42XxDGKNc1JbX+pbxOND5=eoNxIEi?vUzUzhe3V$qo zSh!vIyzoV#U618W(SH{n5YoDY`ZI)$g;~N@!q&o$!qbI?!XCnNg#CmAg%=1%3daa1 z2x+Ixa?B8x3+D>25neC6Nl0@TrduW4AlxXtSNLP$&xOAfJ|TQsc&v3=-jUpU!jFWX z3jZN=F_>q$XfJKrR~Qwx5!&@wI*YdJvGf%Eb=PH?taQ_aGljE-R|^*kmk90pEi@ov zdDjT<6y7DgPxydvoA6=b|Ma>o4RKFpd7BDp@a**!>=kX-XZb|5U7v+(tx`T&*jQ-SXK5w6weVD7p0Jzn zOkrPPv2d_(m~gakoRH>n%%9Kx#JR$2giC}s3#){7J(jhiHwf<$-Y48D+$OZ^u{d?&-EHFjdXire}hoN!iLq2mZw*xER8Hnz1=IWw|*_H$+y2$8?Fp5 z8(AC49$6dCpbhzV7VoMpTAaT6`P$}-la|&i-cp>jW_WG*PI1C%>?fsnAEsI0dk@YESyrs#jcNQfbNCUPzrMBM zvz|cuZTsEGki9v5l9xWZH)X(sFQ%_)w6<|gZvT$O>D3L_eeyv1>Ytz$PCK0Z`H;Qu z&zXYKJ=$+WaTu2F+i!5%G+36hF0!_Mb%#SqwLd88w>RQ>2O4;1Eq-#Z+vjm;PhFR` zK4Z-Qw7~$hK}PpTH}|Zx<*B!4R44DqT${cuZB6RBsqbXgJo8Qy*=U=4wmBqWcQMfA zWN2@6jPndL{s$XvK5xlJJ3N=+ll$TycG?XLL>A&XBzzyzdTsf(9*ZI@<&#M$g%7CV z$MEN!QNf6C(tJpT@1$stn+zv~FX_Xj2z!H9k`qbd<9L{Bg?krt^kuj(Z1_1U>v#q@ z;SQv`4Q0@niuak$;GGocdkuqJ**iS=yA1MV2w%XdJJ@rd3lZ3Jn*~xM;oG4m6b?@# zGZG#ONa7N?>ta9v(^p0U5 z+{K2|&4R0Y4BtuJiVQ<3A@^M-qd9<|EG0xeelmq==nY8xcdF z?)S^v(9MFV`z@+8JD?HW<``-c>zhbXyaYfF@z;r z4d29ArH^9lFF`hCDc#W|3*ehfr`30Bgyxc(g%^VEMI<>N(}afQV@c6qqX`Ym$B`-~ zMN@J^jRDp49csOpk?Tpm6eC%frq6=!Uc%U99OI@xkCB~0HZeB#S)OCdZP z#8uRBb0!jGZ6OPBSv0P^5rO7bpvA-BtON%M+2Q6Ru!IS}!zJpo4uEwp6TXAM6AZkL z0G~peTgeveKYNXalc<5I>D=#DS`Caf8fbZLG&Dtkmm9~VK9y&vlf40d8{s)g(3I9Y z?p>@hpFx}QrH49T;HKo`pbjD`^^skC=EF!KP(u&Xl=7d(UcMtkE#lYPcGKlPP6Vf6t`O z-U)g)Ja;-;F|d>3NSyyOCas4v+Rw(2yz#U&Ne$_=%7+Y}`28e*WRk9wF$dj{eoiLHr9Ayk&PiNeh}};< zL1NR%#~{*l@)-y;w*sb$?gj&&K159lgu`fd>(9VBz>CecD6Q6>eB;3W1%CY8J9;7spch zG@k-_cWZ@W=JL+=Kl@#a|CvksjPn~u)448>{h-Bs9FwjORt%Am<$Cqw3;5K-Co)`@ z$Hdjwhc1R_;JW8GrmoB!eBja0?aUvyz;G#=P7$PsajA?1(K2#W{(xCGN;%D|>P}2y_cylBI1K*ADYPMw5Gr z(SRqvXdpMUf>920Ll00gRGnGp9_6DRL^=GZhqwSGg9+(A1mlix$6zf;VEmUq>gjC+ zh7qhl-S2o>8-WtSd}yG-B$2|%nZvf2Yljf5YYA3Y{NtVO;07|g6r?eKWMH;WY+S^^ z5<|>cP{Y6>c-U`lT$BtObP^Hdi*y?o(b$b=1Y#eC!FQ;p90YCYj8;e*XLDt-nbW86 z5ZJVc0qTQg`hu8ZnEdf%rdrRL8{#_7bk z{w@0^lVn6CU^RRuY&2;b+~z8$3Z~d?b80q$yTu4yNZ4+IBc27k0-p(^MI&Ef<#&UN zOz<1QtL14XIIalb=RTbAbj9%Idg_d`%>wII6NSHl@H~dF!M3bH2(W#inZQJ7rVWeY zsf`6TQyISP0_boX7Fi|i48D?K1lA5qOcB`9uy3^o5L{l+*h$c&h%;^k{&~wme~k+c zWzBp+syD6@|7=h+_p<=D70S)l=x#KQ2E(|x;HbD@%!HWz>wEC_yB#Z?>|9tK9#tKF z1aVIX;;o8g$KE{<3D*PO@7W~;wbAB9fi~J4Ya=V1gjKzU=7yPoZI52Obx|@tydc4f z`V4e>5^RH*1c?zb1|&#~gGZ|pCc)zvZC%8Ge;}`%7dty*YIv&nMMbPFYKpVaF9tF- zu5NK7EH3*NwBSn;e7ZqmV4M-DAu$1}C6N)#m`O5XClwF(rSLe4gncGBn!uy)IrH3D z+Q50m0zzld?fC#J}Wr%+FiJcrhp~632BLc^3OYnGYi5;)NsgGpF zk;ThU;EcKotefD`4UGu?EGtDHv&HJohzE^qtS6G?YmA+ciJcP?#*x1n9w&*<@GqFU zEXL2pO2qOUv7Olp^K1;6!jB5FJ_Zpu6)BZaMzS6=QWxUiIGe|pFKkwVC4C=0P+ICq zr~t`?0+5x^##_MJ4j*V^%lc9qGa{juWF@rmBVauZZ!Z7{8b^LYsmc0M8$S!?EAWXI zgx%nwn8A`-(Jx=qDNFYj{1@=(zXWC$!o3MW<96dep-enY{2C24BKRXKA?LVMth;>* zp@h~s!X1n(-9xCAj--F5iQP*qD+Mp+`AuT1n=^tJ`9QC-vVr?fG^R0D2g@?|89!hD zR@WV}$fW?@+!nl!-Fw_l-kNb64o&?}6f1W$P(gQ; zH(oK6qrG{=OzE(Kiz26N4)Xx*?O;*90X4hT~(1n9aLsHB$_l)0f4+ zXP_G2!rs`s*R^sFer{3F?Fg%Z9^re3x*8_OEDMp||0E;6W~KSkB4+jm=r50ew^vU)WL~ZJ=`6DBd*OXtc=i!Grn?>hG9jrcsOl1lgrf zz>3oGobHY7o-Q6HgvXEXQ*v&B4_zF60&=DQtp?JY!p<(8bLEWS=N>1*!kD=DXTTrr z+W_7lj__?jpZeuU^l$q%0Nvxi-v*f5u)Q6(2Ni+GjmEe_p#>{<8W;>GD}r*td%7J# z@DbRiq39M6w7;>=#tjC;OzbJ*wH(LU4du;1V;VVT>rLB9n}(t!4>CMY1s zy;N=pWMJhkLwtbkZ0msMHI$F}vY4y~@mhGB20aU8@3^>ygt z*N^(@!&`knMwn^x;pw(#VV_*vDL^xh{vn~2``by!_iez1c(KwIX|1#6dld{DX54L% z@4InE#t=s z%Y=NzOuk*WvRX7v7|4HC$diI}KOx`8lQw%I1Ft8I3-nFGTZuR^X_P>`g9thE5+3vx z(GMy9*P@>h{hE;Ps+o>2v#IA3VHhVfX=5`EjEc?^b|oU+*`oW39wd60=&_^+eRq?41g|_lf>F5%j~NpA>EPPTfHodj6>RzbgJ+(I1IE;-0C}&?B9-ov#r82Fc$hG`8}PJK~JSM95?d+bX`Z;>}*C zkT*8+NZ(KKgB5RWEl3i(SFKTGmgi@sL$twhwTTJ$=_-zoY&q1nR}`94Y-<@}BC zWg_^ygl~%fw$RwfBmR)+FNF2*Zkg$t3C-T5pxcm!e%dAw6K&u}OMaq|76_EPR5(Zc z`J%5Cew&E)SgQCHqOEQFCdoY@{=<@cRP=MAUlhGl^qWNF|F+QBvLl~^lH)y$^-Ljx z-$*nr|0W$y4}%>0Q4hyF#O6XXhX?v}(HJh8cypfvznAC>geAhnZ<9EFrrtS1j%!JC z98A1Pc&l)=aJ}${!h3|j6#iQHq>%H4)MxI0K#u=N?-sr#{6M&0_=S*@y_7fiLtq2Z z*}|xh23C~oCOli%M`-Soh`&JeDB)P)B;iz{xqm|b8qwDaZxXH$t`Yu7c)##xLi3Fs z^!!frOTs@1|1A8QaF5WeFpG2^?~A}RAy*C~-Bj2@Xy#bK=Q9E0y9&<`(vFP$fkIl6 zk-k_sMOY@hLP)zt$}JEs7TzNKu8^i^l)F=SkMKUBu?|H1HqmBW0Qzy!&kA1g8LjS@+J zAf!nmX}oPWNFzkj_8U2SzducUnj|vb-v8}4ZzbX<-uGz@NBM<9njn%k_j@2s1xf!% zNUKBAzY@~Wkn~@K_I|!sG%XJq|Amm&g{19X;WRHK&ABilO$mu-2#bXSg|r!D{KZ0= z4wANefzxo1^bJCq3X)zfq{SfV9}8(XNcu4$?Ey*uK}fSe((ejs6iE6X!ef2=mAFSY zZT*=30wJyXNKX_de%pn^|CQf{pcp2-9S0?jf1-+SBjo%P^W!`vF>yR}p7`eZAMt~9 zpKU^ZgZTKWbJxN%x|?rF{J+?~2KeLzKREy2etS~bE#GHEkNxe*TC@dR!k&;Vi^Ik1 zKFiF<&X5z*TyKt()1mmE2fz3ycZPI+{VvOCl4)h7-Av5HgF;d!dx87-ib*jH!$WC-o%f4*vC+XE-TS2$3Y3nR<~F4$QP;q!&)v zOu>E>=-81#zRdSdJ&VCi2K$U(0^}U>8;gs#*CxtyX!Xb|r33Ej0g~J00k#Gq_ zlZPUVRqP)Cq=etce}pU7_lJDyrHIGM^$&x|eI#E64=dN#8Zw-k!`P6>Na`(MW99n0 zOl*dkJL1aq98;#b#%}#Wq{qW0|KQxGL2_HkQ4B=E$zXo&Xlm$9k{P&TnB91i%-+3- z^LuJDM-Jj63!K_Lp&w1ebBgmtnqr>%X|kWWXvl4fD$JJtrFk_MFU2 z+;g(wQTCkVVSqsOK zvBLFX$4&QbCjOWAndEwU*h=wVU5W5@$BmY7*}zmP*fnmH{RdmqdsM|dk8Uw}`09>!jj$6k@wQSr4b z7y|7Vf5~4*9W&tzW`KF$e4^Mc)O|T0J0^PHZeF6tU%G!2lLl+m5jzTXdrZuHz&5dO zgJ3tZ3~X>2w<gP`+g=!-HSXX9=F9n?3jp+9#@eHa_X^l{W_(;(=4 z0eu`LSZCvwgAvrnJ?AM$ef8jN`8W`^X%KYkBjTa}!v;4YE~sw-^s!y34^1A^w+&&Y zVSk`2!?Q|-?R20SNB_9c%5nbr3h=D6a?gQ*DwbRRU}W0W5McEG7u|0gp7LU8**^9Cx#M$P&AMm~W`SIkw z-ecS<^CmlA`LaHCOVx;oqwa6A59O&y$M+*=2+ey9&@3b*h30sGf0O8yLUTO8|AA<8TtFw2#x>5C7i69K6sf*E zBkIoQbSo$@^EUq9vFCHTY5M2b^Eq2_Jm8K#pHu#<^HuXXA0e^J26zgEPju#@7@N=O z1Cre$KA)3MqA~y4j>bQxc4*pxsU4mfn9ngUf=utX^Eo_(n9unE#Ud%c1r?vqc?6W1 zLDGEAo0RqEbM`XW%^c@klp;2tvl@ELe9ktbFw8qT=5u)BVm_xEM3dQ>!t?9S=j`|A za|Ru4%Z?9R;x%onX#XUjHI$tg+G-r=5t0dx;Fd;*lF%zBz2ED zpTqnD^Eu4GpU;^KB^k`#pU>F>vL5q0&iS0nDf$Bc{yU$8IUI8@Z-wUg#`8J6VPLw( zOxtL>#!TB#>3`>W{=c2)v7fk%pHez?BCOTNS6p3QI>-OYCH6&&hx=Rnix%FB9DUJp z#Ce{hP34#`4m9`Sf1u#c^Cp0)0q5KBHVuN#r?^){8IZGaH-HZ6TNapq_^NrHX2=Lx$DGxd zIM1^&pbw90<_VwW+YE2hP)R%JJDz!-t~RCT?z{~2eE^@#tJ71rweBa&66(Vt`~ia@W1msXg^$Acw%C8r05pEU!QfTdp|Al#=ueGLZVb_8#{*2MF=YcZ)3uVGQP`H>D zJuQpV+~&njj%HC86Q+o#$gHu+(M!?(CU0i=Yt<3ExSPD@IKVCp~c7tTnk1d}#8_W{H8 zl6Yt0oDPp@xW34Ull&ylM3EWIVCi`vX8vKEEL^GVY z<&77#$oXG2!-?D7)DPI*G)T0&$vleP4ez~)^EB)pu)85JI>GLSR}t9V5E%RA`IrnN zP(q*z+T9S%Jf%|+A=-p>?QR$YyBjNj1);z&E*t+iT5xu367M61jX&zNZU_$W|9QKc zsa?C^O$}P&8_vhPWk%NCw|#Yo-ysr zH(rW5?6{qeKMN!?5<5d+n8rNjsL%b#&|kWtuEb=!%7hu~P$*_kVv52teG}`H6J?S| zlPGZ;m?Ky~1=nXWjbdkBVjFF0d>FI&IT0pUa4F#x>}Yc=yxRO{ZE4uqPVj{*&_*1s z;1Xos-2whrZE1pc2zwtn4Q29&ZY&+X1;(ukkFVxgoig?r_acN@59 z1oc%y-%vzmfzNTP)i)Jkn+8GW?;!rjfSiq+2ik@i^)zmS4@!n$<0=pi=DQmc4cozE zzU13{6X#g?4RjRo)>(atb1WNhzvnHV`o3z8Wj*v!&N{0vagJq6Kp!62V&&V6uuVf9 z_e0e6K?Qv&apfKxvqW^^KZ+y z88wJI|tdVp|{aJX=^ zuv9ohI7fJ$@FroE&^*IK@7<#B7yeAhM@Q!SsF3}i^n1cX!ZdU=@~sU`E7CZ3TMLa% z4K4sZNCVH7{JEmdw>?O2EbtL;zVQWJs`yKZ&}VIFkgcJ4zLAg9#vt39bX3?z*h$z~ zXxbBUeMO%y94!3**fyre5o}|6oO!1G$|>JWf!J@I3i1mJdl=5K=R_Xn%>t7Ng$6p{ z39YGf`ks9aKHRc4GHuzkngM0uYm&)3@J#$Ln1EeC@UkuVtN9y=zZi?&+1`mCx61-?05~m=Z;haG&3UDTB3X ztGzWD%b=^s$$9*6$jw+;Q2A`uU$eR`t%sEPxo1=rRwb=^zV@{Zj~-6R-L6s-CZXcSBdC@0lB3`+V)w8+PsK;y!^=CxhCz z;fcdZv2@gvvhwU|>e`j{Y*uDfzS-3E1OoGQ~AfN=WA;>^r_mlr?*>F-LE=%&GWU9J03rr64TQ6 z$JFsEd}L)>4fZs;V>{~Ru54EMXcp^}Rh5Do_qc=Y=p1qnzLqth^4#j;P5rBPAWeAX zGqvIJ?P%+rwHb@O_0QKv?_esnA-wzK;fTwWuVtNI-Mo58)dlyykTs~PMdeFq@5q|L z%g?+2@xx*F6=+IY&)PqUyn`+I0$Ort)k)REmY-ZXysG5>Z{bLucL(LeE7Oo$2b4BB zci{ctxXGZ0-tlBYds5pASt+YqF5i_k;{K7WuxF8L9g-Q`46&`gqIz zQ`XE_8Ck!pcI%^F|0&heS2-Q8+>y2%y|?Q5J&}98-Del~FFvJsaq*biaJskNKW0xJ zcGQcX+G`=v|BNcp^~#37aQY|2eCjiA`SHemQ!c(Vw!KM`%}8hidms4?9zJynPUMmAd!E zOE*8U$GLYG%3Qi`^7;X_nHiH--Y{Y6n(ejW#ZOIW(mk_VX1;sYx!o@;{t(8B;XoEuhEchLf_8GJ6;vyomppIc4HVN+(Fg zXHIz=^7``6pE>2w-s{7GlQ)Sv`%YqzHwkYrhvb}Wr5-nuWz>bu{U97(>{EQ(moy!6 z_~P*{KoXaz2rn^vJ|%}~b(g}gA2~@JSpivm{m6FU-cH3#QT26u{)Qf`x|kj2R_W8ah1YPX;*QTPm_H^k{>!^|^fUs)2v(r(t{qV$P(t8KcC3Vd9+ASBtUeFy zm}`X)CXESJSA5qFN->v^lV9^T@N;;SjPQjCjv$zm8kJ^byM7v5fcb1q^Tz zJ4|~MX!Q#I+G`ouWcWh~yM2D`0tWW^d;;cADZhC^Ap%@n1;lgLGO!vRnGrVm{K|z4 z?DUD13zN~XTm}t7gjVoKyk%iN0zG{GZGfddf7`-s2t4WY3BULGn-?*_F^|YH`f)w78Kxl$vL^TqH9X!>qgV^SqnFQ9$(>6O;F~eL5@DnL$P|4f;X!y5 z-5|>h2|{-h97TBA=f<0CRJ_SX#+z(Zpve~4eA!3J;nDF4EF})m)&=q64zn5z-|E06 zVe1i;Tu3GA!%qj4aMH{;=4UR|&Ikg<(Qeq&BR3Mre_Jf6jSLiG+k!wLw$&*FTM_L; z2x!g-Xnr_Rb4Eb(!$Hjt*U>!AXdXofXwD31-kzvAGoX2UQ1kYf<~*q5)eEgppfm^|Kw&p@ULD_!+?MCkFkf|$U~oTHXmMQshdi%$pOJnHjc^s zp2{j3#}Y9XJEdR)qoV8@5_@BeUfDGyK8`VZWY>^51dn4t2>HF~;YAEE2M^bg8e77c z-grA9)*f5z^y25L(wKH)??Ezlmv9XU2TH|g5>!lyCN(x`B?1}djJl9#lVAJb)sKzo zH^fkzrVs)D(2O9kSZLBGg2(ZR*m1NS4tE|lZyMA=_~iu*__>u3c=&J#2Jw3H96Sy? zfhVr#T;ZAu_y=KF{QNsYi7sS`*w#>1MEt^Nn6s#c0k$vh0=Ahc!xrWhCvbDfh6=O= z9Qbk+3A!NN-(=Sn*QWoQ3mr_IIOktq=-@?c>5y8H<6VXA69#_EyDHC1#a;?|-sHSf zTIb}nY}eVVAN4McBAneJC&$Z(uH>c*GkZ-x^W?6%H=c=&6|gx&lS*$!p4TMm%^K}B z%=2bM8J-c%^_t|h^k(@K;t^BnH5nL-_ocin$o4W}{3AAxoaw&&zyd~0hYDY9o>7;_ z=&WeVTyOSNY$1V-AG(u|tY?kR1s6r09c6_1&oyx+;`F#7| z+?T=sRHFrn2YO|Yg#5s=MVC(oazl9=q*_^+WQ%-QNoy2(!L9IUqT1X)3Le*-Z}gGVw6pvT7k7L z>|6Hu5*K>?ZQsLIOq^Egm@N_Fn-6^R^)C9)32sC1wO;K9&Jt5tQ;oWHoorvYTUk}m zyuGjU&i^Q;0Jb&!O+?UEC)BbS@k-IMAojxiKd~N0%zh#G&fYhl2)@xbn|H+D|DOo2 z?m2fKd~e?-aM$8Z>xg?!yoNj2ziZElSl|8c`+M8;7#SGX9{+q#i`F)d1F4|1a%R>A z5txTCj&i{PhaHRX(ZQynAlIhkdZO0ZxDqh%8Yt#!F~Z4*Tr+SmBV>j-EY~D>n+8FL zYY;!pfSirvQ>6_v>K(}O9j|pZjsw16z8y}%KpqU{%ludm;tlXN4T8?=4IC%RfSirv z>?9XAfc^ zZX?1$ecWp!0v^j(AKvQQiZJ!%!_(2~?~a7y#`s^u2jxC)dgN~(o`xKXQw}h$6d884 z1kjd!XCTbzm5}SffE>$5_Zob#9@|k5wjb+(qQ>gc5aB>GI6EM)2R!R+zQjQFoCPq9 z$p@3K$Qr>jU+QO`L4BLiPtOO>I;+pp7K8l%{CjzxF>&YNAuH%SbHw8u&-Bb7&7Ku^ zp6MAuI@4(flI`I;ws_nf&)yRqAAwg$LrU7di$5sZ z?mv-(24y_^E%6+ov9<+0PV{6Vy2v!)WkhuBg~IEJkiSiIm1wh$Hsm&l{*mI%`q|(= zEt>BXsPApzCqfS=82Jr_rwC6Mo+TV89704n%sSXeXBNx^&6!#1xm@vcMc*jARs3b5 zSBd_CXwKkL?@vUd8BKfe96yq6L38nOs+;)Jg{Hrt9eI6Xx?V!Qk0H%_8qt1-aj|H= zpdo*baK7+b;Z4F@g{y_@g+CPDBjhU`>f^PT_>}Os!ru#D5$+PcA>1qcQ22@PGa+BR zP;auZo{%3kkk3yeh}H(At>})zF2e3YV+#WLKB767&-8pNLmVYEHX)!ViJmH)C7dJV z+%(fI78;uo(BBcgOt?~LzVARh?E{%^vv7;>=fYnKpAee<4SCbQfv=1IrqJ|v@VWFW z_3jte3O^T`^8oSY+Yq360|{)z{s^?|#kUmQR>-AV8P9PMk*_O==DY!(BbqPq$S)Bl zt|MP6{&eAN;Z?$g!s~=L3vUxv3;D*A`F!1V<)2o%=Y%f_UlsmY_@;2L@I&Dz!q0@f zA+sD|VY;w^u$k~AVQXPKVHY81MRb{PmT-=cuT81<+rsY& zmkRCr^Xo+aPt?+D)$@KGgLETAj}}f8mI`MIXAA9m_&12Y zO;{D4Zc{(4I*7DOAT}5BnU!>| z(5|1KFPer6j2|EzBpfOnBfMBRMOY>*7gh+b5iSzmEWAxvEj0VvN!2M!pV{9a zHM~EP=B;_X)+v9zHay{V*q5EeO%*x~-Lb1Sym(h_=Jw{rqhXKL{;>CPyTfk(wueLg z`yWdE`0>4NpYVYO;V1Tn`nEsZI2Pyj7_v9FUr^$)z2Sb8qE*))Uv$?duS{8k)w-4? zt-b95ckNaT+1ej=4np@_=&oQ&>djuvG~1C&Xq|g@8p@QuKO;R2r48L4-Vt8uR{r3f z@S2_PL}cCN{Q7bpE7K%lw-d%K?){*e!JlWC@jov3=6H5Zdk!J6eEbCPLVR@g+79M_ zDCslkz`|!YGon3Nc1`<bERU{%wJDDPq@=s9lHPAi+6)M7C*k9AWC4|D= z`hpQUmt22M`_a%DwrkqIL_KcgW1}v-8&X&SEr$>ZUkbsbAqXeU_wBnbV%T5Z-r9F1 z?f31wzD?QKYG@HY{3d;j?{JYd?7N0C_7jnj$o-6suZEUX#pv2_1k$OmAujZeYmCS| zK3k>DDlZ`CVMHL@#fHByS)&i3Vt- z9y1h-%q}Fgn-opX40QlhW<8c@6eIb_naOdtPYyt+fw74j&DfcYW|!iReUiHl`LZi0 z`=gkwA%6uj>rU`pLpsf7BYYJ+2XTI~l}xrXmdubQN0ZEu+)2o3$WG6s^Woh)xf@ZV zkHF%svJs!Xau8^21)6*TP9ZpIRwlZZ2{&@sW}20;rdc^4GtGJt0*$StX_U*skp`x| zo*M4rMngseV~qwb4P!J^Bhc7N8Vz@WgJ$LZWf6jYogZhNe*rSfG^-)~W->viX+Glb zj)~txaSqG;qhQFtfOMKI!{18yH)FC}C`zqW=90@~mpyo7t4u3n~3qWO=li>@>`bW$UnkF?tr!hreX1o#o2St6ACdj>! z{3BpUZjFQqmGEW2=A8F9iZyC*83QlAyg_h9gKuJu>TfX8KI8nx(R3G+x7G|b>3k6B zGBY(q#!*dI>%mqv(lh-mnXcljGFnA8sB5~KS=V&6VN185aYMI}J34)gDFC(rD`?D4 z+c+IdJ8(j?NufAR)7_EDEMzl3iovY7I<(($*ufq`3&ZGbJ0R{(LJ&4T1jc{a4z{}y z7)G!Hb?so=7=aQ(Ej)~Mh7u_ZJJ_Lsm}`v?40s4uSKJQvRB!{CT?i7o`V%jLhruLa z1H9+VTTsKmW_a+o0NCqbY1cnFH&pW>!e)>J8bRZ%b{3B+{iNe~9x$or%n8*PLHscv z4$@Fm!Up&dvSc<7!lyBtWuc-rMeS-xGd-FR|HfT{|4HyL0p)f6T0gi9u+a}b1mJlI z>q?tFWWg}57yc=MSX&PS{W!-dLV&I7I;@0otl}&1uvm*H;8?;q4pn)Ff}s{mQ|Sjc z0Q?ph#?l}1x%fAZY1YDHW10;BU$7)DSOTVTtmdWgC_bxsn;&G|9y7sFgeQG2{*CK` zf4>Ht5;m?o{#gspnLn?Ffwz2OK@9_}6k;l3hZV$vnvcMx8WRIFj*8fRo^wsOhJhlV zh}1B!+b1$=7@$_y8Eab%DKcU@!AGodYznqCx&mQ|2@WM}fcKno*A#1?;SVRUVCZCn z0LHPtEEf(B;ca+CpJy{>7%bzC((i)N{;`O4hf5I0gAnLHWX&|JVfZ(WEI%RZU>p-o zg%2bo>ng)4!M|~2`3YnFiHUT`eHq7@jlg{PfG#VQ>{P(+w_OcWP%I!qQoRu&+2>YE1`^JB{U)v-Bvf@ zhL}|Bumvs|h&0Y7wCzeI6blr6CCE*NHJrelVY|KnU>v0r3b+9*zknr11b<|0gb(O_ z5F{@Ffh!$Z4;fahLy~;t%Pc=(tY(z*Sr;N?925Dhm@cw*z~eGxMDQ1vign1xz<$z5 zjj&QjxT;zy+i*-lu|Nf%1L>Dws8tka#fqMdxR8ktTPbt-w1n;XJO$Z1t>Yzw-SReg z_AKjyyk(XtJQSec#Bdi^nOQc*3sv96{Ee3(O!iyX3d4o zWwfB65GI}T!XfXyP@b2W7k0hxFC6IA%k$>Y?i2jiLwVi7y$;-`XnmRIos@_FZpQL7 z&l{BI754Jl^@3F>gl`M=@|AqFaNuB=o1X5SoafEYn?Y^+ukGcnbMx?6>sr&w*n-kB zk~Fkgc-gmoi(65SA3uEX$Ugl?qp~!hgh5_#qb+~YX=7D+BwI=*9@MA5zhF@vyTv1{ zpfi4apOSOAZ5g18Q(o7?@+<8lu@0|_>B!nMxct&g8S>GVFm72`r!=!m=U}C7R?f7+ z`0*tJhC3(9>O?X7$av*g)wq>wg54wzWJT$CPWSjBOapzB#hd0B!&|$!)Rz~83K~>? zg(+p-0~<8*s3@I1ede^{D`!rwzx;rr|^0q%X zGc@DqX%iHbyBUhEFcSWsm3tZ_`V@<9+-H#MY6&3a=yt-}FzM5>j?X^x{XjdTsIhvW z8Df2z`ldkN9tPxWUc^B4oJtYYs|;xM1z08+VlTi8!HRLG|%%8e6F7xH<8{A+~Q3vUsw5Uv&8E&Pe_ zS3*8CQO}FQ*Mxr&zAb!Dcu;t}_L*bR390`^;ZmWoI|Kg@qW>x6>n+MRA>tz3Txgcn zNX6}#G_b4W&KBKQG}l>U{4mjDMf0sF`Lo2oS~TB)lD}NIQTP+#cHwV`DA(^qzbx9= zbs_x+;(sLm=b~L)fSAtMZ$U0ow6WU)eTwLgM9_Jn`9UV>K18&`0O1JnjhzkgH;|T#bqFS;BVW zcNX>#o~`&k!hzxsBcfgTR*&ss?5d!5y66hwV#(bin(y$K|4Pw!irz$o-z@wY5qf`3 zg!~htUl9G0=v|`!N`!w$xQ~eRhloi3PtmEkK$5OcM0_hE;#vy}6yH;Lj`;nAgTx;t zdaUqL@#hE^2(MH8jl%DVze@Bv;b!rFCVWKrxZqMGj z5NTvXMOIGs6523TZ(=I>h@EkVYiLrb2U{1sxULUf4<4 zMc7?Ps}rU_Ur3u0(j$cC{tJ4%Xqu%kezwruhe2EW>?Pt``|R(Fw)WYyV`2KcgfwI! z{R`n^!Y761evNo*kIhwXD8E~{M`-Tf;L{R@@gd#M678;=i=QoQD>V0Sq%#XD01L%G zTWIg&G_9e2a~}te6+K>P@8g$>w)WO@Mce!N^`fo4wYjfDpS8EXL-E$$`aaRL*J1vT z3b|4XX|DP}Oth<}nGX5pz7E8+rlFICG}>W&3n7hiNS`L8Z4T*kgf!71T_U7`4(U=M zjbupA6Vfh+^ml~TK6;I4n&vS6exbczKPviZAuVetN1GhtZXvC3NFNX~OrI=-MS!6j z3TcnS__jjY+mJT*ZD67uw7E}%e~IL1T|@aRgyuetu(f|S_i4~86i-VV%Ku16`x?@} z5+>R;(}ITa_P+dg(FcUIM__!iu%57?kXAK}Z!4tb3~6i6Ow$?C-xAV9hV&&uTFQ{V zLP$#((o2Lih#|c~NV^!)KN8aJh4in4G=Cv&?!Q1UPz}3t$lK~ z=ng__pKR{4kUvL!8nG~ai4f|)(yo{D7?ij7-NgHCRPk+uoZFy0=dOr}_uuoxA0!;6 z>va>-_@374@7%R}w}P)>H+*LPnO%JGW7`eC)(Dwl3XElh5gxWdZN@cJhg4$?)q2bN zm!&QXmt`#D+Nt%{HmFWrv$(AO(l&1E{+V4fmo;3PUY%B%Too=36??^P%GQ*5%aW?o z)~2p0DGM)sxi(|N%e9$X(pSG!8(zG&?4{a_%6e-`YBR?==(`hc7CC2kJZtsH9NU99p*x%0spU5ArDVSbsr zv?2K3N=ocPKGzjbL>?xG;`5Aj$KvatKgj7*oD|dD!N}x*V|DwSKE>hU@(Dig)!NA7 zq~box#a(?}al?c>Y|eG_$wAJx4z?^T$Ce5ID7&t>qxAJDUIJ~lji|{jp5WJW^%CTi zbi}yx(P~4B6WcNe+|gg+?wjDOanA}Dr|i#6N#38Cyy)YCA1ANQTys+YhHH|SHdyVP zdf|@eYqK|CP1P;Uuv+e8#jA?F-9IS)5!&GF;^Z~n%Hg$GZMXVNwddkk?foM&3`fA$ z+~?#JUtgS}Huqa#3^n@E=XI`q-z>_;m!#cPgp%6vupa= z)ar~inT76I>B};zGj`Npo4hP-b=umrH9vp5HP-zcR6L;gjd$v=S^rLBT84k$`Soz# z^G#n5yT1dv{J8UO_(X?wKh5`PZe${&u-K;=wS`iyBNa}1A4$9o4EHe8HsKUn31eB$ z#fZSNp4&jhm-W0Cl=oLA>1$5*aLQbYxe+r&jD%M)Z8&UB_(-?|3Yb(40qlXa8ZpV? zP54jY9!UEUh;ST+J&@)z5mxHt6eRXQ;*2USxnF0(`XVDv(wU5InDh`J)oq1;_a~6R zF7tjfz%UvCF3tH<2Kda7UW9>L2@{(50TtJl7(}BNs@W^%X&V{+HEFD%jjQ`de%^|g*Mb)Q1!Vqr=h&6 zjf>3EoQC2WR~Zv+TsKl?anMJoW`a*5){w7|G>d~8vO9(W{^Fp9+(nX0bN-r1zmMxR z9?4MJ?X2nJBrlASd{V_>;lxt|9+IP2KgJCny`Ui^-T|bi_fGdBILzO~`th6$-%_!C z22Bl%l9%_*2pU0tqqR5#=8kEo)K{A%wqfWstecTL@H{9+MO1%uBeoI5mSfNJAx z8CfwZJ{2AnB2=2-7y|Wp4%XIVV42USx*aAsJW*MabHE*%8)n@p99!Ft#OfFWYvz&Q z~fenim+8jH^uCY9Ykbli=V?@UiB)TOa8Z%Lx z0C9d(0|Ubz0DfQ%n^=P1Ek?#GHHvj(#UM*yJD_h8UhugDzkiIfM+UO?xC9JQnd@eF zWW|%=brT#G&vkS>*OAQiQltN(c&;OvD-}aSTz|~0YXTIWW~wrRz-bm76oOyD5rjr2 z`A~vi*AekthcZ`YhoePc6G8)Fy9t&MSO|ZC&K}te^K)z@Ao$Ht5^shP@nUke%eV>n zXZ^7hCE+y_97^D^K-G9X;0+pC6L?#OEWt1FSVF$xjv)9Y9!ucu3}qqQ53hAZGZ@|i zA9Cg_AjYduXsWx^UB8X4(eAK}G`t(0)E{WQbb>=`C@ zIDyHNorO+vL3RzptPQS8gSr53gNL0mVJW=lT;-ZG?`gv?A?$#sIPv#}J)FR@gWcaR zG1>=#O+K%PxD_7tDq^k-KLL;HA3;frh&%zowp!Q(;K1Q7Ek}`{3)1G5lex?vr^(%k zVPW?r!@#4O-2IDt^F8QtsYq|`^n%}t~r*n?ifJ-G}xx%ppq0UXc zG_3qs4lBE;ml^8ldgUPNMb9hsC2ly@B4msoup?y`N&u!bf3P=fw@{;#OC(tn=;Zj%KoiEp6&X z1q`6L-;Hl{XYA`@25ZKg%UD;%ShV*#f<>LNq5EbQaVNO(n`xu?hKGLJu$8`vrQ6YM z+`gWDn(6JwX%=@PSg_$bjVs&H))?f4u5bM|OHyx)+?4X|AZ@(x@St!v=qVxS+ln(8uG%@-=|B`hJQq)386#Jzn2&h9n#}#y~?67=&JU+}5^@zDl2#kqQb;}-L*QwLL!_JK} z6>(=<#pigjtA?d{gyYVu({ij2duH5u{tQx#;hCNhBO%|=$pIPfuWa$S^PEK5pRBhM zT&J*&C4kgZkU;ka&11rQ##h?GnOms8Rp9vX6H6yfnm&H&G-0sOsD& zkjFguG!$`(kkf-{jr|1^$loaXe#Jj1db{YSMZYHcZQ+OF*NSF^s5gxWy|hmwoh`bJ zXg+Z=zPE6outf0_MDu#f^s`0J7rj`>hd=6BE8HahHqlRr-XZ!=qG=z?bo)g2#xWp$ zo^U7;`CcS?lIR(tD@0!_`XSMNBD&BCE=UGkA(jeCZoOhzKqA0Sf7XsMpS6*IH0$)Xk)(tn#Y-P z{fMBs1r_OW!inNvCc0cSk2mEOiM~bjO5t6?twJ7W%Kuqt*2@FU=WFuQah!-J2|EZ+ zC!$0;5SzNv3mh+B`Ld0w*}aEUZ%9)>}mE}G~3k=`#}AbyFE*H_A2EaW|# z^c*24x=HiiOXT@WTq;~8G{+bGAB+B}@F5}ZWlYC=74f&imxVmP$$vxmHzCh+@=bpL z9u{r-1?a?n(U|QGewNVm570dS$uAIg6Po@3KJED#&leQLQNr=U$-+y8Glf?QuNGb} zyh-?7Ay+}6-VMTy!bJO??c($LL3wM}W9(!>zbXFP!UIBU-@_X%(}jh`o))yV^Jyi1 zYhfp0XJL`BzmVe+>ND@ifD=Sd5nds@Qh2?P*CnQ_7OoI(7ILPG@jn;-QuwTp6PJwt zgYb{Sy}}QLp9nt_^4$;9)fYAuwh*=!wiEL05arJl776gm((>5?Z?*W0wp4+r+o_xsQu}O33$Ftk0i>ZwUV;d|$Xv zcu;89OH8!yF?PGq*AN#V>TNDG_Pd~SMYk971sdgg3i}8L2nPv=3P%aY3MUDTJumcJ zF8T_gwF_Dx`Uau36EgO_NVin{Rl;?`dxZB1jlD1Aw~79>@Nwa@!WV>mBgp!_A$(W( zzR=nc9TfeAkZI^sh1Ra9iRk9SQ-ry~#B~?DiGQZBNZ4P=2;n&41mO%}xp1!V z8X@0tGQG7!S}l6L@P|UX{^AzVTZMcn%JfeOjomQ9zZd;Sp|KxEc#r50gr5jM6LPps zePLmuy;5`WvxR&ON%;=K&cd!jYfo(Ln1+ZyTsU4hS!nEwp>L+>tAz7~fUmRv3)Uv##ZK}5x4_Py0 z?T~dt)}LH9rR=`4Ps?(uTQAGKeMrsl}z|&aO^o-S&2PyH}oq0Th_s>{Ngi9Z{U;LfoN?4Ta+EahpkbVEmcXE=88WcUhCwW?f)h*X0!=mW)vIeW#RsTLK zYiZ}(Hy%#Ie#emk&8nKMPClHzA1S&Q7GsnQZ4!Qd?tDH8c zEZbYOYft8Y9>pxb)BfzDLew~8z^>Z-?G0<1tZKd@)Gy<3`p0P#YO^+@#%aiHSM7xD zEh@A7C)X4%%PnrXvc=kzRYheUsJN0gqu6}={#-7s2 zs%f*eNi{huv(}|lbzfdk%r-(jW^kY7U3&@#>_VG&Z*lH>Nhxgo=(^nX&DL^H;@@SV z^<2abIAg`e<^$gIlCa}+?!^9$nzO!*TJ(D_$!oJdZC%@%w3XhWq)$SJlJ|G)*BJX` z58B@PP|E&6dtEnl$l2Gps!`>xJ>g>zq8G<;s()!iUp8Ovr~l>~%ToBZo8Q?t(=7{_cvj z!x>F_t+)}pVJFqJUe|g3Z?MO7Zp~AmPpY~5aN4xz_k^ak@9(YHwI_rc_nfw|#enxx zlGwU#O^<5C4rsA114sCuS!b_6>zun8J?HHHke;@<1&=iLz>cM<+@4m`cD)0BlI!BQ zJBKnp?$s}KS?ao7wH>ziu8JN?KH#*^Ti<)_nJYT=J7-0Yn$&8@9Qddx1wABEy{{+? zs$swX$KIL1S5=(-|D1bnlADDPAj)EdOF(1|2}B5r8ZbmakW~bv5|AY*%C3>JL_~{A z+XN60k)Wc|mbTQQQcEjZv}o0$MT-`FBSp(%6^$t#ZJg83D$J}(UU%x9*OqK6VJmejOuqf^rR^&ZG{wGsti#Ia zZHeoXs@kthsr4G&js2o|(S7(fGxnS|t=AS--cTDtII&G)ZSv6uYg=G1NOI7!A9Yw4 zDoVwko#^ej6&@Lp+VJ#VSnI^8 z*aG;5bDKMn25px(weaWoM)%YP>&lxCIecI)TjaczOxO3PFCKFG`E7Jrk-t~qJb)G| zZ`S9CXWQq!v(9tc6;<|I)o{gWYoqIP*0H6cABT>eS=_Ly*Lfc`jeZ<{4{h|x*~OV_ zPOWNK+2p+Z;%>!R>wj00(K93W)YX|4JfjT4SEmbh^eT4GIjxGNq^<5$JZRP8_xJsD zFyxZQV0FW*IL|zLD6`*G96OU98@&4BbxvpJ=+osR*Nj-7xbm^4<;6D@f7Fy`lV=ZM zzreAFbJ$Hd54kDTSVEhL_Do02%q_Xaf5llWb$vrvZ@;7SZP+^9G76nG%?q8{#F~b8 z3|`-H#b-^OHfgo)vQC8?YSY|Kt4Gy@|1fyfJNPF2XWf$T?6SJ!`qZk(n(V?*ZNmGJ zBW^;6;>6mdn&R71)_1xSUnDNN8)uu2IIATrYklV*o8FB*_Wae^>pNHVDY~^b;ilv} zvx?dj_h0#BZR$-)u+U|Fq$=yqq}s%yVzWico3~kyqxGiFcShE8tNd5f0juxDH_7|| zv`rDWOvaIj)8|OC>u(wV*d4f{?V8hW&sjI{PN$vsaSF~`&U>wJ-g1v-V=E+loO0}f zRiTelK1^GixGwd)zL>Yw?S1}X3`bl3>Y+?`V)2l}Z_Pm%s5{b{s9~Z4!?~!%rRxyH8@@9KQa-m6>O_=M1@R_^MNPkE$BH`qi3( z$DTOAvp=^)gAX<=cm|fx?*0D!w=haLGHW!hBG?vgYVp|OD8@y;S~L2wW`7$SoA32r z-g}u#Vc0ce5BSjK3}^}v5p)=v$M;6OZ~{B6Fv^d=Qo^mM${K(r2Ib8oLJ8(ENGNF? zr0`J2_ngLvaKe1%c!`<<^C%>obTiXDLCxUrGfgDnRo)APlMXT>4dHM{K8XwSr)jv) zr3~`dRJiX<2KjI`Ja`F~$g+nyUF;jQ6aJ%7hB^EM(gx&7FhAS%J?~7Ws{cLj&;#c4 z(2?IDZD?!y9n6VQg62p0gC>fj1kK#}52c5gzfB~vm8l+9;xr6x`w)tR4%GfCJ%U8Z zEtv8H*JXsqH(XN6oY03xOu3fRwH`)fNV%=XO9>3#x!vyE@hCB@;47W4Drxp#i zG1YHaIv-Lr;FARRw-gspM85%s;r#+jK8{Z}bFDtcSUx#wcsXMqr^p924Y^|O?=D2} zR2Xf@6?1nob}2&XW|Gt=Sm}2unz4aTvZ~jiDiAR?(1`z_XvPNqo{1m8Z6HL%8nFax zlFreIyO@>lbEQwj=tLteFcMN4=_N{>#nnh>MJU<0J1KF5;Zvrq@Pw#gbC`3Vz7NZB z6hX)R16RC~;-r|^F$H1=uG%xq`#p;M8SjhtQhc3>pJiTS>UxULQ5=J((itUakX#6K z?q__%w9x{nZbV!oKKHzrkFFat)e8ueF;&Q&Zj(J?lRX@x;}7RjCM$LMj;Tqu)+YN^ELk;@9b~dA+)*~!b2i!Qv1ELmgO38-_3lEO>_eOE zWIVrfny}rbAQ|7VaW}Z8zyic%vT5<)Dtr$zo-~pIriVN&y-BK4CALs5@uMOs|_qGlNrO4#$+2 zc4|z#P2*3E**FlB;5I?C1r=y4CPXuxVC*Rl9-QG9MoFGoF!ppAn!C>NF)4;>5sd%* z*wgkV!7!o--i+U4z^1N05VfUAJ)AhoO@zrONhXe;8xw~gN*+P9HNlaDHCs16wFk6( zNNP%EfKQS!knydB{Gu?0hp;M4^~>0_kO9`fb7n87Vt~KBF$R-Rtu`%W zt#%syI8!0jNAX)0GjJ*^HEswmJ3hU5iSam!+^D>o|icH3gN+7cV} zS%jiS!Naou)n^K$>l6|58ED=pC`DQog-h!c8C4Yc#*biUa=2_+S>ub9<%^8ECHEi`s{F){X_=i}#jGXpJ!9D` zm)i7S$pAC6Z^YJT3Bo+>Tba+7r@&j8;W8tSToJx#MVMjEHDKez*dtQlt;}!{Job=^ zg$(pJkwaI6hph-R%m;)fl7UhaIci1t;uT?rZ?usNtTK^)&b0{h5niI>%dcREH_|OeI zFhRq}OmG*)zE5!CXe8iX@SGncxF-hYF1;EBt}^J#5m^> zy!K#Vr8$={tSa7Ws>p-RWMW{Psp2IB>t^(ImAu5(%;;G+PE?ITh=cH~2&ogr!G)-l zar3cU3vahC!>V}(xdF9=(Jc!ZQ1x~MtG8t#tHb@C_9?Qc>U*LgY%DX z*?&o<2m)GxVDY#bEnAe>CR%0dl7#y!qp+FSyf>OmqX@1cnr9HHgL%_p2Hu5-HM|gm zA>I`Hb{IwQ2tlTiW?ayR(J3wt$9b38(hK%FU&x;-!asy6Vyq+QW`PdOpBhgEKLV}60 zy>Ks7mu&=pm_*PbIGYl@fkN$&rcH$5gYY3|W*Nzr^y3P$82$tvM>4^?DnBYeiw)_Y zFe^7L#2ZL#$=PNlM-cw$(vPxrE<~UR9;-ocrFl*Y9!gtchthDYO5k|mHbkQ_pK*-d zj4IJU?CenjrN7O29x;xp8~uH@?ld+MP4oq}8BH^=y)9;&_ZV@usrp2ldb3x4`d&e-eHdJdfk&;CY(m(~AS}2jLIHzXi|Ru8-kA zg%6=2`8=XD5?5-!nH-m2h-x59>zB4>WBG?}ggAl$Do`+#6{N?b|;W=9vXB@Gv8a8biH3)|h z7c7Ie+rf8)XBiyjPzc{2o@H=W6FxRNUKv+IKOepvo`?Al;H~4?n$L<#;mhFX!!Lp_ zhv&>7H^ScvzYcx_{3iHq@H^n2gx>|f8-5S`OYrZ*e*({0K2ie5u`MIsHg5-xXZr={ zX_G&f_QSsk|2F(lc$UGFjV+@E!aTRM50uCC3!X==WgdTSCAT)c0bb;BvG+Uh?r~r4 z;FQGv|No6y&%1Xk>ybYmb9d)l#+BwP7Im|jf7zVpc=(RP3fI0z@gi2rz^)g2S7Yw- zC76!^v@7AqbpX&SUR_(fC)^og?)wW}suB{nH;#)$IU6n}w(ZVRC zWua*6m~c}lYQh8khzq)mY1Oq$>n>-vI=dD0|5!-<^`V^BU6|#Qg}w72mxnl+dif$6 z^TXFKnu72@+=0;FX!IYurjQ#JvHXwSoUW5w)8I{ua@ust^O7Gq6|Z~srLiL}D{z}h zhcK(T+E_SbB37EPpJ5?r4Pnv}pAC=X#UpdaW_(eAJtm)5dEX^~OZKmeF?J_^5YE z)SKMfI|XyqN4;^q5eK^)O#?n^+Tw8&etl8Y`%cu0GWISvdNvG01)<7~nilb;^{4?? z@J+KyYfaWSO}e%2z_VL*W#b<*tFy*5%Ry7bYOF1D#bUThhfFp<*%7lox0x(QO!k%T z6r_1)(Rx&&(&*nY4Y%CwO-mmv>fP(yOTGEMy;(V4v#57X)Jq=7rNkTtu;!ffKkAi6 zy-Rbvv!mSoA70$s`^DlMuiTA#Lvj#|n&7N~-VYI6ru>lbs=zV1X@bN%iz>8l;?!|NAwU*GTKulSlAdksbragT)FT`uTi4vBkBw!b($cJ4>L8~5fGPR=neL?+KYpAuGSbksWy zZ&i-Y!Ap{qCq_GaWxc&Kr*!SwGPmo1uDRaax!&N>-fN4nT91Z$hXNlXsC#D;ot-!v z@m~ zopR=kIdlCy!A~ccS|8_4OFw13_cTpWpD)j@>Z~5!vBG$#VXj$2ev_bkH)#GZypVa^ zE9!}+^ABE`&_6nUy2EAZH~a?Y3HL1SRsS~cYVwZgINuxSo4yRUoL}>M1A(KJZTc;L zQxpB_{_P>2ZTK!5L(0Ij>T>L_Uj_Z*E zZ|$u>*ycgdnGJjVm1Lcb`ymuTd;4Io8f{2>>}|L9?nT({oc&`7VcPxX~UH?tX zFT6&Y^U=TZp5K|M3*Rfl;bk~T93hSsdH!L#>EbMr4}Yn@UaSyTi|fSu#RtUSh);{p zi+rL-d;cYJpQU_6{77t!Mx?&A$bFXbx#C6Q1kt>whxiK0II*r2?R$HC!pHaU%zIZz z_bbW2B_Z=^ALGru%8>so*}QKBy%~ZB{Rh(XsUP!&ad0tTG6}hfWb>XC^m&pCMe|-2 z^n8NHe0;x?aDDtTu~+gh<{J= zKNQa=e$1anBEFI2QzW+~(Vp!|T$6fAUnmY#{Dq3YRQjpnEXB`Lym=oA<@`YLYZSju z@tdW8P<&MJ=6xrW|0n79iEk?YFo}3RA>?{^ICYTq-eW?1Yw7tUkMa2=){jF&nV;7x z>W7K;{iN}VpCNsjxP(N0KG|b_^ZpU?(@_t#AQ^d=~1!B4QJ@FQCg=mgr*fqy5_!H^PaSZt($>w;5{FvlFiGLQW#RK9o zk>hJw?+}j{ki7w9{QH`1rRP(7#+&zf!S0fKi-n?{m)*SAi*$Ul&wOLWsiJwm7y7x9 z`P853%=rSe?`hs9{q5r2;(g+my{~D`8?a~J+uW;s`@}cILn3<)SdS0Ie~2!ROXyQX zj^?1u@vLNPv7?wHo+X|u4iedGzLk~uVz@iW9Z;!@F^j}U*GP8P2cXN#r>0^x;{*|WlW-7Hp$w~2R( zcZm;(4~dV9?1iD7`1c+EBE6lL{h;Kx#Q66e6L7ysJLY>SU}MQAi|k=xd^<7z{l@t3 zrr3Gf?R$;vVr;@paLR zz(BgUC4Ve_DkkDqpLSA2j=QJaN^B=~6!XObv5(kK93-0WtH91!$(M>##VbUP>}Pr9 z;`hW`#MR;*;zn_kxK-RHJ|;dP@?8Pie?@#Nt zDTV2C#52TRVjr=eI83}q94D5DrQ&pPj(Cm8w_aG@E#h)eZ+nuU)-U+?}(GcQgN0z zPvpxyOn4oU78-xU8Y9uxVN57Q-xe6NRc3z4t) zQ0^k~g&xX%#R1}Ak?;91euBt1dnjKm@&zBtH;H_uhw^&yUhzjF-}GVpZ$!S^L-_@f zulP`YL*z?6l=*y>QEnz?iBU2BcXDUx&GRwj%a>dr#{X_El76T-QXDOg6HCNN zVyQS?oGHftu3jL0xwuqZCf+Jmh%3c4;yQ7IxKZ39ZWXtQ+r=H?PH~s`jJR9eBkmRV ziPho(@u2vYcvO5}tPwvE`H6q|`zVpMD^wii2#xgtmZ(Jn_4l4hPT&^%8B zi=^)_#{cf;h(YEXEshgQ#p&WqajsYFFt znRu&MA+8kbJ-0Z+l!q=^E?^pdrR)4^F$`E2Y9!;nXU_6yZ6lN z8Le}9`MJG%cI#fy>jd)w<@dJ?Z>DMsX!ftES+3gO24=LjvW=j}~W5tUgB9wI&m-vJc5i%b{3Wbt> z2FWuWNj)!NL^y#@DLr!uEx6KX%!~@&9~d6In9E4Q3v8)K5-+56A5HojBrg>)UdLPp zn={yFD1+T-v+qO(;T>=ATr4qn!c$0+5Jsi`W(Rdo;MShAsqH+Pe|kg z>99Y0LQ6GgteZU{ zDa<>8MAOy!tMn8kN^!>_hszEu3|!^{&V2=9DyBsk#XuCAG?waK%qbhrp~zx53ea(` zp~ysxNyXJ@^)SxbE%rgogNv5mr;t2?Ls-Jn9&TG;vc?@lv>X&pWw+7 z`MLPwdHq+(Sq9#=A(SyfDq|#=ad;IXVh-zrjON91zdje)s4N7y7TEF3k_)?ISw&DD zhg~D&^y2cXjmG{z_CX9gsBzldx*^%08-$Gpoile5#s%h-^28DtvTYh!L$Y6S+~{yK zR5OZYyTNz~#C7fX%70>H<-agyZ`xI{`i~!P$1h$v`N}zy=W3wlaYtg#xN2&&-bl&g zebFK|`qEfF(Xh*_=1iM<)#OQ06z&h=`?B$twwB-WQI;B#YQBC^Hw5;Z{pQ7q21TB5 zl!)COoU7(tIb!aFsgvhm0MB{nof&P<)*d-y#`HPSDKlnA`wSl(?RVwG$&)5w%MG19 zMJ^AWsbEeI>D%vftdtQFe?>K$B;dEoB2zT7}2qv62V>Z4i(PeNxo|_~MP7XB= zXSyf3O}%DrbGL=tGL+57M)kgJ!TTcXc+TpRo^gG6sdoduXz|aDkvzfoECS;sV=eY= zA1rwa+6k>=#t5F~U*`?7SoNE2Uf6gund)u=NR z{;jAVQ-b?n+HVTaH1w3m!P`0@XfC*Xv(7pj91TU#UMcMH`2y|nxtg_Cim=Utpfel| zagYHy8#f=a4KwOYtT^wCtg~@fLlG?ZC@$jF(6L~=$w$Lu|VF!OMKpj(6AJrZ^M*#A|3ZN>$pAWUV{&=M@^tzcmrp*8`QCV9zlnFNAEBoXUif3tLN-O;}$~6 zbCc5FGl^v{ML)$98@_*yI7ThLm58tuH>)coQ zu0>ZQXPfYPz%iA>>azQG>t7Tvn=oneaZdAi_3ldsTE;F2x{Km{IlswZp4DSt;I)eV z0NhW=lSFgxjsx~I%1FfZWqh7^j@VBeByv5N?o#nGkvl&1{MAM-5pNP#i##td{(jMn z*@7HD_VQ1Pe?@# z4=Sb`BTf(}i`R(!1jnt(vD@MB^-+;gfUy`>gO{thjst*Cbz$eHJszFDQb>yp+5^v@{z>mO)8rl z^%C3e_ESWTMH1X&k?_{yi)td%$Kadg7uAHbZme~tZpW?@u3_0A# zEvkv66(LOma)yy}|MM+kbD56E1;oGBgxzdxf0rE-oMNENY?rzPp2tmx8qd3UJA;RC zuW@e)CEW$dJDaMWL%9qma44Yn48sKzjV9@bfM@nb|KS-2Zy`F8^d3<65N;onwSZZ# zPd^4ZD}mSdVg}Q>7(5M2Jb8PXCA*QAiAeYfqYPg`M8YM=lQ0=!Ja?-A68K0A&)x1r zI5E5j%Ov+SEM0!M1uyKIB}DU(#4UOYx-RgMSy;IJC?24gfpl&$MLt)Hl%W*&{5v4B z63Kr?z#Ty2iHJyEM)5+%j-Yrx#UYISDaAuEF%xZ{{B}${onn;YP$oW~Vo6L~NpTRx zVT|Pr2FX0Z`(guJb(2TM#C{YniHY|>onMv_os<$N?~JASA=8`} zOJhVQZ6}mZ!#@#ASHW}~oafszqLcOvl)K^o9!porbkkz#jOe7j0Od>Y{CbDKj?0;D zK`fmSoiyHU6~Uh!OZPC-@goL)xkhvvFin4W-_|y!xjUA|h|v7Y4?TlVI}`2G&ZOf$ z(ZoJk{{d!l{h2aTQZY*==fO;^)8mFC6?JRuQs2N2qPle0FK|{^XlSk)mLL-yl@o*+)*Gzsu<|z3u#phEcJzqDh6)$h0H1jDtw_?6$8BgfPt(k z26&u6h*mMs7!|+_OhkKlPOU_ChDVwORSfVcB+?KQeSO(+o_BJbkS5X`!!_s(kIAcu zTj4#-KUc-TVPD9oV!$tc9Fc2E8AIfoQt%!1kqDIfdL)iHn#Yq_VgY!ty*dEU2>}S$E%xFQFS0*omFq8{W^>wSVK(avwblG+OXRf zBf_|jSoVO&h9#E5hj7DqGq}oE6V>ogXRy5s%o>j(*Z@$+E+G*lOM}NuUE3EYb~~+# z<-Z1x?@tp4;PC}|x5{o%KVkP4Rotq*jp12JQuWs4bj z$xlO6!=rMUB+Ek^Y+B51*B>5_+zG7!w~BGxY5k4PtC4YbKZdC^?w{502xpl{ELgKM z;jzUDzh(qZ54w&R1kxt#?i!Fc(lvYzzcqm`Pem-fS=dM z$Dp5&7bN4j=~;WMCb0-U0d+xQ2F(T18BVN&M~6maH|TGq;ly5eWnj>6`{4)~N0a67 z3HY2COfq;YJbEt(nM|XdSKyV3!H`+I5d=-5V45;6u%=eUm0)$T5>~}jYErARl|kuN z6=-d%3bdY8ah17p0rR%X0bAT$+%SQSVw)cu#oEe30M|aauvv0p?`;?!1wR^o5_~DV zb<~Z8=Qif*T33RAP0Mw*?kWUk!ZU5G=@5Pd{fYKbjC#MrtR$^ldyg!h>+N>l{Y75q?%uo{%>0qpm49C86t8>KO!8s+3(SJO zG4Q6-X6A_5mz~FTgr;wv>BKtDDq{)|+cPumDm=rVF>h`j7beu5p?v1==J*{-{wyFg zJsfT3#5$8qf5^n?SDa_NgJLnP(s8<(#*gna{QNw>^b_r#ouXC;voU zPX5#$GtFuj%`t89?VQ?U{P^MhMmTZ3Oz0>)-ce|#_c+d`#Y3-urC*BEq?ksF?NKM{ zk794r1fCVJP{seevUrr%MkG|&ChY1E%NQ3n&bbgxjCj|(^zLOtrtQO zP@8XWUWQ+a*4em$P$XL=SkM#~VWc}5Vf;!omulV`^8#%1An16A{5b=1HjWo!8)g*W z8GDe1mdEuVzYA~kAm~iRGv+7*ayIT7$U%F%qy95d+Dn1A z_I`k{&4ZxxJ=j~ufSirH8FJ8Gb<`haM0;uQ*4_q$Z5{-jhKT%CKw*RH5Eryp(b``> z+DnJG_BJETJh||6>{sC@WUONx{llV7cR|MS`;m4a9X2QLhm6~fblt50(iR<`*Vr&+ z_UjceAjkUA?S>Do$C}o4?c4-$c0C#)9N68Q_E5YIoprV>GO&8iGw4v@4^`}jU)YcI z2^y}KH3nLH0hI{`_1{E4(kb-{u&v@N|2O95Xo;e*Y2?`Ab?&Ro&Cwdk*(N;C$L8iZ z&MCTHPtkGWS*m&Jf`gRD1N%z2&B-t86XO2IbZ3fv#A0!T$QysAn=D=~@>r*yzkA4A z#Y&OK8uj;!e0oUv*W%;iQzG|i#=j`OF1|0;k~oKbCVFT)_U$B-$j4!ml$%M;mVCP8 zJjp#I7fS9Yd5C25iyHPWm3*1vuarDn@&d`%NxnsLh2*u8t0ezOGH3T?eYZ*ejpW}; zen#?3lK&#vytj|_J4_kp%lD)=@9RU)S$}EQyr+-&rjpHj`iO5QnWI#h-@K=f^!+F! zexTwGn&0Tk-FTwbCcx#7285B1EeMLS!XMXd2WuzM= z8M~QD$FmF5o8t@QaZkCKXns&b?jku)TCV__6q@n85uLcFpk# zn#U;M$-9PtdXm)KXdeUI#3q5Uypi8x7|CtfSwDw^XH`R&AdO*o8uO|K>FdLIewux^Z$SorJp8VDVlkJ5Pz-Ya?!qb!frH{ zzecPQ?-73@{#<-Wd_-iw8}mOWz9_ydR*Uw%kt34rd>>~1Amsm4dUo8=UL!I7J&-oi zpDuP2dx-4mV}3i|$56>5MKiAu;xChYxpMJ{5&4)5@h_9 zBD?-5my7Y=DZg9#`$ThJmQ;7Wz-iIsM|BNx%Vub=EAiKpsN&m-xnjN;e|_mM{UC9u zI8rPTCyAw^z0QscFe_-{Sy+Z%GY zI@emfzhuba{oU}{1K8vUipCFk$1*(H4j;=1V_Ze&`=1|jIHgHRapcI;k!D4=7rAR2 zAN9ObcPAeUCx>$jYC@fIG5P}aKlW4;_q~R02S~X!p)B{T#n7=OL3Ms@5j{G_od8zNo;&Z4WjDCXYiiEe>3Wgo(#4|74(wSMKokylEU~5Ge?yh zsYWzLWZXmZ;jr0(BjKq?n7|(+;ragfj6#MNyLSL~d`30G8lTZ#Yw1S#L*5^s(HWr# z@3Z{z8NAbpG(qqs8`I~toj<*Ass6C!TR@q~~@UO|=Jt6BL1oRLy)V=^ON0MSWhb$P4rr@Myf z?vJH2;v*&x&5AtPxZA1JX6YE19LiI4mZ@r?C;t+Fi?RHzLwsJ0srCw5dFq<;T*kV7f5TY-Nmqf0aj|qOnJx$CY~P*{IbDyFx(SP0V(Hc}9p~lot7}BR6->}c-GTUD#**L0 z3$JQXT+T*-BCoOb7Py;zMbg~Bf>ADrt54*Z>udRY_+8Q+u2`z~hZn;fVwK_DW{J=R4>|CECGz&YW-+1AO)YAyUNv zPk<28su}>arA9rJ*zBwQBLHFM;%Wyv)T!!dRKp41(7ZAly4qJ0zM*-n zvT;RN4uZ$mHCF=b{2-Rb^~dr;cvNl;u-*@1Y20Wm$H8L{{W0)>AH>o)ZmLP}Xg+SS z?S2qTPWuTVQig%eH{Eh_9=QgW5P-N1Gc~Powohtd zcG+=qP{($OJpd3zbtBXUqG1E?XjUsjRwOw#*^~w3k{H ztHB*8(3spb=eCROLUlWeb}q!(&6D~0od~hkc7Fu4+glZDz?RI!>CA7D*mezM)u@3!d*jll%NI4@cty2ai>;SeDT^erp9vC`J5L@Hnanl@Jb;z=Dml2VjymRBZKZ zMBv26+GzFSH(j9cl}HtLhTwKBhYuVh+6>fk-)$U!?7<-Q+{>^T;*Y*SamP93um*m{ z&m9bbj1M6d+Z&q!OXH4nf}(laiZ!?0)#EJ1ow;a9RfykT0~vQBm0yM72pPv((bng- z$0tyR%_U-(Nr=U}@E^k4!%zn_3ZND%#%9&2qAre6biBw!jlo#qw9kuK;P}&a^0Qzb z4+KI+2wRo8JX(QA_c`!|@I~;}1$Eqmtz(!6(NOr2RvD+`Zf6~Lzj5%~J4>w+Tn2wD zd<8r=zjZ+!H>GuUuelqF`>Yb=#mnlr4Xxw0+yegq{3BKwr`r|Kv+>!QyqdRw4?6qf zkGeI83pxM31IO~tK(8U%;9s0a00YOoM!mfmIaq!-H_JyI zwazLW+$Fnhc1v$$j@KoMxKw^ctXr?VPI)c!P95wOR(MZ4OUm+=d)JsxVO{fx*YXgYee32W2n-SXrv`?Zz4hx&UGUY1h+(UBGqV!>Ul}LH^WJgC ziM7Xx@S7PYhQ0UOJ}bfhU*B*FUaRaC-@oatyQ1+`loA^WHALeEVu>#5m|JiP#)%=_ z$c}=%@5OlU9lD9zC*|_OY*f8VD5^;ABRT^*+Dn1A_I`k{&4Zwm4|^P!WStG(3`Nl1PS|5V zFYTqlTYDQ2ws{bACZW)E0fh~&LtN0_$oBqv(q1~ewa0rH=E;ROt}$Ny3R%IAWBkML z!E`^&{A%OGIEbfvow-=u_sE`&%162aD}byY-ER2cdW^$**mlO_vDkVvLKu%BV{SU^ zy&jY5+KlTESUo4B#aA0AR*3!dKjXyM;&twy87Ibb#)-#?nQLg>i~`5I0YR}iT+zwm z9}gVw!fj4sQyVrX(S2|liG!xI^xXfLj{6tcPaGujw-fc3ikFEqMIP&nUnJftR*F2< z7=ORGRs6O1xcHRFeVXZC6uF;LeqXF5alZRZ^w4%3|MPXniCri=BS@6@9mx|VbNnyM znI-wVlFKFEEcu6$Z`9+8J~jmha{WvVUTMi zoAF_glW+iYJ7q`zExGad!`%y=>I zMy2EVk>#52x1d}zUJUXk<@=e^J*;$(NpHrBA>H%R|3&)ONo?;oL^ECt>1q`J4-#?` zPHP&zYS4Ep}k4_3O1C4Wchrbs_idNaNR`O2lgRq1Y% zY{rwIJ{u*oZ;$ocs&v1R{`balUw+c!S7$3f616c!$WxbkyG`@>vCCa~=X8 zmHedmwD>3S&tkQBKs+M8Bi4wYi01qR`$;@b!3;4|WH&YSr;B!cTsO&mL^F;R=|)K& zD^3t6i&u;D#p}cy#P5rhB74GF{=K3(KSBP5jO*H2z z=s%MDsc6nu(6g_dY5s;ug`)AN^~|kBZNUFNiOTX51_6*zs~lrT<7Y<6aSO#=C;) zJkG&vv7OjkEEM@33DdEgn>6PqaIWN=#UF^~JcM}r-KzNckmJ8kWyh!CHF3ZAvG}PN|Gg)UhG6;jyG|SqL3xO1zuRQT ze_bd24I)QLF#S(N4wIn#Talw9C?61yi0_CWiM1k!M=*Uuk>evM+wUxKSOn!_aj-Z{ z93y^5?DY(yiO23`h-8NLx)*=Fiz>dYXs>(ulFfZJ%Iht; zzc@%7DvlIO#7SbQI9)6g7l`HJQn5l@DXtOMiJQdD;udkMxI^42?h>C7_lo<(YVm-0 zRD55o5kC18D9F$CQ-Aq5#S%UQ z2#ix~jwcNmr#R#m%te*7d~GCQMPfx{`FD0FtxK+KQhal9Lh&m#&dh10&WeKK&p!I} zvsY@ufI+KDCJ+Ph1_YojImOLo>|Y{9%$J9gG&?#L_dZ|vk1Z1TO zu)hls#?VA_8FnMHDTNXm(m*Kbc1qy{j#u-3$#8+W3k)ZHk3uBj@7xC>NsWNIL5Lq9 z&f`_z>pQ~aPclD|+(@lS9X307Bs?A|5?IUdO>PIIOAPY}NOF1Kskza4D@Mmt43?vK zD0G33Orv-)#k(l-mdqVZaX&@gLAYbCLvS`C%-F(9Xq$IdDdh;b;~2S-B997p0%K1? zu9TKBkw3>$I1Pm#+n*wD6@AeRHRO@vPGsJhjO7amzR1CiDSUR|i}z6M5)&UXiCNHP z%=;8Y96u8GQRFe@$G$_6j|hA*gqwwwHWVkBI#X;P6Z0stf&ADZ6uZU585DWf?@nf3 z-gl(*j)|Ko_KArcMW0d}6FFEO8ULq;qOIzihVA$Hd6G^%6phvLe*)E?45=+IAKZU1 z8PaZ($S%w#_Q#lA1s#TN5x2r)=vIlDN{AVtC-%c*@Kk^DO?c0lTUN!u`@XQCiUFQG zF+DtyZpuU=sAJAA(+ni@ZI2~r24lF0PvOlNE(Ta_=n;xJGz(P23ED!929dt8k%5X1 zvK7TVMS~LOVxFS@iCG0%u__xib%@H(id7y{9Sus9y2`Fb0}SPW+L}OlF^A`msE-+5 zW_~YWQY0J4)nOw91|vkMg2x!KB2F&Es&|5i1s=4&^@9Z0BoSLOF)ypiu9eB9k!7En zq@xJrMw4B=*o@@!3mio?T}$|O@R;t0qHzITm~nmuc(ySv8%t$jb&U(?*z(5ZV_5(X z(;2?TaS9RW=j$?Ahsp4Pk!tJ}*ltv@ZCV16>lYXZ$ijTp#RwV4vMz-Wq#6j3=V;6` zgr#v5{fse{t#}I7|HE*H50W~xjO~v!+5;Y=*a-go4-AYcgxJ@ph7z=Erl10iyAaEv z@W@Rto^yKv#+6_>5gyS5qcPGBOXDub(m&>g64%0GCNC3(#f|W6rik-Fa)%ER165`W zO(7;yKPC&>5WIg5FadM;_@U3s4`8SHHy)%grF*xpHAvxQ&Ti8<$Ga+u}cv~|8WW8hG) zQPi6OGrhf^FOGW8Iyq-}n-}MJZ#XZl%$?_5JNk6*+9_UI6c;?#jT^9FW}?A@v%vH< z!vT&zV-2RQIfHZ8^x&c=7X=!IMmT)yMl{r)$H+{6V}_iV*=VqGJv5OJrvm!V%r=1!Dd23!tJG(3`2Nj; z^t1+M+C+OQU~!szSE0G(SOD* z*fvL#8+SUEysI#G(IBtEL1)wDLdkHVBAJfc&APAxok4X07|re`{#CgtB&MNfdBfoY z+06us7yH*s#MH&{svfi#&GdiM&>rhz?fEw&P{^?_Wu+BBTh`1#n9TU( z>8!JHKY$`=kMs0cd+4%>+1rS)%|ja#VDF)T!Ui`WE@*E9>~TA>e*6h&>$e4A=E;Sp zvnC^C*0A|@lievmvcr@!w8`oc%y#bwdwk$HRdQShwC>zRV&?9Kdb$#cnXPfPLpir_JEu( zxtHS4liXkOaLM+&4ih9#QT$BFW^NDITP%60;(s7{h2%RW-z|BwWYc$v{J)mGL-9{b zHhq_fe_8Ttia#jXJa0t2>9fRof1-FZ2MFZUkiY(XmdAE6V=R!qtzj=wzTzpdeqxdIrzxby3ck!5L_D|UPhvYD~4`j2S zg7JL{wr{zeIjM&!s)vm%dQ)bt0eeGX6G^k9a9>61R$G4k+j!mHa!= z?1#`lC)xI$oBa^_!_vPk+Bs$B00X#oKKmVZjcz? zXU^x$jGrs=K{MrLVuiR;>qtBJUTC;ISyUKFR)v@kiva`1)T)4N!i7u`6rk2-+`z@(; z%okX~D=?eJ{I{Ei*Wp_$8M(o`59Mact<9Aj~}@_bko5!eLatC|!q#kX3lE$E|>%Ij-GZJs^kw0XN}!&UBjcWv78XPSP9Z@DC|Y_KY_ zE^U443fg}B$fS^WWQz9`>^@bKmbx%ej zM!62!Dpe2W~hHw#>uy_oF>I}bDx`+wXIe)U+J!Iwk~V={ES+x1M7Usic?p$Se>=LeL@=jHTC+pR4*K{8jlrBMc5A)e)NZfr6{oFwttq!zn^oEC+Tja1 zOE=8VxVf0EdO2EklINb2b|}q>u5No9zC45aM3U2BwcV;0p3l)7CI7|qli7{JF86VF z8y4?C8Sl^$*oViu8*!N>l<6vl!a~&lbl=?SZ>(=F%3YA#1buURv66KziXgfUh|chs zGa+2X0Dm7qh*UAK!x#K1AEL;Qm}XTB-0BO_DhBwd9~~!zxtyaDkK`rY^t3S$ix1otpuyYOH z3!#d?28^0IM72q)qKYqA)>CIxQ5B6>XPR~8&QdRRvnr~1bk$SW|GG#N<)GJ%Fyr>n zAxCm!U@nd#sEuQr^PUweN0h*0h6uBg%X~F)w+W6QSbwC5>;SV+1%xwLadV@F&BMli z3myiEOjF*qyp1)E<>kYp50xl^hlMcPupAz0LWQL5MEEsdO{ly~o}+r3GDZ?AI*Uc` z_tk`oUVx0ov1s0=W49wp;PHhHv#LvdHQ^V%Ao2pj2YfZ*7rnrIU8T^JVLlGx7rnr& z^+8`v_(hl1TkDa=*a)Ho9z};q{_w7Ldl1^LTpoz+V3b{lq<`>XHW8RJZa9`)U)LE+Y=lp6<~w=qsu<)!WLBL4 z{>H%9Xm%}1L@Wg!G>AR8h=I|5ECj?-nC{0eTg(940(qA$W~^@b5@uYVMR}dM?ss60)-mKrerM;vCWi0fme0&A(wVl3_fSXt66&n--So=%_cbo zHYyZ*je-K}sr(G~FrvxN;Dzw9{1n*iP}G?G6u581Qq;Av*#;=jI9u@q^k<`Dto9yw zWUG$VqnmH1+^jJT&-N7?Vr|mQZDsOQ?UiLt$J`dsn;ojs zY>lic>e|9%QxPmYfmsZnnu`tx6MqHVnU5qJ$R{M@~GiFeS6G~UOG_R2lGRjaO;=fImD zMV{^$JJ3G6t2aHzYmW8F$@b>X^{#hwFudI#0MN(zwsd9JO{nk{yZ(dw0!At5(>wk| z3;xs#u@C9|)1TOx$uHn=TtnY4{LGG-Y{9&zkA>!0h!x7N_PTEQdTRe$J9henxN#M+ z^}?V8|8qohrp=!`_u8401LkNv?h`lv>DCW)>!;x~d7?gjo=T5955ZoXQNQjy1a({Q zTi>C73fd4Yf?HGH<%%W*8WU$djSr<4W3Ny)J>bc@T8YN5o17 z$XR<dTzRAAxV$_X&%_GFo;$-o1@fvZFc&k_`t`qMUw~D_O9~YkzcZ)m*SpMtc z`(iDLli_EghnakI!L@{E5>+$BCE?h~uUzlnTK&U~MUJb)-S z5u1t~Mf2km@qHxs6ZwpV`NoMe#5v**M6-R7?smy$>;vR`CI3idw*l?_Ml{^gosS3vrvcUEC?!_t4pa#r5U9>EwR# zP4R8wrjrd)WeT=NnO7Sl7UU7@KReV(Zow!@vBfc)aAs!Xq7e5m{ z{0L*Y8Dgf`T0BkcCiW273Ceu-J^ay<$BENK`yT#$$&18W#2;x=)+xLe#K z9u)0+`R_^oNc>Fn@cW5&n~JB1?53r@msltkiG#$U;zV(ZSSBtIE5w!Jed3SB?cxq` zkGNMvb-(cadUl4hzL`vi-!=Ar0`GVC=ozhZvG==s9RE8sJ$iIU4BeN%-(A2TS2#rS z4T9gHSr>6vI!CW7KfO4yxIuAd@k2FE`GYl~4G-0XDjuwHb~LL^scl}H^6`+vmk-RU zP5$p8hp)JxS#8=UsYj+=@br=CgErQLwroVYhibyemxz3c$QS+!`4W*YjC>K~OF_OA z>`XL@lM+v&JE{3JAIa#C&5Cnwh?eKh3o^g)@m zi61V`JgGMPe%g^K#lJr?smMJm8|kuaPv2bW#>`OMzqc?Dyo3;~#z(%>`f?dc_&tq;l5S;$xtX-zvf-VG_Y)?v-?EucA(F6_ zIU-5FgH$(8wjWRrjh=iLWVFG`k z*l*eJCN}O{Hv6G+`ye+iwPp!1!iNxU-?y;r3?Jb=wR;}LcPLg-G^0rP@F3C^3%B2W zP#!^u<3!Hi10fB~!f_%-_#Op}6EVUcC}5n35ja0o${bo8L=z(*BK$2I&B2z7|Ck5& z9rUUbcwB^?g7^5SBEg|KCK1fUoWBagh-~;|yj(HU z$+{ZDJ1Dk;PmQVCgv_@=#@1JctEjlNzA~|jiski{kt!-y)mNreQSo$rWm**#&(&9^ zo9;Wv>@hmkT=a6bs7Of)-&-$b#L5z|D!t)DW*>?nQ{#Zso3 zCaS5QGQEl`#I->0EuvzMox13QCAfEo@!{7IJn)U`%f_yxb0y5wse92r=J&R81ssp+fKIn+3u>7L{^{fhm(JVhP1pO?13p?==~3lq+tg681aJrSNR-$!ie zUkV(jH8f0z`*7pp(=m?jba-BrzAPPoB*d3H-5Nohz4#1KI>5LMNOMyloejqK^G-t7 z(M&}0s)(QD#vbc+3B1jNpwj^rUCDr)jk^-E4Ks>!+-|j%3dBuA7+nuBwFI4s^7a0&ng85Mi4KL8lV-n9e#I7vImjGhiD6k1;T0LIh_)7h}S?FIXu$e&CkM4Q+U_0*%v?~u!Us!tql?ev*|LNy#Y<^s_O?aOFf_~l;PdKlB zUYx_tx$o=r^K$=UKW0C1kT^`_y*}eF6S)&p{&(%?#p;{qq&yb+yp-o5GDB=8nx7)j zcb3d^1k?2tdE8Jg68np$-J$0XK*pQ)2PaCtLYyI%i9AO${SD$xB7Y}Rze?n9TFUo` zKNf!`J}CZ5d|Z4|{G<3M@fGnk@g4C!@ni8*u>tmZmfuLs7TbwEMf*IOzw?;h{6q#P zNS-WSEzTEj5q~Id5I2gZ-yL>r|E%qgeMa&2-QWF^-xq7dB%CN&AM@@x*jO@0;8V{> zgk&eNo7h9_Ck_zDikFHr#5v+pahZ6#c&GR?@d5F7;_t=1qJ7tw&n#KLcf=3Hk3~Ml zWPFC$Ow1B(|L5tFyNcaK+y8lvXmW+P zTI3ux)ZZiiMEtoJ|Bf&p&NBTU#rS^Dze@i%@g4C!u~z&{jGzDi6r3n%zm<5pXubmg zJ?F|{d{6OQ@jQ_ah#7yeI8mG;UMbEJ%ftoZ4dPAWN^y-?CEg?QUiypXVYbI5ZWZJE ziF%z8t#e=6PgIbb@2CFf`-$v4z~A4Jf?0r*Rzxb2D^r&{N4J!xRHYR!;Vi&gPAkRi zza`G{4#lI*Jh~k)qi=4poy+$g#6~K-isqQPcMtk(CYQP^ILB|F;)Du+F5eEtiJBdl zv;4ZnCC17tH5nP46L?QeMn$-?pu}4DZujRK&Kz1+GN3rThSGrI>x~z8 zrWH)+qjFi_2_{#E;<5>T9=F&tWp*guHo;o-ORbrJ*Tc?CITkfD6(=2wCM|w{{LfR@ zMsCM!#h9Zwd3nm(=0z=vlJ1C9rf|06q=Ma%J5ttSrsBk8&RHBrC}C7hWcx)mkV)kXzw(cEnaWhk|0mVg_)!5%I!-}s%3bT%OUC%AT9LIQD8vS7r z^oK>le|)}yndkTko`bR9;SSfW#L}Gx#X9(ShgXMrPmgXZbGmjT=4u>D7*7MCr1KaT zPIwuTH<4jG&v71wNJ3vGizLm5RM$auB_wY*v)Fl#doh_CF;}KYm_N?Y2UQDY!bMob z&2!A_iOUHt@R-#sA^QDJBez1=1>Wy>x`-mL=8;iY__H9drPu_k?p}Nyf;-`pC*)z) z<4p+tmC{5jHHY!!%dEsTNuFe-D*Io@PFvG|@^dEcr4kwWBo2 zN=1-T_`}+DXAN%Hp)tMU^D+vL%D0(aibEk>d zjO$Wf98Brk89}hxc;~XnMn@4?3XeHjiDf1@j9|_2M&q`{tSPG(n8uY){uh~~qt*Z! zCibHBv4o?cG%g#Z!7)Q8_k5g3k%GJ%vJ4b5)S7$ z%n}njoM0Y1bFgi8`?@Kc{uPt-VqzaWIujOGG2pLTtijkcOH2V{ssXqDA^VS^QVb#FjO>hL3#xa&_gl-)+lb@H#jmyWf2RwEf;%pNfXDv3w3#E%Wdv9Wg z4-z`G^j}Nl@rC3>wFzEA&~}>hK`Iksid>|H(m1Y9F+8^A*2Szoo4KKqwuBA^WLL3@ zyZlsJ7FQ#{)o9Gk&+=i=uSwl|e%x~7;87KVTNfp4U(5iFq3+vl-A#Soh4MpqWFUr{ zO@QJVV5=a5sY`5Sk;ph&WS#k{Fv&AtBL~SUH?x42m4#*v*aD4xqnj5aiE-TJaq@u+ znJD+%bf4T;C7x&?Mzr~RoPRcv!c=!B>n_S+t_3##L-9>%4Y;X|-m0h`dF!|!+ zTja60yLhNq+U{8sUVkdLOQ-IC!g9iek8|bW z!i&)i<2rcCv}xS~*yI^&k+m6lOY5SRnXk8~?(3O){u?YfF@LqYn{dV07i^=!PXy0|uND>A<5icK-Z1Ws#Zl zOC$Y850B)}ojPOsbd)VDoj+|xS=s#3vW}6woL)J3k#4#8Pt&tok4Oi&#GNsvY(~e( z*(lOwhKh8~o7}7O)Y2*QrWHp@XDpgsHhccONVl%tyXN&gC(sXdenktBH@8&ZT0maN z>hbS8{wvvt>htgG%`viPzh4iiy9c`5grl_+tW#b;p#}?#cy_DN}SAe!peGQOi_5B#MEkhNHq3>0nz>+s1&9AQl`gok! zzJ`ca-~FIjhU0-@C?4bK1H}fWF+M4@`ARXl%)Yn5=KCcC=++V|e-HV(TL#E{48KFP zH2Ey-WG@m5Y#+mGi2nUp>FXB^o#=iv0_{8OfkNneA2J(kT}0pRne~cA5N1K%7?Jhz z_^?jDz7-hvQz5g#>a)B>zx>~CPqJsPSNp%izi%t3W`B5rJst~3o@?8GGz;=!pneM15cSgJ>E5N>=xqLLFg0s6x2%` zEu18rDJ&&o99%BGl87$ZEdCDRBf_VM$j|rJsCO3;`S*$E-w(B{y^r{TO21kBy~0O{(DSVLmxZqrp^u~Ho7m;pPqef36Al*g+D`dc;S^!9aK7+D z;l;vhgx3ja3#Xo2g?9>h4Wj%RBIa#=C47;H6LzQ4-w?k?Jo}sJe-;0^_iMzoPT~DRYsY(5{PV)!2wxSxC;UM87vV=ja~x66Kg5UFZ{T?z5jo#TY#}tq z6+GWVrM!!5LOAV6>bu45#BDmTgd5K*8hSqeqCj}{jgT~z7SeF zVZ`$hk1?$$kK&Wic?t#92^&y(|x)}D1MUp9i7AkRQ--P78wsg;%Cl(lJ94Jya(*uFRY z?(KUs@>4fAg#DbTiZ%Rt&N23NlR0T2eAO<)_K-D58;vknK+qbbVW6$ATHYw*eAWH|B8L}3 zZ<3Vgc*}~+q9fj7!dFsg79IVGESGCL`K)RJ$|e7tsb)RVO0qwRvLBND0W%NY1tH%i zNaiKQV|U{uNiJgM;Z()7rJ#>wjA<80O+7u;MR&rg=BA&LdTQzrJozMwNhA|$h)g7s za-1Ked70X$HF6p|eM9xRl9i?eo}vuql&t$*#|YE-2nXxShs+ZVDWEXBOo$-T%t362 z2$M^&ngs93V8YcTPWPC!Y7#{rlTl4#s>ftjli(pnnXGCO7kf;0HHlk2CSrV2J_!ca z9KuV8te(g=8h5iK{_HX3)xcaEF(Y zQBA^Y!dbp13}zE}1NVK55uE8D7>^<#KSAW&I+6W~Ra|`mCa@u$5V0PE&>ybRiqLV*bMGtQ>gze_p^@Pwq>~W zXB|)Ytfz58%%(NR?uVEzh-T=EM0Q3!<(X83i1J~tya&6P~& zTHX$|ddl13hx)U<@*YIX+cDV`3*fl_-Zq+S$0_=;!ju<8Gx$2X+{@rWGy`_Pgfwg; zh&WXUY&Sl(N!X0&1}c_UlX%jT6P`vi&U>-2iZq*wOB&&ih`0zYuO{({C&$)=Y-|$@ z74!ty@=D?le*SXYkrKSW0slijKc~!^T()50l+qc~Cx26?pIBto$4!s8r4cthXML-- zox7agvQ^vM)~#m^YuTn{8$+L^M#48)V-+{*zU#)bz(=n=}q{!rd(cWFCgs5iL!AHS+Z$p}_Vryn^W84{LkmeqiWC_oESL z)Ef=kpzpmX7pseP`gSic9rGNy5Yko%(&*#yVV!<`>rvThklEmGyOk0B@^8Z?*21sc zv@Rz2Px#V|pgQ)47ue&ma5TO&+af#rRo*3H41Lx^9;o^uMzVNCQB z4i*}_0OV(iKU-KVoGV-^TrTAKN_|zrO~TuS4+)6wE0s02O*#G$sZ)* zI`%Ii{Q}YMl1xN;6Y*K%+lX&3zN`3?#rG8-Z`T>C^mCOyP5fN(rQ$2Zqd9fvZFy~C zJ2^&(Swi#o1bk=lcv3OxJja=@k8q&S91qAxi619CS2$H@?KAVmFA-JQh5Lo(I3hj%I2!vKDGR8 zo8;Dh^MLqAgg+DhLdf@GsDHa~mvFa`6QxZ5v+!f#XTpC8U0k%8FW$eVUGH_Q(pw9U z7j_m}`%W+MeT1BprQZ7NJl4t``vy!EqKDE=(r*~00?`B&E$FBFm}D`(!F<&Zill|^{B@`U-zS5ceMi7dxUs9Rnp{rYr`k( zNWwiX5hCU3q)>mB?RJ(k%cCD|v zzF=SyGG^g$67ROLr9dm0kvG(!=c_IeYJ>d>DQyTv!TwW0!cO!st8>CH5yHVzBMi18 zgoC_ZBpw4gaj8>DIG&s3&PG5e$g6x3|2iam;5fGd-HuQao?p_H5(+?fvvl$u%(>Ud zVVJ)UoWuJr-nHij!Ab3n`ka1$1|306ok5}Tc*j37si!k_0QJ6(n8pWjCw~vf&&ZC5 zvb<}g^@hwD%FG?WHkdsR>x<6V19rW~Vx5p-w|Q)LvAhB!bDmgUfYWHzc80Mm7iy&e z#qzS6{t?*5h|MTIo1dU;$QS>4cpC;qWY`RivLWe*Bo*WX0UrjONi%H0v9=(I44c6e z>l@VD&kB; zr_}7ZTi(Z<_z$i!qUjwkzCpNu>)3ph$gX2>tnEDzf2D+Mz8L8N}#yA>{ z@+4{O&+F~J`9A{Fl|hbi&^*@BkO2xa;e?@xa1xeLO=7%}k0G#Mk;QheaR$hPKy{E~ z8x5YeQ3P{*17it%l63KHW@BCK>oJ}IZ=lD7s!5FSn6Pns=hZ)!;MK#&&S;nf3dSn} zQ|W_lG@lzyXohVkL@bYDGm8y523r%j_qm8zh2{yoZ5Y6>waMF>wGEn4Uh7ALGJzWVASS?18=sunt8{2bJHt%H5SOY~0BJR@Q|P2f>E8PR9{Om?_7*}(+=bnG$hc?C!l>N#!+CNWyC>06aBz`nNOL7W*0-pg`FYfZrfzxNw5 zZ`z!N(`N*xoieGUbpEW;DRUz;XU~~Y7U{60*U23x&6>9`Qf?MQU=BTES2aw+;s>+z zVL|svkawOpf8LDFGp0zCrM|gS%8R|+80Dtl-Dlv#u3^r+V1ireM(_^G zfr=c^*BJUELtky^j}3j5p+Bw2>C&Z(J3j)uj3LIm$BplcVxK4EK*i-3=3uo`d-r@} zc5z{L!IXJ-&*owrzx^9M(oLQ`X85>%0|SRzQ|cH?>hVlhI-_jiobvj+o<_%ngm*mzdakw ze}SXB@NOXg89#T?+c+9vZ&`()%`sD>?g4Us!3LW)3<69gM#EOz zou5bJc|+#^H0tB6mN#@;24vuI==y?$f=%Q7)zVCQ1PZp>&hVx2fyH0%64+q&t6tV; z>y5X;T!R1O5v1E->*60pzdnAKjZZ7wj}%0!uM)H^12S-n{@;^kuxVF<_Ul{X)0c)c ztM6uC8IXYoq3@?wi7#z4XurPI(8v8``_d7uzI#ElcrGHtc_=hKuK$?+7@|Ml)2T;i zgXxaOcc)?n+tk;=TbfD5$mbu^Y#+lbi2nVk^z{oZ0(L(df%Xlzz$WN>4>B8UT}0pR z1^S}k(b!;0FiyX>!LY|;;j7qS7NOXe*mBK3FCgJVEhlFM>ALX7F|AKIbFy039vE*hg1iA+Y0!_;*D(u{3`KRsQk6!Zxxz9 z9Vq{_cr%R#{&nTwBl(}i|5bb~5$*j#n2M8+?Z^}!LqvKDp;;S&bUSBWXH5j;!&Ppy z@}DU*bL2=rPy9Tg`Suj#tH=Ydko+3q4U*p?-mZmsMDm{tpH({VRc!B0$=?*eM`+eY zpq@{Z{<-A;5QcD(Vmlb9hu1G6E>{LKgb`soAty4KuZz%(WAJ^%4-gI#ju4I(o-Ld# z~x7xKg-UXvR6@*NW%;h52q4-Yw+BBjt|@pACDBheeC_h`gIbXn+ zi(ewVNLb&Rqb*7|=MT!?BYvxJoA6m7XGYoX`fO95DBYeA3gK$ul|s%-GQC=OoA53nXDONfl+awa@vLIU zHx8>wx8vU)k4(xjFOS>2Nr!EtSJ$s%+sMny^Rge=r`)Z$?jb~N8`h`XWm_8-B&=N< zb}NHxC+=v5uMY(a600J`?-uW>4Q{&~+l(!{YO_|rd)rp0;HnRU8T4KD7Sb*%m?AH6 zjy##|s?DzKP}IAim+@~F*pO7vs31eW&OF(ug5sh=Bbfldb)H8wr@)i+E4ZV`^Ncp6 zV1@OKW__id{$Ww@KqSa725sHxZVYZntafYqH*wb`)g&}e;Ch_ItR3zK`ez#pUu$FG zlg%;p^urgGtiLt+hC7Xx7_7@l-Mcf%_*paK!*oy3X@arm@Ivx2i1+|MYds-@$z?hZ zwG-x366`E{Ibai#R*?%P4n>-K7isHf?PW6IL^J-wNgsiW8CUjzb2(z8e%79#HYfZF zAsjRppKy?tgT!Qr;{2?&huj$pIUae<7HoJSg~qX3XUczsjpta6SGe#}rk-^X$omnK zTQb#nR^xp-`Qa%09@#U7h*O2A7_EI;I1qWLJ z%ic%!x7c_r@3YBoMcLQLz87U_I7u#Hn~mSLgJd74D#JEKg10=#uwBSL8%?EQC;0`k z#&z2?vb=kGEbo`eKaQqePxk+!?EPfhlAXdfzeu)2l>I-l>|HOli3_${l{~ z^i{1E@hgq$bNlAAORyc@jkoSfqjo%!95GmFw2gV9f&b`W5Fn%@V)e|hV}Z{b@mPYn zpFvFIJq=cYifR)4(~9*m1m43Suj})TdiY@-fTwO8fvxaOVMAh`5MUYL@M0?3FqmQn z*29tMvst_imi56687LFjdX|^+m|7=1f{0iDoocp(=P8y53=Y8>K$=4y zMgu}Eq8nJayqbj9;&Gr%$i}ueqOVDOl$mNoXJKnX2W(d$`b-wNU^f|2wBc>Qdb%co zGJ(205wA-oupk@kb6YnyDw<%jU}JTK1Ahy2#II%4xMEczC9NZVbyL`Iq$G93FP6gg zvl&Q9=!jn|g{@iPrKEKHTS{CC+leyp-j?c1VRO0bNC_JsY|*ya9YIQRNBrv6!xm)N z{ZZp%j@wxFOvFsv`U?Z_pJp~KW4V}P1tRo#?N#GqITj(6twRp4b!tj1M>bLu5WSPj z5N23-)SPplSB^Jd;BoxTz6^C3GT7u zf8eI(xaUR+jZ3!7@os4!H#_1^kDT7JjoW;vyQGiXC<0Rk*|ec<-#&P=A<`nxeF(1B z-VRhQ?$XU&^0-+-(!lev##I?z%}NY!+s)A3%{I?lp)r49dDj3o-MHz_O;I5(v8mu<6cC9ydL_l@E2))M1dPSA7dk zVtN!Q^^p>6?gyPIuZ;G5Yv4sX7rKe6aRIqdQi^!UjEzXLZ2x*B(W{)H&th2E3H2{oc}i8)EPVc`!y)u{RdrcLVIk(h~}Xbm}jK1jm^jVIB7l_ zGB6*Hn+-t`oq(FwF_Jt?l`a9*9Fch#Ss(AlzT$yCVE7;02Aft0fnVP})Q5c3$F^8~ zMWAgNkb(8sp-V|9*tAmcmSz&a#eJ6Dd0*N*(EfVcHN&b<)l0dp_aa{zkbx5Xw~vre zuyt`h$*=E|EN>2g`vDU|RNs2gwhYJszjd5JLcyk0g7@nS9uw2Yzw@?zw}G~0sA3EB z(a(zwmb@7PzrIZ9<8fm9Fbxsa_W)>?;do$}h(edf9XF=`4AGzO9qi-+7EoXs<8z4U z{t}4;g?Jq29JLM1!@x&-OOs!Te7#60aDN$INA&MUwy$3@k!Jg)5oq6G4?GEdA3$b< zt&8Z}y}*?ySO_5wpLrjT`gnX;r(fTjjWMnuv%%`KyhXqK-@jJHp1oe}{|^6c5vXQ= zc!5103rFL>t!*s3(PPIM#nj7L74{jgJzru+@g9u6%wb!ckG8nmgn4(0KGFuFF5)mE zu00dQ&lK`HK{>B+%y+Tya>;olDj#KZw@|uM^%Vyj6Io@JZn_M9g>oO86oXC&x~uzaf5)c5_-yefh`08k9^#E%2>Az!AENwY#E%z0Rs1aR3&eBIiuJ7!Z|1kz zAL7?5eY5ym#Q#LRS(AbMPm2GA(q9z6L;UZ>zaxIH_`irZ^W50~e~35p-Qd%3QDXbd z+6(Zfb{I1bkv>Q1Wx~b6)xs-<>x9<}d493Jn}zoaIb}(?8K1yy z;&%vl3Eva)9>Dyc3jZ$Td+n4b3p0e7!sCRkgdK#|4%16KpL3{ZfN+qI_Y}%GT}$K? zD$$Hfpc#+ArIN1^UM1Wl+#=*OD$748d|LRNkQ1p)|DEtd;h%+^N@coT`@^|Z^43nt z$yD;)g`7<#Z|sslPN$NeB{cR&@E3{ageudm{e&~B?TWGGMN!~q!at5Lu-}X504pqm_l9$^x_bb?0dY;@(*^g{z;X4)xhuB#*!p_nd zc9tfUnfP+gB`ek!q{GV5v}$*4AhNqQn6bMy9N1l(RC?MF*X` zNA8=JPTykqn$Mn*`+k@(a^HK)&d3O_4X(TFU{c%38KLX9*QOz*W?6W{_S$xP5^i`4 zR-4_mStZ+Hry05L56gbnJhU;XYQw;cfnD)Upv*nA;dE``*1oFoWWFdFU;{%XK-o%U(qAcH3NZX5zGm^V-9NL!lag?R+ z#WY_0z0}vprbpR9xU8g`M3AKDCQELx81n=#}gg*7f^jfso!FxrM+73BZb z;J)T&$T*GJ8I5_+un$KvKE+na)OB+gbW&5f5{AoSLLCBbIzP*r++7JVdaV`InyeEm5VAyBl@gBY>658p25p&B|c6=IYSPzpKOYZCgdX~ z1Qu3!iC%Iy$m(&~#UvJK9$4u4HWM7;QOj0SkLxa5HS~C{y99^m!J#s{<1@W^Ju;eb zEg~FsrJzM#4^JXQ5R>>p9$MbW3`T?{k>K@lxf3-IMWCXOQ8Svb3^4(x!&;!HGHRIX z01+QfaeN8N8D`E$j5zx5y&c$4(3Iw z2`t03rh)T~(=~5<$bsQru*1^vB9zZJn_16Q2ze+ldR=hLx*%!pVg@?Z_+S&n3~|)d z7cm{vJ=ElFTUJxH2r(3xxGs41x*%!xYJ5KKIJ-E#t~=y~E>B8PmY#wU%2ItQhivR8Z>Nb}&O*FAXAgPV=?1Vmis z&6XQ`=e7br|0HxJ1dMx%qg^re-B=)X$hxk$Wjo*0@7%NWJJ&eJofmN%M;3FLQBbv4n*a{@<$9pvL}tLwK|+tGFoQLkcs(|hYuM8 z#RCS*Scx8ltGuW^(Er`2Xt}ZZW5!M{=r?58xY7BCF(%e$raYqCySnBxw8Uq)jJAlb z+m7rK@4L3{3hgxx0n27Dol$;%$qb+Ul{F@5&Z@ko5HVZJ<{|X3J1T760LpP_SvM!Ta@X^6A6>(rEiOgSKU; z;wI?Z<`Yabxu9JDm~cIXs7wA)}0Azx4Q@5e*Fe#u0d-49Mj`kEamg1&dG zGN7%C=sjk7i5;2-%zB$Fu#FL^4@FI#etpFlr>8(}gVkqwi+=gHVFN|;e8KjLCvu}_ zujP4!W5KP{bL=0E%vf*(99gm8nvvn>8yQ;(`@;+D@mM$-8|ZP!&OYI_g*Hx3y4hg# z9`Zm`kKaCC?CacPy+5F|KXR-S|1A7e$Z1N-d0qKBc1Rv?+L`(ZdF>+4893sZ!n1|N z!nwkwLjEUaeqIZRRl-fe+l3DapAbGRd_lNF__pwm!hOR1Lhe87`9he0ejsn`J;0{o zTMP4qrxJ1f{DIKeb#U^TbsQ*n7Uke4DgR9IKNP=E{8I6k39BT(PW%?}KNfH7JJ9=( z_@|WqjQH*1UlISN_&S6HPb8rbZJkJlxd2J$^ zzsSJO;=2la33>fwzI@>jVWDuW@EqY3;dw&Z|5@IQSKuY$FBe`dyjJ)l;TGYo!Uu&v z74n`yy-y2Y75-Le#xv6275|aYjAO_f@puBwxCNdf{&Zoyk3!6)n*6JTX8fVtwc`#|^?;YUI<9+Cb}@tpH#ewuNJS;A~# zJE0kuNH^mVc&g;IjIf*;mq0TfffFPz5}I)dxn2Lo#U(69GXn7vpnLfBU_KgGh%`qK`J6%QF6=2BARHu&|5nt6l3ygeN?0ZQ zvG7je&xF4a(%`{*e<%DuA-|JK`9FjXZnxx{3y%|a5q1~SV#0i92qz1t3FiyTglmLX z32zeqSa`qiVWGKyeTn_oT)$C2@6K`d-|k(%g8ld8-rZ03vLD(0+lLR4hq3=&vUOcJ zuyzHkzRtQ%I}!_86{Hn(D2^Nq?EhggJOCcNo7=zFaQk`dg1(uwc;1u^J8WN4ty{pi zprLL8HQP|m54akRYuSFk)7coRc_tLDakBzk3l~h?G2ZhmxWB7(IekJ05<(yEbdBXS z@bf?NSem8=of$a)96peY^(01YH!zbv!|~~aS3=|t;^z4N*urAUm2R+@{(`bm+*tpD zn~>msNQw0?cppoI6V0nEo;5bM1TGczyW_Btf5CG|_T$yrrJXJ6U(j41oUpkJgoA&e z#$a%XQ5^g!GA25SvYqlxm_X=bY?g;G0AM@iv&e;^j*wS`20;G>Azr0nJ6+9!vYnPf zB>#j-%Se0v31vI|9VAizgtMU|#pj<8bksj#Y9Az8|Ac7{FBdYou7wH)XFIyT0q=XB z$+Z(?4R$fXm|XdQ)L<7=2i^v<7BT%DvIP-nZi|@y$0*y6EEPLvF!NZj4ULb&Va&{H zI9T{7H0-M$3m=7s<&_z!@KI=3z7Udb%%j6uwjt_Bhe{Y-$+iKT(GA405VfTETwXaF z6++a51mD9V(b#5a!Y863kf>k;L_0)h@}0KeBwLU~W1GPgRgfK<%YsvQaWzd{NewJWqOr|j3UUuski)8i1s9IB1#hqgNi?<@Ou@TN z!OUJLz$06X*c7(fa$I}*OSaO=5}G=N!3zTYP6%WUQ`#1r7G&B|lg5W=>Uz?qg_w3e z)0**2WE$&O1iHDCh5bqVo6Nvjnc%XH(hOYR8pN+=29EcqNc(TppQ5$?8h?suQQK{* z?}KSH_BN<%Gft0Lh3QeTAy}VB#SFifM3!!3Jt{V~9u=EdkBXVra?E^9eJ15*HUV82 zZC2Ez441h_G%54EgEK}Bv1rHw1&bqL5+dxw8OFEZ93vk`;NXFAnZSogH?X9lnuIxx zW2+b;F%P-0CR3Xk$bqqhQxJ_aMiTuHk%hp~X5=JBcudH+VjKqsnFvKzPQq)|Sb|qO z2VOL=S}epQn5SG=)rsD2R~6cPyc*;oVz+tHtnf%|P2ef-Rl}>W32E4Ry2lX4Bf_{! zC_==i;hbugC`AmRPMU>DuR?@bnBeuB&n!$mJrQ9WH=n>-V(29m#7jJyqzS&f!NbU+ z(*?eKY_SQv4taYsQ4(`tJkbOz;w8|w#>#xXWJQr!wrE3mEmP5GLpsG|(T3O^gZD+G znsAuT&qji|I+-aPFB=b^Klu5(aP3G4^y2nt?T3e0=Dr&S#d!PSx9w>W21Pfck6EzT z$4wp&cZpXSZ;GE7&x%(X`frB5!g^Ump34pWc}30{6DGLx#=F_~jDYl0<7n|JI$9iR z94)r<7AG1QM{iAvNslIiPywuiX|I7V0)Hh_(#Kz*aPf|7C5k7 zFED)**h&^ufIrM?CU(~c>ls^+dCb)iGzisg)4--u6!NaAIB|iGaQ%1eBm%5rvWKH zS2#_`!B6>O;WFWs!Ybh=;s0;jUv~^zwwH5}L~F|{C6DXrBB8PA;bdH?d{+~}uM>Zx z_?yMwBmREzPl(?p{@3DvBi^jtf1j*G!`M+YRKi0{L8FPvNP;fkK|A%x7%qz%k+{3eEWh`7H526fPB- z^9kvfieDqF6s{NED7;B{hwvUD?`dquW5TC}&k45+cM5+md|UV@;a*{_@C%{K@eBP) z!iK^oLQZZoy}d9;$a!bVIVnsus~~`!?k3OoD2S7V(}d><=Lr`JFA!cPyh6BEXl(M( zce{9N1AS2ZPlZ1hJ|lcp_*>xz!Wto`*x62Fg9mc1ntT%>r=ZE7Amn^Hd0I4xoJ}VV z7joL1e36i|;pEGOoa82N&RZbouE}o_a^{-+eL{0zNb;U1C}$wr@oxK_&lzzxwZngx zEAQ~%ADId35^G>{Fm}O{b|h?IFTqb{N_da_VfM+d4W^|)lD%Uhd}mIq z4OV#l)EmAtJ-?k!ftNSXI#dwsL5pOd1HNU(l2@|iyE_w&UGdr4@QP(0JX;%FQS?FJ z=Z|wtnM0@bnY^j1}JfO{Y*-y$~8_$(Ba^R*e3HaJK@*O zjaIiEN~g@87f5)qITKTdG4ZA5p8)WEO5Q2t!IKXO49*=;*nqcKXB=~NLTvCV6V4>d z<$w)%l8-Ds^%Fn$BTfXDa@b4fp5gD90eALKjj!ic1 zaT#eKCWC0id2Y6&u~X>6{hf-9fV2aPmGB9~6kBbJ?PRg3hb^`e(!nfN&XupG*xzlj z0l2m_y5X?J9*4A;#g_1TW{S;0Zqvv+SnSvF#hP&6c({1ubJmz5eDBp1`74VIMPhWn zLOf=f&P;3*M>^&RI!!4<;Ug`e{7+cUWD={-as~&WM`1amscf_}E@VGGmSIh0jbiq% z#y+!H6Mq48&!MKVrbl5KGf%vM3wxQ))CPZ~@z2NaTePqpL>#@EGw?76+9FWr0WXDDYYj z=^nsdk7Nh&u?$iOOyKT%M`+?7L9%7&K6W>|78b#C0qjYTY%8lr2CpzKsvy`n-%?Yr zA4d~-ZGe|o!b^zo^18g5M21mvCV_@>?Lr$=x)>k8kqiPKM zYh2>5G3>9=eiS3Ben3 z6WED7@V-i7LvLIKQYuXX}SkZc+;gUdHIL&qj9Kun>Y~%MFKz4ZQhA5P5)k z&HDoJpNMFRIkY4hc(>)r!oxBh(H;npCalDE6(T!v1ETFVkS08i?URVye|sMAsAZs@ zh_5}oVcK!dE8HT)C5YV1m53bcS0nm^e}ByELZB;h{Er!pJs)J)Z%)I-zP5LWk6S$J z_`l7koMvz&nt|f}Hh|@)4RYMFh}$3ni|^i?KKQiW^`mBj-k-zI?EPre_%2<*y`A$o zxSK~Y*V{Rf$zX0AHPj^i-Xz^-l78Ghn*0F9yLZ&kwnob@jg}{j zmS39IKRjwE%KXk`yM5G9wY`$CwNSo;hAoJa76G59>2(S}kGNKK+S>6`{nnS=mjI3`MqOZ95 z2G8Ma!-J8}uMd-2#&<9Eu`O2L_&9ynA)%eG0!yA3m+x`RDdGjoXt4SCPuyQ`A#Ize zko8h->y5WbzmkF{8l>A`^(}z^g%{_UuKj32>NzdWk9QsPg;I`CD7LwiPT5) zfNkGqUm1`AenYUY_ee-Ks*g`?etlcpc*lwQxRk)^yGvy_9vBkR54GvDjSnLdZN6>T zS^g`tfoY6 z1n-bgVA~jozU~T4Z-&M~h++7pHtAjHxJgu?VD(wvqF?^KP1>_b+rHs(>tGom`5tln zK=ABC-aBZ+j{fz5jQQhUuJoRXj^wL%^5iM})b`|=_zw20_|G!)F5*4GodESI7!MqW z^tanzIF#7L`?r*WL3gh5%~Sdk;R+)1@myxU^+f2ql?Z+J3LhaNAI}x$dya^F?<;-3 zu$G8?>=5QFAR=E85&F&((ss;z{8z<%xU7968~iCOkBd$}A+OowjSUevR{RuUv2ecd zLgB^2YlPPcjja%R*e}%kfbdZv`-Spng})Z=5WX&aOSo5fP?&{&VEGe-or$<7nE#Q$ z9^`RR`GL}hh#w)|*!+-gZS=F0K1b>N7t8X-)`xm770+24*1KN3vC*Txo5(sz*u?p8iy+k^i7%J(;=r{coJe8#p1edarL$k(27U?-*b7n=2o$Tv>u=L)AO z-P+zSB#(T?mIpoYHu$@kj{Rcr+w9WB^Sq=yOK4^(!1LLG@?2q0p|w#D5I;y*C^X{> z<<1d5MR=Z&=NnB78*1*$tL|M))hC8Gn%P690yf z_ZjB@Kv*OENcgGnUqVi_F+WWrM9!KJX)7TfC*<=E`3}N5;}>#X517sw7UC!&m%NeZ zBqwpI(7bB`e!h6l#4w%L4Wb#xz%}A4g=RcMUS~Xmzf0-&3Lh4l@s0Ft;-3|ob>)!n z6#uU9ec}HJ4+v>-V!Jq#K}-{72%8Iy|7xVi+qgR`y{nMVNz^k?c!qGK@J!)E;S}Kv z;T)m0g~zY!y;|vOg+CJBD7;ljD-qjqzwlw*BS_+x}pTeY|$EON2g;~PZ!sCTG z!frwu9I4N)PaYwDv~Ys(93f4P%wHlrUwEN#mGE-mI^p#~S}Ixo9^r$+p9-H6J}soZ zlKEc~zA4-zq#2Xx9}E93{HHJxX-rQRn&*rp@41X}1|qT>3=8A$6L>^1>GAiA4wA>; zH}WL!CF~;{EF30`zkiIEoX_oSSFv!8utZocTq3Lxt`M#iRtnb(ZxC)0ZV}!pyhC`8 zaI5ek;Wpv3!qau#%OsCKX<3qY$;<88JrWCD^KyIl?AEQw(kw(zg4?s z>y`N0D&8t7db2hVc@y5o@peh>s)Gsnx2F!;cWK}Inp||y&3CWA_@LW%)j?<0O{t-( zgvzSat*POvzWXlg8>|d(4&8uvX!;^X`l7^RO$zp1QV^<4tO{TE*4}{g*4~6!Cua?+ zagy$A@@8$gFsTYP&supfan@UVgZWuC!SIlp#N@51HzGAHH>EQ9TGZvF+z75{W$M6v z7xmBIcUgYQwP|aiE&r{(p|-akJEO);H0|FTj%xT>6THP!l6vi`gGu?QrwG{g_SEaR z7lSgcOTRv&8t?2xu5L1D-z9_Ct_Ig-T>sYI6t#_QLOOaOqvXye)bZBdv{_j-A+#oeIt>{EK%M~o#y^7mbWdIL_=^;y@xwYPD8yR7^g$LuNI z9P0aKZC2r9O}w7V%-@=NY$bb-?-Vt!db2h=1F?vGd1I4fu03|+ii1x6&8huyLqKi^j~(#aqF<}4r(&}cU|gbsgdgj z?Yn4D%j+Z6_nN+Iaa{!cb}ZXD>(*oPYm#&%vh%NLVvlC4>u+q*8hgMVXqkWVakFX? z)gO^)pFV!TNl7~pN#nas%RhPQ-V>`i8av)_0Y*$9f8)Tcf!oPfwx=KX)N^)p*xa#t zdu?Fr_Pq)D+xLdnz^{Bt(t&VV_FgB9ca!Ge-K6YQ2Lt&d_pR?Wc;BUiNACM^?<>#; zs}82lg6z}>QqS0T=^6de7u#zqw~pL*`>7n6&1%A-K{d%}UBaw3>+Wl^z4pqj$7BE6 zaHP#bA3C=lGjd;LH|}SD9P2BZytTI-_A0?yaom)eBnRc3jAI7WB!UV#fgd@&)6gcq z_Y|nQe<$)$&zh4q^xF6|_Uf6vfi<~&8>(T+puo?cXz)RrRn5jL1z4Ik%wOuw6)*fd6jMW2v^h*w(r61ySdMUD;tEXP22F^ z3~Go5HUuxe5Kc!-4O9&bRrL*JUl3?hO#z$Jz$a`QYhfL6tgUs#u~r)~v{HH7So>20 z7ogdpY*gE(+P5bIxhJ0@nsQ6Ma=o&vDdNsV8;YcAyLS!nW*`+&A@ZW>(ctapXu=lL z5AY{X;%38K_~i0vP7q$^F*Y+gc9_izZv(^pSt&=lQA%A%k0z%{RZ3v9IhmMXbOM=g z3y=>%p}?8zf@iG@l71hNX~cad&GW@gIuE0PX~bTLwjAkIN+VwGOC!BQX+%z^NjwqJde$aw{=gxP$QJ-@InsRpk!>Mz@quj%X&y$V5%-xi?E`53S%P!*JC>0s zK(qx(&#{Rl_;<*97ANfuUz8-lZnw=r&zMkOci)55P+1v z5mb4FuX5g2Ob_UI+7e5k3s zkgyCfAyBb|=2^c->xMI^i}W9!*d?Oee5z>@2HpY^pw+ zpsFi;RY&)mV>=TOUuk%9d8pg*=2cA&E?nCQw;|%1zr31+r+y+~2clO7Z`G06hlqOy zfy0fbDRC*H@$}I(yP7n29W6wSCS+ra5(v0~E8L7M{@~|(A#*~Y6L$NkUr73HIITFu z*M`r~GJSsewatdrGRr<=hpnP_JYW1fVH_@I&~}V)V5QXPHkJZ zX?c394qe>EIi1^dZq=s6q7L}{c1t$}4)Jr`Es<~}CwdpdX zb*nC|T6b_4<+M4eOPdyMO1ZmaXa|3hC6U%0I=AiQm2s1yZs@4oE~mC`by~|qikP}o zW2B3_FekT1>$75&on;DjYSW^sORF8`NPPzFEb3e1~e-wV$wWaE48`74^N$0+U;FREN4$BRug`Y{FR=a7BP+v~Canrxmbf~&#=Sh@3a4NC9$ad2 z%Fdr#K4mJfywt;DOO?-9g3lOCpHe<0kTbQcERaJ%PCfng9e+{iIP@QS1NSm7b#3>9 zGd{jy8Q2DWdmyucZDSz%b}vwbd9z#yIemsAMjww4>-6iZ#5nB=Rz&7$W$V;?27O z;LSTONbjliK1weTe};JTZUFL66hB?*^gB!aW#TUqUL&;rCd_(ul;5iSk1HL`H|^#K zW&3%}B692yarziEf4IPR7T;CKbD#P82nPxW3r7jZ3C|Ty74km7^7DmDgcZU|g=>VB zLf%tY&KyVJ7V&oqeSamG3;^g+g=OkZ-Mc&iSxjPJ9#XI~vA*0Dha~F9_{B8k`wte*2EbUh(!F zjlYTiT*#?&=I7i$v8nJFA?MO5x9?<}Ccd9=h;X=&_aNp!M`+){m@R&x@OY=5HAzH`w?d<$V~VMk$S zVQ=ASLe3&mAE$DNX9_0@?K>B<#Fq&d3s(r~E|}$M%ph(O-Xq*9jDNS{CCPUPKLt{vqL$!fnFmg)a$r33m(M5xys^5!!bwXfR^GxQIkJHa3_pY$iNb*hYAQu(PnM zu($9uVZLyPaFlSIaFVb{SS*|)qzQ}dS|Pklc!hAC@Oojj@D|}+!h3~}2>E_K^*$|p zPWZC$72)rMZwdb-#D~01c^cKI=O4l#p83g#g?zW4e5UX?VJl&K;Yq@7!jpxk3;PR) z2!{*D3dakJgwutz^0EFU!b^o~gq6be!W)G*3GWczBYaHwGvTws=Y>0jyM%j$e-r`& z33xoT_hYc8eHexYd+R!$Nxts8C%t<|V&O>dp7hM^g||`|j{NRPCh9>r z`+4Yi9yJ|vF!cEYHOVNmx6J7iIFJ!|2_@kp#<_oI@WzB2I%4T$cwmEp@E~)ob7NC{ zIU##T!i^nTxHooeky{&lscUU;PHt_&q^`9I6)4%3t!#cU@v~P@*9S&pFz_7ea}ETZ z_jj&O9=Pw4=_B`T$Vl9neq(k~-+fmUbtnqyT>#rN?3d?1F!ycKtwEzwl2EhJ>UoOc;$#g8lwNJ`}kxQDVQpa5eLohuz_{G~yKj z^TZHN;)74@6@fj>mIAeI5B`gCJCf{INRt0v-TqTaKFE#tszES`FEik+1@nLr4*n8J zcw2zk@V3ARlu4WfI=Ix~Ki$MK(#xIONb?a3Zw@>OIuxXNF%S`7>@`$epJ{tSWOWdSw|decO7wT4~!UEsl07$Us5rVLJ?|cQ|;TU zvD_<~d;R6|va2cLj@4dNu-_V=3A)6`^VnYO<5z*c*~i}on(epczpQ>c%o9+99p#{d ztYb4G=rEB(8+4i-;-D*@gN!2rpL=*8z=KS&J=ma^Kx~2?sgNbu;R!nAt0u))O}ej| zWwC0`w1W#pm-(vUjA>jo3(Sc@^$CFmzP(vs_GX(WPa{6>(G^5*Zzi#t#%6C8R1kTR zLQQmU@{rEGfXufy3w(RC!0gR7FHbsA)hzo6v~(}?>5lF~80l$<#$5}H(I-0oeF*0;sUopap@Gu;k--0?%*Zj~!@JLl%&qwR~wyD5F#MMK?= zk<&Z1Y1!s9cm49Ac%rUj*FCZ$huEZN+y@fqqTZT>V-{ZjR}sDwc3$&=gTqbY!lm%{ zX5hlf!)8yNG-m$7(rGg$4H_`u2;VsOdybg5aPF8Xb4%vTz@sioo)YOmmmFi~&!1Bk znK{2S0{0P-{JB$SOrJhudZe&){fF2AmEc z69>#Mg{`&o@Vr2%LDKN#gvP;4r>WE2&2o-$j&)ilv~hS9t8_Fn&;$=<()qcQ#)SUDK}^RvN{Lm)`DLSUavJkB7I zc1TQ*1gMX9-FSO1=Qr0wZiCeqZ|~iQd=V;Au=!?z_t*PLQ*SPd^|C%&FK_*}49GwV z3PngL*tA99{rbvrfHEMXz7#~O?<&x?49LKVD8zg=*t9he`1P&y>EpR$^~KwJPeGxd zSS843N&XA=>st?f+)uVI9ntEGxA%U4#xJmg3Hhjx@ev`P9T~xQ?D1ImD)!#K==gf=y@&nqfd9$JyY77xdoRZp?V0&P{zD~i?1;c~#ZMEK2p0-3 z7V`t9|WnRm;AG`(Vu#l8{sEtiMFKL|7qQ zDO@eA6s{Lq`|%d>)_#1Ccxyj?RD8VM*xHNVRJyene;|Ip@Dm{)n%Ul6u966>-e>Ru0}GmIH_QW{gS{& zry$EnM-^NmnOE+%;@4pH`)l#V(YzC+)#e*z`1g^cw@Nyyc}P^3m*<4puhnK$&YyiG zT{Ds6NV;x=uB^(x9#Pl(vwLH;y}qpwZC8>cUb`MW;Di$oMDX?YNHA2e{F6!d1viXw z5;hz=Fk!8Wt-IFYis*1}e6NAuYH&AnF90TU4fKTC@RJj2gOjipdRSmxZh`F`_H)Mq zTTfu)F{YO~;u{VTLpl1E!vy5zUnx?K?vSi5oLEv?^*=lw`i?(6iuC ze9K`O?;B=Z1f55L4xP~a8Zkb=UYX5nsuSig!aC+{ESZpWHo0J864Kliq<2rA5{6lW4shmh?^ z_8hWhV3V&PJDGK@Bg;oNkL61}#-3QjM848u?1_fkL5}uB!|}3U?1_dO0WP^ewa#D@ zt^y1C-)&FC#{{r%-^NPhcI-`dHC7^TW80%40t!YwLOVp`dz?gt$Aqg%@CYC!qnbn} zdJ{}mHHoPn6R9S#1Q8SYgsTx@0UJzQi)dCKli=eHR;Up^@#IUY6VNa=4()*cXo!G< zjg2q@5vI9ep{l{5>~h!;Dd0Z}nDL@QEJUX0!+3EvnU#+GHHMFUwpad~p!m@xTr>qn)1@cnK$d@BF2$WGq%~V0rBE)ovRhyAh#y(3y zX1jmBJ{-nA+>B_N$#u_Y6V@_Q#BPlC3)el{el_c!QK|CAdYFIXq5;DTJv^Gg{>K3u z7)=8aL4-Y$Km|x18&fm}(r8e!$tF$Fv~*Ar#86-}&M=SW;lmdM29BYoNeP*ztrH1ZUb6|kJSpK6PfFmc%Qy!KOFSuo!widk3AY<^%(H;! z3|UCnZ^$zVpLkM&*E46<*E779@X(_Bxz9YFsD!)3BL|W#&NJ%HTnk{GkRr{55!jX^ zLd2rmJd#Dzyo@aB?a!G!A=n~Zf{<ct0->+ovgz2{4HLg5&zF*^N?i#o}n$RBGFe3gfnUE*6VDsfd zKsuxZ=JUTYYi~@QAjgzyrr2$zmqlQKc1J-rqPD#uXjZj{Ar*<)=RmqcNu6~ z24vv0lt3UtLcyl-VbHIyu$4F8PkpI~R$mopTLxs{9O%m+pn@(&tp$N^Tp!lDSd_b zRpKkfUnl-%@plnX{vq)^pI9IN7P7uq#J?&2UGaYr|0xmW**VM~BBFej_?F_iHkRo* z;`yhMe19U!^WQW1(MrEn{9WQ7691%l{(EHpmx(C9Tm0Kf=Lq~JHftV#+H(5|+3)0s z3nvPv2-*KkUnIOhxLSCPkp0hmHwteR-YI-i$mL-9htV%A-++kv&6-#6*2aB;(v58!={>{`5RMW~78=_%%9oNyeq*}^&tPmKLOzR; z=Q&2?^^9o#Y63fp?<(ZAmg#+j`NAQ>(ZVx@lZDfSbA%;AGkXku7m8mgG{*&Uo)@fd zz0e#N@HdISLwJwyVc}!K=Y>39sE79jBJU%_4~2gg{!3`yF+h4V_8;(AVP~Ovw*c~i z;s*=Oy9AJ*BR<~7%qe^7TO-^g+#=+8#Pmmn&kJ7??h^8RV!j&TUxmC$Q63aF7ak|% zR65h?zmC{L*jvcCb;|A9;<4h#3yXx)g`9k6err2kF8&fBXXBZEz3>*{?LxYMWBLQa z$AwP`e<^%HNcUyTze^ZzV}4(9`Zi;}__fCIe%_OCvt~YPd!`RI^38J{i|;QSA{;KHyFcn5FSNF4yC#|D3Z`Emyi9n7aINq<;f=zZgm(z-8s!JY|5V85 zVd}TG=@-Or7w!_$Ck^wxBYaQDcL*u}i_qGpKNrsjE2am9)<1kh@y&$C3azdBc=4Tt zxx${pQ-%G71wy;Vd6f8goAorwX9?#CONH@kpY59GYn2{vv%X#OyM+%39})gc_zNLT zOzaQ4=J^frcFptq;`a#;2>&MhLTGK-)^^iF9FSRX*)Cku8zi-Xjb9N4| zsI>o!W&h5eZ>_c0UNf_2&z?DJKc+l}etD<+X|+A8zf@aQdw2EE8)NHl*njW-(`NRp zshYWV|Ggi4Y3AKEkTm{o<};1{7EtfI=RE_hXByisf2+pZ6ZhC}{n|^Tca7*&T~xZf7(vnqScv9aMr?(dZ9)bdNLo={=4Y-9C4>GuS=51Ttq&)N%Jj-CZx4^|56f zj~ue^{ut<;D?^+C)-bQ>Sbl1zNoOQzp5lS!0J?@K0V z9_tQyFZ1k-b5eT7hPR1lxcHyMzW69b!@-y}!G&pYn03T4%1Df43~z()>N>He>xj3s z))7Y~&OFu4Z!^{%pE@yPlI#!dd%on$&VUpbrBM0S)NF-$*+#QX22P%xQf=)NlpaGA zk;}RgS(QP@0byWsi0(;3wUCvBS|Oz~_6m@g?z?C+YvRp;oUqZzfnf-&jY(J=SB*59 zNSZJkD2^rEE~%Fgc!0jM*B#5dQ36Uvd<3pDnYv|&=nf?Ce}#N4z8b_d#1t%aj9xU7 z!4Ajrh*u+e&irMYNzlI4i`EV-|K6ZamOzUU^f(f$1DYU#=>>?$O;FXSrOG0c&O@cy&c?PH5eFtbHnhRxO%hc@6mjyxt8j?Dn_E6<@5woNhLl-qJW(EswNG>I_C61B z0_MiIa#B={Xy+_dnWe^(3>pd_R1jDhOklIv7Lnz_leL4bCx6Bqd6jSvWVS@-oQwMo zr{cJW=^)}twZU)roT;-GOq=c;A4?ls4zHUP-R^k~8tr3orDpp4ij7dWIK^ zM?74q#Qe~pxAfC4`)hww-0C8oIcID>CT*gbz@|Sph0R*@cYd(QaaGlr%JHR#D1BHO zUWiRY{{k!ye4O{KO0P6dh$S_gB{jUi_C>Q-dhpqk2al{AUKwnwDyKIrsH>V#n7e3^ z%F8N0#hg%fr`rnwALhpGm*{G@Zh+%q7Aame&?edas&T75V{=w^@VddDY7VI>pc8$m zK|%AGz|a#hiij3b0-tksFnWBLl1|k`>TOb*U>;iZt(rWP??ilDnp1L#v>~9?#VhjX z@qAkky>{U6cRB3y;(sXH9(_w~ErB8BAB$KDHk)xkEzC(-Hl~8M_d5}NUUBGgzbpry z2XP^yu?^Ds8veJ(NoX)>^TFHp7Ig^zq0k=R42`|DpiLf-&I_=|*BTQ{8vhyE_SV22 z-%x0e_l&W3Cuoxgq_YS1p0EUl-`_Am>M;Bi(a_{?hn`&rd3+4)v#`%&hgHt_w-cU6 zE6~@TwvE_QW+#ueq zc%R}o6(3Q2TJeX9KT-Ud;;V|UDgH@um*PIf4-|RxbHBb~OT|`-am5@(={tsgKjo#q zgO~ZyK&j`z(V9L%k;9j{pDBt`|H0E!N%>;M>l95N=S|Afdr3XIGKu#pep6BEKjc#H zfzPP?M~YJaA*ZvG`Az-bqrB9A$i+7e0{Uod*tz@hGWE8lj~-m3QY zWTXEh+kX@NAF)m~Wz}VvsTXOp)6e(wux99>E{J&_L~(iV7bcS`EDE3C6_NwY-Cw*c0j+!8Ps*7XF=@ol)Ubx*d{&^T1{DJZp`|h z?U2Lcqs=qxe~to!E)Z{S zCPH5>w0;+qFTg2_rRyW5Kj~$%>Syp>(6oD)VT>z_f6Bt5LC?q-5d=LW0iFIKH7iAq zo)JEp-4Yy= z9UQNNy(eG`l>KAC_E(noDwGSAy&P<2E=`SKUMK5aYn2{H4kG4l^1B$r!w|${v}CPa(H@4)vL_4c=&Fk3B)O zG76HB^VM~a%+#A1YwkB0N12RMn9(Rm#)Xox4RgoXD7x3P{MJGm<2zKqa#eCN$8%3e zDz0jxpQIDsU9#*>4R*w2n~srIrr)Er=^8;#2)jxoNE@gfAFQe9_+axFhSs3a@j)m@ z^ql(a%_PQ&ypnL4kQIa(h_V2LoR0r+bxx;xOwl7- zjF=IMu=ptj+_NPN4uv)33%c_Uzn<1)p4K2l^urK}5v3o72SHoRfqod0vk=jrL0E){ei%0_ zD4OYjh`tX&xfz^^1m4yyk)yb6+ta$mbJ}cNq*s&E1B{Vl==PNKT`)j)0=Tz{Q{>&;YezAV%ctW=rQPI~PSk zuCULAxrz~a;wDf=HM<*wg(D4I;*=>W7PWd_5DAneXJv5|AX>dH6cr=#WC0Q=OU}xI z;Hjb@LOXEjA&^}8&B+6qL>B$aH~@CK?wY=H$)H%5wcihG>4nLJgY zMp%xBHKBbvzeOpFh|6w4F6oRV8DG<~xV!vq^UKVvc_-xtG1sVuY8%CuFft5a_9*LZ6qH==Di27NIn z*7DSLAJ3E^^aSw97rZ1l^@CHx==D)Ll|qCH>0Ylg8$pPI=7()kALEw==QOzw+$0QR6N_A-IS-uAEp}E26D8 z9|tv$88k4B@o_{HD_>zG{2qG!4FjYOLvmkC2l$Cuw@l#iG5iS8E|-U`az@n&&!ZJ+ z>#{o|VDC4OnPB!yv`)`?8yWK;JX&8&2kh)bUkpn;5k5{|%o=1nWM9l7*YOPcV$f*+;>4hd4rUjN)aAY#*4;ic7po@mj@oiW?L+Df0fI{x(I{fAUW$zM!~M z@fF246!$8giaN-A;)@0rkVk_!K#}v#*oRQ8dKV}!K56JrQvNbcuT_4w@?7|d`By96 zsz@&r<&P@LkS^Fuo?r88P5*=9{}OS0e^LCq%3a)Cl&2`lT8*%ODtTbCueqPf&sP2O z6i2Fjg5o7AuTrd4x$!w)rSjD(|GeTxl}ld>j?475JU}`8DdL01`F=;m6iwfY)Ia1Kr1HUvLls9Uj#a!wu}YDD;<#V_ks~fq6b~o( z)ym(fc!%Pb6~Cp(_M7>iR{WvjFBE^J_>SUk#fVNSvlUGm>nq*s@``1FDFz4M^YR7^7!Z%2S_K zsJ^TAzUt01d(_-D^S+v&H~Pyl8)iq<%-_z8?s102_BbQb_BcaR_n`agT+D@8j#)4} zF0c7hlQ}TMPaak_T>5}o?TqF}^Xxe=?%CcRXRtl<MJsHYw zB_Gjo#Aq=#u6&GV4%yC39e*9jdl1vxGW8;|&yrn9cJc$*=EG|G+K`=0_U4eif$S|I zyOr!lY}`wk_cgM2glsl;na;mRLF!<#PloJ5ut+-A9T(@vg83IcW1JsRoO;{Q*Hq+j z$SXGIOz>LEYmjqI2T9NkABE^TAWRmrk}xBX5?IRei8K<+5ur_3jVN;|fME!%jY(J= zM{Cm%;k+l%BAoY&Lf1KXry3Eibpj9ZVCOym`>6AtWU!Y>g!2$xXFP!qVb59MZssnl z5!HE5lE;oc5E>9=5(NqF&YGmq8Z7^_p*w&;i=0G3q*2h-00~U*hzM1Jszxo0t%rJ5m{o;AgNhmO|nogI3Sq-QWRuKLl%;nrEQZeR3C(>eJa#}x4jcU0*Q!F zejvbhT}TCl&0mT8F5>j!wz<<3j*nRh2Ti6(9w;BI?12+MXjTHsuNhy#dWHV%+$+0w zkcr5~dcHp-T7gqb&ORkAmx|v?&-~k97>qi9L59Y=pGUDb4J# zGIdqTYX1grO@xbAe2Q;RiPwXd;lvtj(ukupCG^BLiilT!34GMp!RYa^K{{0vsb@b2 z%+q4H>ZzKu0|fmdCK!^hy>MBCp)m_%#*xSecM2ly@wk$G)#YehS3z!qv3EHHhGyE2 zpm%HVAQM%SHWi$`-}UfOa!efe%l(=CE(C4zfOM*HP;n9(Oxk?#w!P}M&GS_+hdsU_ znPBYk+-!SwmOb7t=J@UeZSv5@df1z52@IL+t6mO!JWrl)CZe%-KWOIRiweU(aiLF7 zDnF)gMYQ#L;b7-6g9fHCK8}bw6}~#%0logJL!b^rvak9@=$T_+I**Sb*;l>BDwj4$ zH|K%N8P;Xy`w;eiLqdbuFVQ+Z=XMlEb9~j$qn^_LWP-70c!Re5#JqvlI{7(hGY;je z4qi5bba%fS=zAoa|}FKPO(m499NUCRGW`45!;Ncku#81swI5c_SfJVzVyJjG{-bmQ|r zQ`5!Qjr20*hpT?2@)MPxqWtB`&r^P(^2?RS;mCRM{^R+vjUuvbBgPeT6q9|p15_^8 z2l^$-4^bSYDF3yPK1umY75Sf$`(Zmw6kiBXt`~5n%GW5$b%UJV1nSH60zRPpLyC_o zKCAeG;>(J^RQ#Rd?-k{`!QNk$e_!!{qVe^%VEI9>mEuW?ofW$((lJ6kxqiSw$`>mR zQyig4&k6Ob73KPYm;Y(NdX5~7Zks!DDEbt->p1-FVz1p#qTRVsrZ88 zj}_^hq5d0+Z!5l|_`c!+MS5?jFMS(8Gk@eXl^fr0uJUy6P@ny(#8HZ46)#n+QKbKe zdW#jWQ(UFU_nRa6Jk52$if?AwD*h3-7oMP zF{5`Ek0B1u&Kov*_m@j{bR@^P{DAX~(Yt=tFnZVJv9etk`YR8_hP;_ox@$<}sXfJG zmmi3@Pk}3mjNY{(eeHqtA+Ki@?;7H)JK(6CT5FTF+-I`Nc9r<+4)~TWXm#6(+=HFv z&JB{^y_1&5I`xm>n4{4@|8mjjUA58D{n2+Z#U4UW{PI5Ln|Vf2)SGWI-W4QEDoC;iEErag zcO#G^8?c2NHivfHXo;Bf_lVFxC*XbpNO4nYT{aD=)4}1Rz95&Swg-7_>RfEEN#%R- z($px-E=lDxWwDd?4`!@$*&?OgjtxfT-$$C=LMbaiYA?*?=!A-x)((VOHIic`7!O`VbKgZ36QJ31GsI4+_3( z!aIoEA#u0R8!CvjL%CRn5vW5Fh901>i{5~@g}lgQ!rc^#W`j@yQ~81d`-=ci z2|0=ITp%Spj~K%M?fjhi&gkx43UW5@gd{kYv58~h3y_2k*uIGf2QE|J4M+ly7N7B0 z7J8HuM>jcPXfm`Uu#&ULadZUkF(_c8+qAf|kuLX1Vvu+zh;SPr@M;Hv*U1hxf2&-3 zd8Ijov$(vbzF}ldLv8tjIa3?(dGq??dO@4;Wnd}_*wI1I!{^jD%>Ptt*_`isu|Zx# z981k$5cEwcaSVdqxA=nm!lD8%J=dET_p;(wc3_&JkWoVcL&lCB zJvR6P$ikXg4&s98!JukcDW-1pf(Bl*gD#{jaAFlmXt#3s#Y3t_4zI*c1`mU!!6Pnq z8m7;#s}k>O{vpR=%aHES1CAp-)Tc$lJ&YStIj*X_WcY~jV}}HXDkrL5?SvE8T2?2_ zi*elJM-CY^PS1N`&HVgkjnX#7rvtF(4d{=u#3wVROrL+;t*SF+Wh0lhK?Umf<|}f;K66ddvOt@adYR+ zs*lf@J3o#SjSs=)oHh;CD(26fI=#Mr?)>`GaroX{pdMX`^)C{FyA)G`&j<; zCf_zO_ww=XO~?OBlog*?d^KSx3?SSFk2lBZ0txlxy&agW$25kXh*89&>E%HudB66f z(mYW4WQH3j42`WFCk~G9{?uXQ{)Qr&V*n|iWaHd%6HMA*2yA;Cdz%M6+G80QdzGL~ z9+1xcI3d1Cn_$T45Ez%`;BLNxa716*m%OX3HCXPL5X3jOw``43n6sj8AE zR@KY`zCH%@jM)ojC76Pli-QNP`pCGOTtt2sWB?JTQl>bJi1vZ)5q;dKN=_sb|4kK< zB>c%lBz7m_Chep0e8uw=hbWFv9HV%d;#5W6G~CYu#TANc6>n4Aqkit{w zioaA8Uoq_eN%{8__balXxqtBy17pg!R_vg7nxgpjp-1-<^T~K%;CSW5_X}QpzQF5L zzK)oJK0`$grHiz1oUbZAK!m>ddLjRg@=t2|bIR{jo(>Y~zpl7Tqa27LW4+#qmVsyIA?l6lGj5AoS}Gy;ygvEKhQUQ5Z9?(>Jj8ODSxXXpDDEefZ~IS zk1Bpgkv>Z5J*D`9BHMDxUsja*27Z_Fe^uP4_<-&Qo^&YxCZ>Lv7F zRbJW?G|8qupcurSsW0cL9-1O20wq&l68|AEp{6;${rrN$xP+to_Ons%5t{h+on9ER zT#{9OB|ZClf4#NUId^XT^42!H-Duyf?Y5`D%l|;}!^Nw&7H$o`=RSIOwR-mZz_Wjo z?b+X&eZYD5nZ2X^r}qA|p!EU&-BRFF`-;cn<0nWV_XXz*TU#H9?0tIgPy4q$;O!j@ zY`yjAeZ`d?q~z{&?%dkufcGwKv^@}cuWav63!m9nJnodOzUtrUv^(Jay?pOa2P|~{ zYwKfsoUDwOQvUqPg4x*vwwCWt+4s$@=Pq~R#al53`a1XAJ@n%*|7ZN~hw$TbB(gga zCBjK2$-(&XaZM9`{QJmsmksm5rGE|Eg-F_Sl<^th4U{|8Pk9juo_NWM7E#qt+eV0{ z6f;LOtq40$`0-i&z0ni}eteFV_RlP(!D~pCTtf0`Wc5pD2j-;Za-$cCIsb1W^xp`$ zR{#k=KG!otLk~O4Qu#i3Z7N%jYf>+R#Q5=Fg(S(3zXl?#w8L{w+d_Jo`v~bNG~UFI ze>22Q{rE+J`K?i4hLI1u#cROcuK_dIic zT?|zcwju7Np@otoeXp@_c-zUEhu8}b;Zqy1PRH!x7}@NBa^Q*YK*T_Hr^Sc=?6{fC zPY}^F@iO3-LXQ6}Ah_@oKuO@Akf2&rszg?J*#ZV%RVVN=w#4GSEQX*&!%hv}(>aJ~ z_>;@zFo8FJHlnoxjJ)YV#M)#6Yn~l!UfwvI|D+Czq*YozeFw!33~O)cdiC*KuO+)E zJ||ri?=Q|BnU_X)#ekmfnccd~SI5rNy_$BP5u9+qb<^`eN${SrC2 zyv^yCcp3Kc@J2{`eDyT;_`(1aVYmfOV*Uj&!I0A-Ff`Nnjl?JUhN;1%)quCp!^gYH z!${f<5Y)VC-EFfo<;@%U(;Q znd7?yw8=vo--12*O-wK(eNMK$mtl|BiN}|PXzbk!ntAdN8HONJbNVH!V$JK9*a^M< zfoa*An0Nt$C2o*RT05bg8$ja4pfk!H@L6==I3p%C_((=XA8jLqqns6{;; zj(wP5AG?teZTY{dU*er`hdld4_$>EJ?8a#(^-EZ*-k83K=Jrc)Rh;1eCi^7{L9<_? zRI!|R(y{B87z}&#dsir4q&Qh|rs5pMC5kH)*DBtoxJmJT#S{G!LHYg;Hy`^A{y;=| z|5f?D%Kt<82%Zm2|9AIG#Cg5o)67vkLy>=xDKAkRqBufP>J8GR-T>*3r2Z9(Qg6U7 zQ2uH~K2xZ7gW}DKUr^+;gy~;ad`R(8#itaXQ)HV>{g)K^$DjOf6x*?U!FN>bqR8>R zlyi{?Vpqj}iv1PORy6Au4N-o$qFLXC9!T1eap6F|XOLg0xLA>{LCWt?q+^i0`5rjm zH@GfVwjMt~(%Gs~?}+^bGv}Bo07snzP*~7^Ky&*E{=kPce7tOvxUvA}0PNlt8@{^b zj=d*2V;XxD7e{tr%@TLO{RjMRe{7$2AY~w=+2@oyU7tMQberhxexh!uvz@uGX1S9< zukI_@x~;K!2*Tt5e|sj&#*Gd`5M7M#ZeikNTjvWw4KM@i8XZv8Ymdpv2e zfaulo2e~f;7>WXL+)1#Qwg}_bnG#2go`a2hKH2om zNOX(WgDgR8QG=1@l+Q!Vn4*k3CRlZ(lqvTiIx$jLAZyD<$VQyZ--Ah6brr3-S={3% z_deU>#ZwP8^82>Z7)O|=H68mMwMTcGkICvl@D@n3hKX}<#$0!J8(M7H#TnkF zA1c1JUi$g5L3o49>VXuVDgrJ7ox_4GWYD~U!a%!UUSwRjnGf!HOr-03>1ZK)b#8D8a6QfT0Uvtv` z+WoAY&^rI1@^on51ZvyC<}bm8jRaG)nl-NZcwPacUK=fG70=gz5W zsF^ZrdOb!$O97`yVSDFd?nB(WI^OL}@9Ny1XLK81FcR|<5~Gt7%QYW+gdYE9>6jU$#_+9QUoal+zi3-;HnVZp&TV0hO)GoRJuu-yg>X`VKHku{k2lMLcT zts2KF!DpvK|D=?WTq2I}7DC;kwwLU97@f;Trs??H4puwDW~3xDd!@h1TOHwK%unw7 z(yDlzFK~hKI0cc9Ni{i)I)psfM%XNM21dy_2INc z6PU*MkfPBW0G}J*5KS<8k3oP#sx$KYq1WFqKnhCrf49_Fl=dl#$ zfuEd5TcEjatw3YHVTj^nUk$m$zPL~8^yFKc6%clSoNsruNBi8TZLbsRDPN>au#ery zh_?J#_`Z0p62XW6$8IA`DFqt;4&N8|&+-WZuRtO+XH4!%P-hvjt)VZgOCoz<*Lu?k zhum5+%xkfpon0Ma)jP}%70z) z5yfvS%Js)RZ;lt@Cg;OpRNNnH>_Oul`8E*@cTD&(@(;Z}YhgiNQFHwmud~5T@?%_= z9=pKVeZG^utvFKfL95~&`!JL_pJNM8i4`=qieK93UwDe2eISxoy!WShakvQJ$v{}n z<0oPK7(9_DAWRMkKSl+TqzQ|3F9n%!Y1ApuB`8$%QW?434mfZv}(N_Adh% z*jO;Q)i`1LG0tO395FhW;$pHTWW|?Jawo`Z5Yyqy5Rb)|!L)!cLl}P^<{wAzfGKw{ zGd_vvWRRK%S&TIcMctB4qLkIwQq9fej{kqUGdOph4h`e70Bbuma4|EC2P0-Y7%dat zkidhHX?ZZ@@}rQ5EM9mpnmkNcb>TZ8FuAD*BMwP#iNUa>`N8qCbt&vNt#DVu?41vb63Tt8>HyfV7+ri6ZRD7u9v+a>U9qu0o7zlKnyD*8< zFxAHB*u1PA^Pl9#FoU0ttsCP!_vD_PyoI@#W8HITw|9>2Pjf@-iE_3? zLYnd?bHax~k4GZ#TU954Wf}1~aAY5bH9W_D_h|C8J$60}9uNQX4^bSUI7U(a(;

    lD{0u2bZ{OQwHC@f(T{DL$$AtRkNgM;dc+G+zbRkHyr?qxve&%pcHf zUxoBlC;2KGzukFwYB^U;Op&eA#V^kbs7KsE!F)`&yq8Eu?_N_v%|L(0-l%WVgB-Du zspW3@=-t;=P-}c+PBzgkOe-fH=(y!YVyp4{&i3m+=z1QCDOj_U1pFQkVC!zq-t~Y?UmA?fWujDdpk%Nsdb|rJrqyA(Hqy9b!Qx;)kzAWSNdFEc` z{s6$RG62VAK6*8(m=Z^f@`>)&kR3&K78C;ZBe3Z+=P1V;Bg$IuPGMcV7!+L|Q<-rw z8Mr)zxr+>PO}h;#Pl1Wzc5&S4RD2z*(}ENaHsfv(@CL-#IHatUDXMNu9^uj5A30dq z@4O5Smchv4;2SXwcCiCt0s-S>eQY$b-NpPv+E|@LNkIv6-}Hzp&Leg z7R?;KLLY?8=2Fj3XoOFM@STev#yE_>$GoFa<+JMZkz$q+Cy6h(ga!9WJU>SqpA=Ls zDQ;c_AwDx>TiCLgz!sz=v%~eND^phatGyc{pKfj!dZbthPmFId<%{-7LQib*f)V~t zE)2xs*68IyLYnW|4Aiq*d0(W#m;?L2`IhWp@B-h!sKdzpCHsaRgN*CQn_$RN2yA=V zcqyHTMA|!&Z-{HVf7ciT8hg_$n#mtR?<13FrB#Er_gjmBioXd_%oqPu@P&pgF#cN%lIx9q4c=~cr3&Ay1%={ZICKfDt{zU<->ioI+g z_i6i@q7dE=nF+?8;SJjIf0b`&so7arN`c^b8Q)?KpXJ=uFhKJCl6bz#n!xl63DA!OPf%DN|?H&1wjjxN9=UtbW0i zFkwc)0xW)KaxG}0S2Jyzz4xYXWNaHb4~>69TAA&@*gQiczlqjEAp!nSfD&tWTO0B#S%sO zTqwUxak}D6MY>^_eyw8ix^MK%F#T@D2NfSyd`j^-#UCrar1-kx9~A$r_%}tV=h2`o z;eHs1=K7SX9-lSItfMddgDyVcL&co3S*@5NFy=_y= zj8R|x^UBHzjXBPxk!Ly6tMGoz>v|G1z1)G2>P)YcZaUKo#-#pOE$&@IB|$n(5< zLnARLYBsn-%=6knB{R>9qous%l$d#5%UFETw68&y7$3EXYR_?V3T>< zBXXXX41bynhV#6H!91@oP_2xnZ$bRep64a47rchVV#MTmUJ#){tswA*!ZJiY!1k?)tE?jgObA?Mq^Q!=RYo03@tJ9CCE!tpqhjDbgHUXUL-5j0 z{fCTuGVRyDVEWeiZpS=t;ULW6>e4SbXP@bF>cYM@gJUGyP!j zv>av{R}+ueVVq!}?WtQROiq$Z_`W`g%PaIHe)eW?v8A)uFTyK!7>YraACvi8=59FQ z-!g@ZhpvQAp?VF6*v&KQ*G29b|L$;{aYX6BIH7Df_>~pMzrPsD*x7?aEGRp0>Sa(-(ndR zBOZ3_Q{s&!r@=v&uKfbk+`he z`)u5eU!n(SGjB^8aWij=e^4#ILྂlZz<-9FESU8AD+!619 z;k+$jWZqWB9WWKRC)~=wIWZTKa1k21d{R~~rIMS)-5!0|l08<*PmEzY`mm*=E<$st zVN2E|E?i13L&I;Na*-OaA9ER+I8Kj)nusiG&`q8we6YejLEtkH-UtGnM=9`B>~J=d z_P%mRaDqtbLvSSO_8-BGjzu%RJ4*!+K-BjjH*0qlJDQ>Ono15!( zh>!1f#+he~=$9DbBja%ru8?4Hn(%!9(_aoTLX2hG_dj*i4zgrljIi&jHgnn-k-FOtIn-5QLrpKDW$& zI6ju_VD$1JB+d6r2I|?(ym=n-p<(|IeXyB+kd?@{!t4yRAxo3&ZEL0`jBf&`f&`dfAr1kkv@D&*MEf19m`0{|n_jUzQu+%S|4T&Rd)u;` z=Lczt9YHk=#@>n~d(T+*j^qb97519r2YDIxcz!%zoO*b^_kiXx<3Aj17@21CXZXJs|7p9 z!VgkJJGjO}6vZz1G0MyTckok{X9cJJRf^Xtu2Yo$Z=`Qh{(i-6ijONkrTBv4PDTFb zrTsS)|El-_5%=gn6c4wK4Ijk(XC&h?U?*Ss^AyJrA+J+}IkC$cMf)*D+-}0h6>}7i zHvUA)5q5^FKL4%KF8`zxrJR84m48uD&L48N_0%)ta^6vXx8i=qj}-YF`!s$M4!CYI zH|#Kek~8xQi<<2xLHQ#z@sl)u`?TSl!8LmKV)-7QuQS9_%7b}d&Li%*!OSpMCC7G# z*rDc!u@0gdI1UHVBnP-K_-^2Z^TRkl3!^XCpN>%=bSwC?Nt^j$^mzH*C^7THUS|$J zZ5U{|c zeD~6De%Kla8N&Htm;C@-95E_mG^)uCCd<`^U19fvmHA=9b%H#)j)^s_r=vm9wK9bn z={4c}Fkx;XgZW`oZ$rv=z(o6kaHmo66|jexA4ad!XLNoT3qE;%7+w=lw<-usPM#Dt z0WvlTiK$+Pn-oT^swSF;n-oT^E1GB?Zc-SvmLH^fq)B1scyUVRfZ%-L9%;v#Jw*@E zNg}Esu-U}SD?%9}CWZN@FG!jc#snS_^vr=Z8R^1(Ga(r1VpN)rbg^_WDa_KbCWUo` zjZU(k3c@%c$73sD5Vq$d;tUBiXq^@_;BG_kWy_7Z-;BWKFU3vppE4t1(7k!;l-3?D=hj>%{XtlAmZL zDnxVUgKfY?Z;qdcb4vPSpC*{&&%Q z=RrEP$kZ%95&kRh#DR1`9u&FQqkZnv+(RIp4^e2hlh9xvyO9xX`M+ws%<^!Drj!D~ z@!}^khtG2EY8W8-en~uETTNj4g@yr=zbJ{Hmc-9b;+KKvHDX(L*!f_IH@;xJj+wvJ zbUqm8Z-prZ)-=k z#`c->y+&#JWJQ)2^;k~C#YEg#D}g8Gh2bwfDhvH-S;Q8O^M7St82uddqYYIQR}FZ! z$&}xw$RQ-;pHzHSaj)Y0iXSOPc%INto)<>f3FUFcqsw<-T|V|0hN;g<3# zwL2UA9rx9~QF}w}v$f+Ivp-kSnEj0#_dn41bfdF;-Tu4Zy}0^@{rCO-uIg3$zq04M zd))L_tGzwh-kUGEx4%XkcX;l_<(tY*F6&t4+@8JL^U`-tZuB$8U<}vF{abds=ahom z_mcnc_ut-~RX6l~yoce3;JdsxTs~x91CboC;*@;L&6Q7U!K3(dUV%v36exP~v^L)l zW4Dxd9mQr|Sp^t)6#t7kqG{W}B_@+`aWRixazB_%)(W}(Qa%RYb^IoCxY3_TMxSjN z+?;%*V5C+zD5jhVI%S!=3Xtm4o0s-8rY?!d$HTldWQ@+mH=!X}j|9*KhED$xHLnr5 z)54_#(Jh63;Oi#38L}Px-vGWhXRwmFWn?##T|jmS*;mLugUoI@cf*@8HXIvw7}?%P zi1B5^9mPZBtq?mUWFIB_^^j$Sk3AH!tnaZn+0o4V4%zM@+a6^Qi-l}&vb{t0T(B*7 zg5^WxY>KCy3{mD^K~|7>6T}h_Swf z#H`VCU|XK*=C`5t#EeO@gUl2szYPcBWo6)GTBB}c7pkO{t&3t|@DVwjj)+X8<3!d` z(0PC`v;YOyA|Wp1WI_)__&TGTN%RVs*k%$10h7I%#4JR3M+u9BoJ?4a=s8Q5ZYIHf zy5dp>5rjAZPFm(#8jyq_*E~Dd7>L6V2jx0rnJch4HcSG6Hz%Z45^hA~*%NOTdP4qNFk-8)!`cCE)^WlTMMMq>?2&1rgPhFby%{)U%pOU^7D| z;>=rW>Mm$jehEw`6Tw|TWZecGrY{G-1`$;cTM3=8jR@rj0&H22>|pa-&ChR>NgYr(YX&eXFf*Ug`M`TUyM@fkDmVZV5efE^;)22J)g>$S@D<__{sxeE$6`xij@-6b<}dV8nFBR={9>MG|?EpfOl#WHNA{qe8U zIN4{;DdEy=rTN?lRd|FcwNqwYIoPlN5JY46%{OR=zWZjf8mE%iUmkzFB{j6PJMHX|W$N9Ggrp%f<^~%bbi&3#_ zYvzB-`L>_2j|;@mIN9S$bF9XSZB=Pzd}VZ1+UnFBQr7ruy&EH+b4xPwknnN7HGnTm zG~`-U>qOr{SjuSpB{aA1pbxZ}CpE|>V@&O5ih1&ss-CJj&ww}(Je)*i_RB}L?c*JU z*WcHn*A8<0g_rlwC@^@qg3z!X4fJ0O12p!kEt<&>;(#85t_enOG6eR1J7I^fLy!CA z{&*h5xrinYNM{;^aS|F#+LhpKdmqB@mJJ#0wLmoXR)98nKsqa7k9sDUv}+--?ZrAK z?D3v4_BMhxd1zxJ?A>Dt49RO`+v@~-JU<>^CZe&o1vK;IAu<%<;Ll0AZcP6MqODht zgQEY*1g0@=LqxIG8TlWe*WWNe>M%TyXlU{s(D6}3LIaPF;Tc5xJaVjZLDdP*L%a;k zprHcx_|Mw}voE4`dd}O($Ty<)khezUetCVkPpcX^9k8=5keOiY8Q!2R|5x-0nEenv zxnmL%4~wwa!ILYVka$uvZJsqN5j?3GHlHnJ!tw|LOFR+yJpem+GJ-cD@sRr@uq>1H zi1fiHy_+TG$m;tVbF;1CI6xj<1lN(*mPlJf+-gn){ulZ>B2en1^8Ska(?Gov#d5_; z#fgg36=x~dD_*B4ui&t=LHWBB?^S$I@lnO^DQ;JMN%4T9_*r2u8wEmtWs~){P~kdL zj`Utc@O_mZsQe)1%ay-S`SHq&-xc|%DL+%w>y=-m{0il7P=15*UsQgJ^5TDmy@!xMG_2$f%?{3VK4sJvcrk;<1Uu2T7Wp~vlaQ*lj;1gNo2nn@p{E|ioAy@r-PIDRmHC>eoOJ&ir-ayO7S^Gw#&>eg-S)=6*j{uUlKnvl91v_>U!N zzJJkKho0|$W>G;=Ttan=WkW`kyDkiCaN&YYaCjkOBZF7$LV;drV}kys6%SYKx+Ut~ zlC#s<6HRsZL{lPrqW;t66B_*&$2a<$CNxF|jc<%D{rUd(`^y@m5B_HV$sazx$IU21 zdMa|HAcv0}e|l;3uIHo0WhG^$W$vc7(zlfNLFB^x4 z@HSCm)&}7FI=Y#jz#h=e#Fi=1&GaA@`H=R5Z@PL=@=Gcx<*nqGP63G?C%JFk=*wcm zzg2`j|Inbv>2xTj@C7zSzv)^=TGs~fUj`%ZW|1zgdmk9@bQlSGpSp-3=zR+4^!K0< z=_YdYK2?F!-lwG?8QhFE+zx&R+dhaHd?j+r$Sx+!mf9Uc_F=MYSln{%_a}%kzW=zx z$bLZfezK!p$Mz!V#ZC`duF)9FB|Dm_YsvNx*$2S3d>3pEVjjg+|AZ)$Z#V3z&GfPP z6=IfA$nFI014PZpy2v7PtBX*2k}*bt8BYU|WfUZ10VKHRxyM?>S%~f&$uz`d;)6cR zBub{QNG52W=+6oIb6A7W)6okMhEAa1Rwl64VyHNQwZwB4F4|0Dn#d~%^F>~Ft#oJ5 zoaK=Qr^C|6Fc&Wc+~I^E*E~Dd7>L6V9K%@V3T%!IlRyNil?2xBh_hibk(xM}$p8s4 zYy;Jagd#-Oxr8tX(Q}q8+f0Hxft+v|Vk)e$dxrEJNvb3SM_ljnZASu4vPMQwD8#@F zU$P{`vE{C;ehG?#91E-*Vb@6xk^>`?KuMtJC^?RB2)qjegBJ(p0%J-0pn;?VB^zi> zHW{ly@WQ1#^RC?(;c6J0&2@xmsfuiER*rP1&S;yu0#ULy@7)GO>pM0q+~8jIK?Px{ zAr8UIyVieHUxr!3;u!X2cv*wIdAaDyxFHX{5zo8qy7=C;?8bOb=tr)_$BlEng)6+a zGe$xB9hdzT&t990{))~)e??Ulz5DqCf_@5_R$zBw9JcquUiu`2qFi_qafjtqUi1@1|fe$k~7`;9a zlIDLg2I|?*6Z4cQh1}$!9^aSe>PsVelg8J4{`W9pC7hDOphtf?{`!S}=ux0e9_pTk z1N{pL4JNG`yrG#C!vSqO#C|6u&ED^ec=6w%`(-)sJc!Bt7CUg_amYX~5dT?>JIe48wLd>u2#w-L0-LmRtckKY3@!I0}AuZu=--%UlvIa$+YoW7>P%8^_?P)##{}vyJdbE-^3~Ae z+mi`AK89xy?eo}Xl?yImcpj)mVO<94+zxy6kC|ZhMYK-O$-~8HPQOJpcF@Hb0~&jl zNJv|LqTeFXZ^1UBX}?9%nikS;fuusfw(u1<&J<{#D51xFMO|od~=10TJn`pgh^nYWgY0Yx>2if0^Rt zDn~Jk9kwO3$99y6TVAk(VkgBuig}73w|{_t7HMDV7w~fBuT+%3+>lHC0 zY~yK%!?uZEQG8fY>K)`#?||D?{u9NYDZZ-sn&KZ7|5uS-E86GCa3cLh#HeDHVjD%e zotPe1?5QaA7xID1pQBi+DE(|mr(2Bqi-@n%eaK!_&%)vyP%-3 zx&Ch~*T9hM|MuYhPTy4CdS_aBX8B3wBg!vo^v{9s`*Tn4@37Y$Gz8o}c(&Ji9m_gk z-bAO}UMyqh#krZ|cd66`^=T4$XeA`&Ug)=rI_fR6fZO>1eMJAfU z=Ff|!y$DWy+enjpu9TwFPscVgoTT`+BW%_J-!}BNFtZzdQf&CVgFRoq8SX{>c2G=t z2%?k)GIb&~@MrI$y&Zu&`()$`+}S(sgE;VJ3z`0Vsy#(1eA!Q8tG?_Blpwen>D&%} z9osl!26{x`%YGf(tI6I@b_iLv4;kOVo&sMsJ@&Eb*aW_8-qkJt1hy?=oZ^f4Ajo8| zA)h3f??bi;M3zy=ZVB!QM99v@W*B1ZU2NRxJltO+CB|oH!2VSf593L;rvrG2X#$5` zQa5>KK*qr{17zlanHeC=zkX%_P8M|nk%Qrhyhxz=#0dk74?bT4<*suPp$DSpT(wk& z{}%*u!g)eg5Jn(+PTjK2BxpIwa~v2RL*SzgerQ5qc%f~00u8fL!?{cd49~L-^PMRS zf#I=);K;@kf+H9kYJmt8D+vP-;mRdY(Z@{l%Fq>zKM|@siMm}8;mafhN88}aTnA=O z!QW0emr1gY!6cyq5$ou1Qw(nYsw18K-+J{kgGRuOZiq#o?>n<4lCF_Vdd)wmfsj zsC8cF+=zz(=Hihps%nri=4PaM!cBV=|0j9Ip9ofBiq=PsB(b^7F?g9kgG@iFCWdQ4yw zQ<~XfW$LPw)&33Mnh0OcKexxG2A{d`%lr)Wck0Rm{)S0B`q1WFqKJV>VxUiDrkp~38nXq}$31BKBXf9!7j zyE)Am0~&jlNJv|LEc~&&R*7IrC6N3(#*wpJv%>>mi6=sH#*yQ4Nm;QyZ|aZbD@oEY zayYszfU>rimwa#UsV1V zs*lr@{jjETe{8#mtV6`OVvgb&iv1J^DDux1^#>~sRUDX@@>lEpTVY;a=$v#oKWthH0QR)eJ;}fNGhUvdkq<4n=yNWH)IFrv*?4fAJLQDIQ zmZ(oCHqkfrZIIewyK|^9x?GmiUTgZWKFa?21DfljdX zDeB#FU3pfy|AljRmcdt*|K7FNqKekM4`r%Z>b(8lzaZ`)&8Dr|K*qb zFTK{-c75vR*RY2+?j2>PmEB(E-PvZh=cn(Sgmq%zDLsW&-9f`-)tGdS?ESpVC6Uwc z-QNLSKD6moOb!^=+lJS~jdn*82J_Ofhc#oQA@x%}0_WYzl%k8c_0y!qji#)pS~Tqm z2oocC?*-@WW0q2BsQt7XsOCncT1EYv#e~lXFUIPoVZSMCn6Ucvmmo^@AHX)v{W-QS zD|#>tfapfA=k`K2(|r-KYzNp8WLJ}2OLin#o^0^N@llIGvhN|CNA6aTOSfJ#KrD&hIq=~gaiRHTFG9(h@?o!vH+=0$DImCw%J?EO|11;UMX@`f9 zz^5@j{7q;;^qd8Cn@Ow>KjYBOx%n&^A1Q zhVK%UiwJ>X_&5`Wd5Oco`xh&65Q2S7Bm@UJju0G-{l7;QE2+p-3~em~NI;ot@>nL% zM})JLK%XC+t?p(T{URd9u$FNQE9tut;f*BRgDC4yllXcd$5sMOvOwV@6f6tqI^uje&LN2!4ImXcjg1}?CTts1Ma~~{QxG@ETeJr&0!S^W%y|E2;J6R>-!CVc- zm9eQJJsaC#w-+0&P9P$}_(mip88RSPvL;CHopT!QqGmc8kB>z!f`vM;HEVT*GcAJ^ zq;b9nEqZ}s3m3icf~lFh=!FzziWIB&69ulJlE^rr~5ekXUnn3_V;jWRj@@V&CFSuzACyp z?S|AfDQo>3z0XB%#%dMAK9+xR{`6V7P1dVm?K<&oc+*;=*^=F z1f=;^!9YE`^*7ImK9I{x6_pS=Wd|#0wFgZdM((d1(bxv*`~i{UIZQAlpK`XnGT7tG zC++cAj6FU;O&*ZW)o5c^k;=zd%?wxwdpPAV7<(%qvF&ZL?BVZ!XzzB= zCJ&9QhP}%zfgv{{&9?U-?D0DB_~2R#?cD>KdGZh${(_6ZS7j5J#`ut;(TlxSm!}HZzI#I zBs7?P5v|j6_>I3}2s=RD8j<_u_2E9vJp|Hu2ZhFWITMUM!yB~a$HE`UYn2G5R07HI zy0$gT=wZYr{>k9AC24JG3>vjx&yZ&rVhdcTiHcJcXDRaU2h-V>d>p?f+d2B#SXYUB zfhLwHa=+w9D)P0Oe2rqQ;zGqGifa@7Q2~hu6fP6jPq}AkUxoB~kvp0Q)MRugEro>4Ovp zD-KnxP#mYoe__{>@(#+s88tA@qNm zH41KgIC4v5Q|L9@*RUO1a~XwiRF*&aijNDzbQ6Y!Y=;YdVzt-se!t2Es3q=I|Vt_e*C}+Jd?xmtl*suIx*|(ec*8 z=+>W$(7%8X^~WMliZrgvTt2f>q~m0z`!mp~SfCRH@isP*7hRW(cMdkuMNZ_$ZVVKb z(!Ua0cN}SlZ3lzf;tE)G$9DkFcAf_V|LlF(-cR-!vKKM+4YC~O?M~zak`JwnX-vJC z?A2sP($po7fK3Gzn>i;R3or0cxQ~`I=M*RlvcHm0Dpc}DC}sAe#cJlsEKHDRg=7ZZ zf`P)XzFy%Xu2wP3~Uq&Z)5l@eb6lv ztem@XSK}PHB=%T$d@7gE#+x!1&kjyl-ki;FSlGaw5v-)Zt9y{ox;Kl+sUQ>xDI-lw zL5k0s#Kb^Om?LBbLFzwd%5NsIK9IBTt{oyqZ1NKH7P5j*Fz(y(&qCb^_B@8L0+HiY z$809WtQaRtV74Fu@-PHB#}Ziau{R!Da13KJk)^d*7?(JPu~(=uYx!xKWBZNlglr+l z5tbvutzAsy0ighkiSuEEaw3n6a)>3g!#0ixKQ@7HL2%O(_`-^1DO_2Wq8bcb-^Fx& zlfD8G2SBJpl-0FKaCeXs)+5r%o;aIImMGuzJZJH;%_Mk4t`mBgc|Lp&!UBN>m5M)! z>B~EACe6}H#RVi!ntM0tq!%Nmp?l#pD)10^vPJ={1R7$Ep*Nn$TM#r4UP3OmMTjVI zf+jDOG;A6XKSIpHc`t#9`A%*x*J;;gGlgtf+CwvVxeGhOiqIk}Gy-+b_2FMMl~ zVZU@HCsvp~$Tja-u6ZeJb;kda&iEE_Z&7?ew==q-U)1&b<)+3{m*n;9(&bd|syGrs z^z`a-y&fwz_RcBCa9~mU>aq(`b5kdG>DsmHDgE=$IPD5=aqfUVeZBPDxdXh#@xDEK z_ZxYdS3B|lv3D)-RTNi$_uiZ2<^cpmK}CAyA@2|%K&og%2;m_}c!;P`5+Df5BP2ml zQBYCwQ3atsso>kTY89=u)>f)k@m2BF+SayeZMD=^5Fau6wcr1L_CNP-E+DAb@6$TJ zJNut==FFMh+1c6MGqdML_b)iGbKhuHLG(rM*H}orGV*Iw^7a`COVdTf-_KZq^y&!H zTh1uxi5kpzbv=);baq2M*9H$N!ouC;V&mXnC%J4mwbXe2!iIhxHvPF7zzrt|Y;AF{ zrg&F=AzXv*o@a+<;**AB0)1ak9EPI0oZ~V&>#5K znKGC&yLPG_+kCzSd@)|G>1jM@-yQs6Cg+u~MswJ(gA?7^tdq?7{LJ}viJ=q5CWgxa zeWIdn{`8vq`uTPBJrZz6Ur=Q3=nDt;ADHM4yL(M_eNB(Vu_)5l`K<3#G_|YEGVAKYRYXME`yR`V|d6&coal3?uYl@A=)4%oqkw>NSh{j4j%^=Lo*{?`#f% zL*WknM(`f@+14n#p8TbsLEw7??;L#MV&H>nI0Uz$;M;b}VZ5}EF2_8EZisQjUCGg2 zmR@i8mgR1IWs(C}xD|!C#>fR%ZwVMMKP5v4JXZ3Rh7UM+owuh;?pFn(D}$u>E9~g& zOena#X`o%2S?jSwt=vI{@{UJ3T<=?Wa;bnE>t%gB4&nmDu)bepd0qlM7hE3SqQd%y zv=5%~s4oZ6>05@hD}$u>D)bdHq2ThCf)48&1AQgnQ6H}vr|)v4T^S_3*4Sx&zwLrc zUIs>3-^I|!w6cOd{=kD>2tKhFn>?X3-Gv7!L>@j`A@7<<^w+4BM9ytFrap4 zoif{%ZNf1lH4os1<>pJ39hche%@Q4!eV=w_wgZui#EAP6@n*_%5`hrk7swwhB6PLZwprodA(5YEyDG}p9wb#pBKI&d_(w8q1kt#=VQ?@pO{`} zx3~2;$hUQ;K(otZfaL20?Vfz4pq+n$%2kT47JZWFTG93`KIE5(zCihxh`v(vcSYYK z`d*=}FGcxRl>c|(`$8WV727432)VXI>}Pu-&J%;#YlU`Rk6*wenO57 zl(X{+942~%(9SRTlSG@r3-nacGleG#>xHKX&lH|5yg>MEp`Cx|yHd2Bf6zY=ZT$c= z$3O1p2H_*ZCxy=lUlsmE_?B>s@B`sT!U)?LdNYOAPe8kM%zSNSzRmLhX(}UaACLkE ziMDwj&_hKJ7mgK<7rJ?X<3y*=2hjFL{bvZ536~3P-Us=sM5oUO+$R2=LR;+$c{eZc zi1-_YyvMP==Y`fELH|kgUxk~6+k_toX&hwv93lTYk@Vie1BG3M=3^cC=4%%?RQ%yW z+C^D@vXItB(({BT3r`c$(8&Btgx?WfC8S}I`L_!n5j&M$%JU9E zJ-pWw)2}m*=j11ZU4#W{C(Cb@nvb(JUcta@UYL{f8^t^J!Cc&L5ONrH?SnZU+}xVY zZ+Jbh!aF){^Qye!-#xI^Yjx13BTC_cIU`nnLis%(dMobvFtT)1Q|5;wn=%_8-y9z~ zyfJ?9Js-xv&s^$%%jM7mGjr*Ud3a;q#jnC=#Z!6H%Bsq+UOO7!G^&)onEgY_FbhCG z%pb^C1#9fRDX4EI>syNYYU53QZLQ*2+gfF9+?+K6wJt`j$jz+v4`V)NFg|b+ ztesM-eev(C_NuaJR{P_dg1TdZkGpeF&EUETA`ZpQXu zl58!1ICEbo`4SR-`Ey8e%*?)oxg$xA0GTtGsz%)fGS{XK#_?(8&xjx~bztNG$mH?H zREYQ+D&g#_zm`hQL0FX_)oO}3!_q~=yQ)sh$d>!^?G zv_&rFRhVeW1dc3K%r0ym4%iq9@Hd%2_IspxQj>wb5fdJSB1EidkF8~5bU?({GEs$y z2?GMJGRPB7MugXqGuJY~J_bJF`^JYJCU_0mpO-T6M?~l$ylKe_!uyD(hY9Xu+5`-{ zKIT~n%-w#TB{+r&Rmco>V*+akG)+J%8D=1bxdy_Sh}1N3EmN-r83b2FbDtzZ6_td; zO!g?k5s3D+Kot_yn&H*cCkc~$4?tanprPRKnpFjRSV_3YL?#oSLbS=3KO({1kR~QK zBSI4)XsR8$&Tg>tHyT3tJ5!rU zO5d3weUXs9%#c1Fs09vmLlE($0fA=&lP`;iRY989w*^++9Wf8Px!U|w~*se#!$0meLh-?ia&wF@U>RQluAcpqxdXUtB(%4$yskjmm z)v3)EcwN?#!}2Ig;5lk80EPwTQY$nPB&ar{CX>SEDa1b_hN|9>WKBWJ!XwyHG9*Qn z_aUNwwJg<=vjGu1NMOflF5tQnxN>nG-W!%-U8skk;yNJ|3>DW|2p4}HW!^;0OS)8N zE;+osz}-QW>~j%B4jL|Sq;P>9gB|=ZM0Rc$c!E|Su14f(xf+qJ?!u1pcq&|A`?0Is zgUD{;0{QG7cvD6$E{A&Ja}OwKK~x<7it=;*$Q=n3~ndrdil zbBIL=6ZzYjLo#P(;uD`}tJkBmMn~HxqO;zK_MB4Ev&*zd1m1;GQ-C|0`ZJg5sY$?H z&dS+gYCg@)q=lWwC+Fkr6QX9XZ{DZ*SV(S&4EpcP8&R?{?8&Ys{~)4c{o4J|>}iz~ zKgs>jS7Wj-4t#FeIEXZTxH3q3XXkicf(ZqeHy3nR--?cby^Z=% zB&ly1(yk1W-u1|Qi3tUlw-j_(-#X}H8&V&y6}NwvBkjr{>754qIqmf>xa4JEg!OIu zMsR%8*Amg`9oAID2L4v1R2(5~fNit}bHe@Vt#}gLZBQ zej7yUqkh&I*4K#1rLN$);Pg4#VVM8*9A6uoJ7t@2Oi!QVOZN_+9IPSB@#fQfyVH~M z=(~f3d~zo}N_d3O=6=BExWW7rgbl(|h35&sEnF?+^}=#yEd}z4ob;ZW<7Pg`mn?5{HISbyx=Q&rSA+cdqB-|Uc{k_RY_1RWUdMdk z_a%3a%Kb$2!=i0226~91Qs8mm6}`Drf(t2zr6!Y%T_JOI7|{$z3Y?a>=a~ z-{xXap2l46*L{-vndrwvKSjiTyeR&k#D87%KSjSwgxrVXM=|K|IO9a{p7utGRVm_CO(OZ+*)df_R; zrNU*xZwprnuN1Bk-XOH=4EuAZ=zD|@3m+5yO8A`cb>W-Bw}sn;9FN#8{}S$M&h#Mm zQ^@xe_7mDSa^Tx_2RvMSn|lXs*B{W$l~ybNMBzN)sluJjnXXhmzo+JYq|ce&BK{AA zcAY}*KGAlaf__Z&uY`8Jg3oCU>U~4_ws4#9BcWZdkjr9!1=^fG&|RF0%<?7#6l!Gr3A�#9WAFyek@|yBk`RWh7b*n%0SFHXpTDux61#<9RA-?_l zFlSp+EY97J-kfzpd|Ot0999gB*qogee|JfI z#O8RGe`tAQ?DW{ySnN5>;9s0vKajI2YX5j~Woa;npB2MDUf{o+;qNW0cEpU*8SA-E zy=Gn7;++vopMift{Tp93p&!O|Bv6&0>7lO0FRo z0s;#MevYD8I53@AwxYm&tJsDmE+E@|t2mw|;u(CJ#KM6mL8TTB{G5W_C=e_hc#X+m z;XnbC!3T9!o$l<0nYR7W&r!GGm*u&GPw# z>hm@oEQBKZ@nQ)3Bi~0lfyj#-GyW`fDakWPj%F?&GvYs_hQoOUaK%*iXy%S3Sxa(% zsygCkkUabxTQOiWeBTa8tQeTYJ^5uo;)BB@N&Y1u@zLRAk{K9(@t7AZe9k7vpT{b? zf}eeIlH_s_FE@crBkNAd@qQ7KyU^rHAjb#kyp&u>=5CXzf(##`L%N=AuIqKmwOEQx zAafS?t8>iNXXGG|2>)MZ+(X|p=DL}6e&;CHdzx>zT@GITIj_z`u%&X|86A{muphRV z$0jVc(f+f8i8}&50j2O8PvFWE=pgV-&!m}PeQ9&#yeLuXTEO)|lCYl% zP9m^O20vZ=MsiXQ0{A$MgX_gtZ07QAzkGB9sw=kwT5rg_GapEHu+{<+T?nP$yN4WKQ!Q^(nT3h|6YU~S{B zvgbtb7bLC+A$?|0DrnGoCfneL%ArIMLV6>i{KyXSqoI6W_7(7(svJg^vkl_n$D>K{piGWOTAkT$v6?1TD^S zCJ5{WF6@UyN5r0pY{&kHY!erl*9kG4$0Kurc?Th~S<4VdBJ!cq1?EvVc|3L=3=iA| zUR*qa3lVw9;Sk#4npzF?Gy;#}u)>Ylr8E6QQw)Ls4nV4$HF6%{(vT{Mhp71(6GF6#YEkf_~}$ zu?F@Hv=Q5Z_6&xi0Fv9_*5i2xf0}jj=_K?o~8i(l0AnDzY1Gbo*Xdf!E%vqB7)r2Rdt?@e?d9v}6!M0EPD zLz-m@5g9t-C6)i#>jLu_ZxcGXV=;%ZzzHdjaz8@Esj78ZPeE>gBY>1)cpTBCje(sC z_f_s6!!HrT$FT*+kq;h^gSHEI9IcT?y~$7neZNjpsk&Ha=z--7Zyu}wH;q|Xzl{cBAyO^k_Nj&XZ( zj<|yQ&<~Fi^8JDIY~eiN>B6&x7YMHqt`XiMTrYHU#7~HRR``cjCV;{@+B~Tod$uC^@W>G<_|EHn)WQ14u)U%?YEv zLek*doG@scTLL{?a-&tAp9WEm>sz>=Hm3xdf$hqxCT!zpeX| zLxsbIM+hefj~4P?L-`rPS;G0kdf{T>QXy@VEVoK{weVWuO~UU9?-br6q%o7_pAzO7{db`!m;?@z6NLVlv;j}clw z1)t_u>TM97E?gqCev5oQAX09X@CxDe!kdM+3-1#COlbWXhVbaSR7L{AjDInx=UX9*jGi-a^tv!0d0 ztAyVb-XyfO4v@P`^pAwU6h1C|R%mM-ApaN9e-pYn)AvNv#?AV(g{_5q3u)_SzMDg} zZy!N(Jt6r=2;Cg&(V~wNx;fL+Mbik*a+e6dBfLsT132@4ETr9=^ov3ozDd6+Y!d!U zn1O+V`Po9+#7TD((kM>)VBr{Hh0yL}S-U^?=*A^H5}V$Hu#2#}kk90-w@}FECekIs zGT}(!7-5BQlCVlRL+Hk-IihQY4Z@|uWy0mci-okJaX;)n3GAcmz>cR?+V{oNtLN0D z`%f+2@%P2>tvV=SVb|Xm=dls-D#144M@r6r>g9L({hwQZc6rAuTVB>_%aX{__=NQ> z%daVKwZiLp>?W^!*`}6Pw_5vjWBYaEn$G_4@vUC=mE|v#$5*}F81r6k^h#cCj3<_U zl<6<~D0BEz?J`!s+?ZDqTY2_JnVrG$b5_0FE_Zd#n!J@yw2NKS;x8}#6ezq0-81dtE5~jA%jwUy%Ua#3{33W@ z&1lMd_pB}6(DUIVb;Gd7hh<+;)|B@_{>mSgwtdhqKd?NqHuK8I8@>Fjro8v!YxA!H ze&AmbS?i(P@TR;i_rYIlkMgs(c%_t!<)id_{#Eg{&kZ{lIi1R5;KmcbA2t;74}g7!aH+=wpiN^ZE+rsvSPh!iNCk&S$@tIuk75C z*N351KA_Lo-sM5typ?L32fK1yvVIWr`RwJl2gSiXJ@8>OH80A?3QR(lgNMn`haiv1 z(7BZ8z|G)enGwsd6>WAaE@mcXFPRbHi&rG@vKr6eoe1-yzW^^aFM1CpXol6i=pUIJ zY8PiFt1g{J0Yoo4mX{thUqU^;O;lng^crKv_*eq!Foy3Z-x5cD2`4Y#j&q|8|=feROSMU z!#}F2p$^U-6Ddl*+h6is$VWouO58Ccza&(yBvh^>y<8kFTvz*?aCD{PC>?N|j+Bhk zl#+4!IFA%GN(F)A3_iXj@HN6dfo2QciwLi=9=*mg{U{=4r3p_VM!f|~)-u7W!6)#9 z(Q9m~DJ$5N93Y)0rh^VLo=y8EqG@7+=Z~}H3ha47r5qkCu*hE#TVZ~b?psfB4qVCP z5$}y}wgdOA&9Yr%bWCQ~!2s2z4k`e(+qrNpLv0m^p&382#u%%Dz+H-Xi(|xN5ToA8 zD`}y#FcRD25z#LRvk)O0C)OH!B4LpwClT&MgoZntX{ZAe#qx;j0)hLMFhS|io-uzZ zB4?LR#Rtkv2O`O)q{zu8(qJM?2O<-YvOtmLi0DE0Ey<)FQnw*us+>Uih_`6*YBclJ zb`I)M;VC#1@_$R_9f<9`mA5U)49-F`0cNs4>>CnTdGV6WkPg&gp#!!U>=A7EwG_KY zIE3jag#UX!ZB0HIn~&VjI4QZ&^AGJ4ZI!@3)*TpaQP3$mAK$AMbh0m44=%tI<@J3E z2lVM%*!#e~eTHG`vVVtz`W_TLrJzs$=-h(nK8e2l`t^-YD~LYktyt8zFnVeMKX^T* zAex^r72D1n4IRr%kTLL3d_5a&NObJi=fGakmP|(XPGH+(5Hl8FW^`eqTmR^(Q=p=A zw4orHQ&7_@nlt67e!ZhrqoW5UdVM2${FG?71Zq68Ao@4&+7tVZ>(%)i(Nm_tt1b(4 zNtkb4OnElQ3v70IPs{+xLLDD-C6DoxWvAyD~_6 ze?cM2x#04af)Uo&A*3%4c~0NuNV_sfdhekSzjtxL67;hIkxuc+jZRLWKyB7@fsanV12)O}{08)logcHvB(JC4>!yS|L1R|H$#ZsA=KMDUVd{4Nu z`ObaV{@9QGga-<{3VRDV22yUY@DO3Cuv|D+I9@nKSSh3_m3rn2PZ6FjwEl(s^F?1O zbn~9Hy|Vl*LhEm!?-u=2;e*1*gii{8FZ`46AHuD|e+%t(9C}-`-vRd)(z;8!uh7kF z+PB=`r~A`ALUI#?_UCDknGPjgioZs9tME4A-NGLWHwfJ~ zqqI-+c-%LmG*FY?Ed007zU>CzzTpOT!p)R&>GPR1VUu4Ybl-&5ie4mKEc~|6eIt6M z=rzI{h3*^CABuMKo?J7>`hG4<|5o((;{QqL=0V>QP18Bc|67=gfrWG{A#LfTI|&Pf z{e?8HGk>^nqVOo;@xp0BuG^#hJmEP)_bqAqx1)BS%Sw%JxSXv#iW%BC4}Ez2*#7?; zgBxaZ|HgxNJpVZ8n*(=y{_$Nriy>?`{}^BM(AHLwshd~lPHj57v1HS@rseN>@EIK4 z8jl=bzNWnG-d@^@>d3?>3vSZ8IZiz-(a6cLg;SJe8xa~*&yJbyr^H1CvoNfHNuvP5{ z@4@jr|8`h0pJSiT0hS+#7aB9QF`?x5h0{S|(&_}{N9+`I9g8HU)O=<{vMympM{eBr zg*G5OM2`EukhctcU-)a(ig`3X^`_?0wo$O00>Sr%?I<*`lw7MQ_`YyBD|6o$@{WsL z`lqRj@jim@3u*etJQ`P7WE_b!yb<3F$f#y|iGLTseQU^-9)1}%xTv^6@Z|OB+^8{ewwc@UaV}Z%M_dDf4@vPKk~@;3D@k%8i9hNAB$<)J`&lq;_6$khHvKWo z{Rd*;s(3v0mY`VRs@TYh0g0J0BWDIAX2y)q1f=>i|8ek*m@G;A;<^FO9bFQPPk(VLYYeBimhzpXk3niZWuY1r0t54Gg&mB&sjl{b6I3bvWStF zQ3m_|e=_G7`lrYo>||<^k^YL)-4};)Aq*GBt^GEB(upw>AveZ2?!dLN9i0uqnyloN zf|;;{WoXj{i1|svVnnzdUYz_e5JbaTJ_Ftu2odfzAviE*f(p|J?*HG#lfP9!#; zCk!f_NVP%niAW^_PZKBhh}zv`UK^wmh)_>hXUQqpT3~LV`&a^pBYaaySc+(Vf?4M} zL^nysGzSm5K zNZ`njiTOB+FwG;tR1-m}7VT7334{Vw#}KLzGw~0SRK@h=h?s%K)&fOlA!cH>iXu#N zFbKJ}rO4+wwon7?e6Jf&$uh)3R2$nPVz#&jNKb@~>ewaC5~aj%evT|2kT1m8jjY%yda z#B9qAFB2DdXqAXnh%*pfSce4bW;f?k zkPhn`g^GUX3Wf5fh0@IK3?E zSl>PS1-23%M-HOXw+v}l21##k6e?jt!R0Ll9oF{<^sx=7FAve_yBuj(21)No6ym#> z3odyX7-4;F_YaPb`uGay^j(iM%M>Cq{0ckIZy#J>9^>soCs*1cXsdL&d%-}n);j*( zkQ?9#pxeJELTP5d2|4yH7r1{6k0OSTqXUj3A3Pq%UWo2ES|c4g?Oq2Q>cqsZe*1=lJ8=Rfg{A}-I+yf9ll6+X>88^`tZ zdA4+4w#hpuWI5jKiFvkR)PufNA>_k9X+BaDXA9>EPZypoyg+z`aE4B%xclK!UmyTPmo_C znzmW$|BleEC(!Fe(^$*=yM;d$J}9L1mif;M`Ak6ikHUWlw+b7D9}A=Ghmg+_<_p^j z6T&XSUc$b@5+M!M)I$?1@hBnfoup3`^4?7P3?a?Jr0qHbULpD#A??J>|Do_+;r+r# zg--~d71AXk%h9k*Y!Y%lfOLkiwb0Eg(#0L~6GB>|Ne>r}5mpE*g;heDswrPDTp~P2 zNc%MNFBe`fyjgg=@Gc>3)RedD2}sj4>5qhNJ}`^@9()>h3+h=~e@js%K7>5vcIM0@qoM$_f^IPvm$~%@HSAH3Ma$W|X zoR`5T=Vc#8HgIN*vuyOu$r(2K3w1s^={K~)NB+n3)Y)xl_Pa|)(QoLOrr5{y8=AK* zD{tK9yfO3}n)mLKyb+u8c!&hk+ zvalcLaDe%0n}JG=*OxISm{CaOS>`7|ftm zP%l^b1T$zxRs|$x(2V4|9^_&M%}6fi$>BXHAlHyAOp+V~a|R|!K6~UHoFuK6a@|DE z%j8YxzLNMIdA3V#;8jzfAK~HcQp)k2dWX>_J1bQS5c; zvr*P5y$Zs4h*7UDww4KYB+SwfuD4_b;T}YD@W}+#?R+kZx!cc01=UR?1T{=11ezuy zl??YI#c3&`_B)w}cfzns&@~`KJ`tH4RC6rhOv^oza5iGpgX>Jzc{!q+mSXx^M9doy z?hR!jX`v&wERSi8fPrm@#|~;C#Ea~JhucyRN&%x0L$f(YfShbBt}e4M2isai-(HA} zppFfpSqp0C-a;tpW^y|rDwj}nr<%A^5=uId+)mS-5MraD!(eOS zT5PXJ#Nu@bQg(FMw|PL}22Rw2$noQ23Hb%8B#Ga~OjY@l!mAIAdp zoydQU*U7+$@cFz>;sY;E{Vd>TU34*tZO+WTg?)PW?bEMU-=gSg1$_tf?9#K(fF1*) z^Usd9PDJOAj_yBYQ91lj?rQeOrg1_O1%o|&rM;_ZpD(}z<@R$tyX|B0tL1TBKZnHC=lN^Zl_n*|@|7=|G_-K4i5 z(&v#2E|0G=GCNsTZ5u3|fZRTy@cNpx&yPdem7(ATcu?8Ego4Yf2JOWw3h$3YApZjeyO!n=CH5kOZLZ>(W`#qCn_3^~Yi`pyZJLDK66eH)oj zaQbNP3hNsQeTB$myYPB(`s|%cWeIOXAD3*n;F7ePh4n3JzvKCw>mbK6g;FpBh3Es+ z1?Dl{CUkPQ!M3=-2`P_qKSIQ*Vl!Ge06Rax5kSf?JdWtnq$?m-#DoHmmw|7?;p13} znN?AzpT622&WQ}{L!gWWda2Sjx8|53i# znnCBG;izX{VP_)v-9`5oJy`Tm(dD8mL?0=7s_1z_voS-T*_eT5QwFY+{P!hiwq@+c zPej`{Q=m7B=1Okv=SxJ43$Kd)yYjb)HXAea^8%z?HWB6aB7#qsP^8U52D-cCY)%LK zAXtOzkX5e|@RTj3vvj3A#2)hV- z3Hu6*g+qkHgd>D}L8BhNq!Eu5P8H4*)(KA)o*|@_jpbGeuNLyfj{KX1-xJ;^CF|TR-q=`J+DT zr@$)FGlaDLF@KSe#y`^5Ux75a6mG9;}oR3Ia?5MA^ zuuRDNA^9}Q5#2XXw91iQD&+GHY3JiHlkJB4v+F+~E#LJoK5tMSw<<#?hes2majP@z zAnY#eEi4rBzDYgl{jWs)GGT>ql5mQ!QdlLNA)FCbp6KKqt%Xl7S0^dzhHjft1ZkyYp#K{mTFS z!N2~UsQQDYtBmSbUR710)ViuEmh!*#N>#?z{EXPv{MhfGjb1Zub9Dcg%6?lGxn?iS zQ^Yq-X^iCty8I!dkbeK!4Eh;iP?^bm=~te^Oq_9>ws?+=Mc zBx4CXe$OZoDj65wMF{fZ8*D4?va|%X2 z0up+5Xj|{%<>nri8*Pb0-p5P*rBzIP>~4nm8Kd^Xk+y<76IliRxAFq{Zh8Dvqa^e4 z(mWhN=%Wvux$Mwq9U%D)NXYLTcPqFV$zE;)ig!jAB3lr)^J2=lupbgIfD^3Yydw!b zy)Z`;c%??+S!yj4)DSXLgOU+@JQW1FlgV`-Ro-R)Ku5k^hg{#bi&xaHFKxc z%$QL#qfgP);y%;rs^?9gm8h#Zd3OEm`STL}`wi$N&Hk>u1k90nC{T=S^>b zwm$VWhV|ghsBWlE(q8@S(`p({t*r?>KbZxS-lC?>nLquciOBP&(?OLrq#3+FpL42D zX){e(*Kt1KdSckHgA?7^vXkb|pHrWhIlnG}c1#RcJ0>dX=1;Gwub*F6-(wFny@xM3 zJg>T@dfIHy=V*~JEI12ei@eMhS!1&!ZDMWxz5RC4_Wr*9etySDCkzC65DeQ;ITpEa zF%qRMyDZB-H-28$`I*ZzE{I(iy(n^tKeT1>r}96AepG<|&`{94g$l@@Q8R7f2~%g! zn>pW8x_a6)bgS^nd7RxaS&hDTLQQ>`wLNFf?0LBE0`2H&UcvPFbLZC3vlz}nL3IN< z-?W7d&9%&|tDalqj(*p;KSX%X=WUdsD1hV^kMR}`#Flc=fZR@wc?{hU)6bveAtDN$$H6m^)5u(l|j$?y7c%Ha_X!4}Kn~`Q2_6LUUI0?3*Bp@x1`FA0P!r>Yed)Qk+ed;w?wdU zbrIb)#hgdbxFuk=M;fY4AI}f#4C{-b(fWhug45?{hhhGnu(|TMQo*%Kz=BRcss73qPlc%EhH187D$pj&{^kPpbU|brajZ$R z!3Ga7T^hVDGvF!HZbDOM&RsYsUpifV^jrE))(H9wICi^1M-QtZ=;W7~%24xxxiPzCE(sV&O$X zYhUoKeSuetf1U6q;XT6pgbxZ`dp|GwH^SG1e--{ixK-FF{8;F0lG$ue?8n~1eT4~O z7ooE)^%KqUh~?}&0C#1Zq)CDDX9~|1(iB5JZ4AU4gl0?$|+0cP@-DK_D zR=Bfuy?u-N_k-Ch8IrazSiB028*KX(77iK&-oQ`cKj#5lp9o1?nEt;bYwG4z*=x!> zZpwfS>ThzO&2yj(&()_3!ZEq0spL~bGF@3bym~)@R{>Q6>VK_ zU`1~Bz9Y*q~hOCXYQ8(TJ#H4%c*R@@Bc7!`?SY(qx0j-29Y#>pB=h-a8xIi7VFsFbaX z14;B5vW5<4ax+TDN{>PkW-l|M`SEqEDjqw@n6U&Q9^;oQ83!Q^Q`@U%rnP+QuZwA?d?1*^uof-xpoV>={TI{_=$6CBl8ghVl-Uwt0sxvPgV z@fs3b3DDXJSi$MwU}lQPSb;bN(VuUHPIiSZU?G=jg}!HnAi1Y)iDpU6=$1EXuSBlD z7y1j#h%^+M(a{+ZjmX*F@OT9ckGahak9i?72i>B%9kOL}J7lW^{C<1Uh&d(qXsbRy z!|S&fz0|Z0{LtXBqDY**!m?;I2D^vJggFy5%$B@uB?BHOJeVyB`ygUPY73Nwe@+K2_HNmgUlC?|(J2jbb1Y!p6l`vN_IRz2+P{J{YQLlcw1Vy;4ILd1Hjv`zY=Kv06=LW=F34gh ziJ*hH&VuwJuq<$Is}MuxV|LQuie?WE0#8{uglW6ydjl|5MRxD++OYsI_>G!3ea^xe zu!0?2Sz9;%1eh}tGiT4KsZVrYR6M9hMG|}PoG6|%AQq=hwr+%Q|Hf|Szps&{~Bf%T9^)NrcR$barWF91+&;} z+x=NW6kkF#%z)Vs`DjoonOog3E0D(ZVoe==6l-bm#|8K+_LhlpeGiO9qSwR{F+cjo z>7$XpDpr8>o2M5beWj)UX6Y+T=8vZr*uNAEiS9E60vE@IK=|F$N5ibEWwy=t9Irgi zQOeY*T|rkS&px|;fha~j|VCUEoe)iMJI4e&Yr zp?pdk@Rz~r%g6Ds%{LJmh&T@Ix&LZUb-}Q)_RDDO{lBvH@@0e%t(iJUyl>G~;exxP z@ZG{5Zk4eH$Zy77aCt+)kXgX8UTD4Jb+f#|yD}8y|90kv7%n+IO>PEu=z$&7%e6`2 zddIZ&ybX}!vq&6~$3d(^bh?rB5_p$QFrnb`=7A3D%WH>6aPX)v2hr){o0BVpq*tPM zW2PBg-dRY8_3{4@oIYMJPTv)wGDvzA(8qUk7hG}`7-4Cq zY=aQ({~8y{}>)a z3?D~Ps9p9#o;wb7Bi5S?uS4HUNh(zr>kJ*9w-}9F2qx5iq7C;pRM2e)`a&#AhL34a z*l^o4tH8BN!2D0Fo29)IO{BmUPlerCH`^ZKY!i;_Nt4!g}FZ!t;bHh1Uvi65b}fTX?_F?1Iq$tmuz~X4eBh zAB{r0SzBRyB073UBJ#V7Hv1mvgT;6D)ls6Ioz>PkL2jDLEf6jhUMjp+cncBr^FwRm z{o+3?boRWbl>egmuZVtKNMjWDo7N&?y5EJCxY)?&n8JDv5cU>-pwRhq=Rc29&i=0& zj{FKC z4R)lb3(bEI=#xd$O2>R>uf9^WTT^?Z=v#&N2_F#BSjX~Q>qn%`j`*687CX}K32CDv zZMIq%zr)X?*j%Vt?!A%F759Fci*o@j298QNN|5o{(pA# z7n}VNu))W#D&KDt{K;p~cYS&JBzT-()zt3e;f?X9CN;(^?H@M0G4>RF&u2jHAF#b| zjF*;`lx@EU=v z=mFexEyWh=Os%6tvQ8wA4**f~e*rT*&vcZRUDW(vz?yFN6dVRZB%bv%K*|h%Cj~j_ z78^L2$v-nWw1UY4p(s{54N2%&#q;CG2Y?3~{0d{nSOQcrm>K<$&N$7??-_?Oy~Mu; zAYT}_vG`W=H6QJYbYPs{%26S(&08}21<;Xg@B1dhI@_T(jVVyS%~oRIqcBX*NNQ9D0Z%OOB5N1*gA^MNW?ZyU@s0jCm`Z7V8MeB z3lRO|_~nHaybQTk@Fo^?0#=YSTDUK>AWzREME@i!^cz=*b0}?GrWI-r#SCAJ#XNU= zi@B}Nbry3Y_Kd|m<&Zt(hdqKfn*6XqoVNSc&UoI&8PE4}#`Cse*`Q(UK^+Ej!)f3l z&1b`8;K|dPU!D&0-p&MXsIX-c$^-tQwM?-2Ax}8Q_;BRT1a+s`%LCODSSrY!fK)OB zxwdS#3QQQs2^6H4jfrcKu)xbCkex!X4&_ZI6e61SoC($NCw! z?bA~I=QBrlt;UMu669WJoOjMFNSUKk)?KcK4Zq951+f{Y)0}_*XZ(4G79s1Ev$lHr zNi{RPW;W>5&NpMHOw+dSUs@A&;I$&PLOGZr=r_pQBj)K{oBsn3>8|;#vDry%p|nw7 zssGRA_~in}snVA1mt~%tabE2F=<*0(Qa;oF<~oDPm*1iH{%8}lg1x7(op`4ShhXgY zyaU0coU`er%Q26EkK}xw+?8B!$fVah13VYp-DWr#PB-(eM5K+u1(!Dz445a9f#2Vk zK#ulRz5!4l_sgD!fiC1?NB40`z;wy!p)_R=gaZ1zbHT}_+p#P0B6 z7?bIF2__U=-aOFZ<5&X&TRwO^4m|ZG^_`2fD}$sr2l^=Ig3CJ#jIh4jLi+NM=l1Uk zq+J>6SPXsVg%~cm3VC6D4?rJ}ll#{a(doMZX_hHOWZ>FOeoyTJ^BC_CI=Q28kPDoU z@+kLXM4YNxm$eac0~`UQ48xO%E=~Gl$T{7lxql3gA%>6Rkx;wf6ef=Y-6+|Yk@R}! z?w%d{5iAj-O{E>mv_WLO`G~9&$B_*0g2`*fh48*R9x=@S+K%1E*6^@RrXg-;$4+zT z9U84aw;h}BJ+udNTq5!To5*p6c)XC~2WfU#;wi#2g%=A~3fBm45#A&Gsqi7;6T04Ncs?gM_pok^ZKTh9uI?4n0Y<^-u7vUjk1O zKiwXErug<=3OO2@sPA$i?M4# zA&U7Ogt)DKCVO!B9gdEccWDnU>|Yd^k9X~xfcH{_bbGKrwdt&nTSUfe_UGKbJ})+A zb4Fh5-6b(vh{tS><+a?DS-y99S^4C~*y-mtb@;#^0-NyZAHWv8+-$+{HxSL<^g?_1 zL_Q?9EV?Z#8fo+oSzY=**JAs$2irAmRmXhx51*a!FG!>ZK0J8QG=Ip4kQd3|iGV-k zX`mu@vu@@O`Em+5f5^PH;1Bu7ED_Io4OGe>vW=trlNIbNPA`y_hQIOc- z66UZEglNh)!tS_3aLy3YmoR@(2HDVx<{a3_!C34}nwk%T~SLQ)Eeazq$0 z3CwM7bmgOLM?|?(N(TJ#lP>GmHvo5lbv_MTP z74ij47TY0$HgN5M^dhhLRo#_Di z2qGK8g=sD!4Aaxl%_E*YW&QW8)s>gqJ!}5FvuA%8HxC&NYv*vTv~4-%h}!4@1?EK| zu$dJHrp)504WR|Muw{|q>|5qcHgKfyc~{@+e+q38ZnN95x4n;r=H|^^8|BO+>%98e zC(Nsvk)S#5lZ~KXMbEc;#QgacT%8-dV}#e|a!hi8V^3+zw#zckjhz=gKeF8JvY*SQ z`Q>+N%f~pjL#7&u_oHwK#`FI>n`RkyCU_bO_UcLi-)miP$r3Q|N}3F>v^CSH;d0n;89-=qSLnwX;%hGuM+ww=Yq>y3PxDpqL4nmk2`&Q_;+QH^yWa{ z%n-vRFGF5f-*V{V@p1oJB07E7Bh4~}hz!r6gN<~Z2{iKmHG@CoMbtcWhtbya)r}2%zr)k>USeSU2aJX=caJ-P?0p+F(*{#y74;j6+og>MPp6Pk4d^~Bh2z__rLa4(_RzLDQc zG_4nuKTKFI94(|RgZak`X~7_EHgDik(aVJC{lc!ptkn6!?pk?wKEI`M948_eBikz< zYdr@J_!MhBi;4&K-(A}t$99CIZSViH-%<7xpPi5wT6%!rQ8XFWVrIU@X7uBGlZs@l zAQj0PLMoO)^KA53rk&qW8|>m4_Ff*(x*A!jMWEjX75x>9IKQJu2f9xq#AB1FC?0zS zl=(MJ^E--M{Ph?z0~a_(#v4KVW9|Xb8!^r$2L9Mvk(^6%95((D%)N+YEpx}6g(O+o zow4!9lYAaA@H;x0WlJCz_#HKpy9W|Z6pZBe!GYgVBRTv)&khZ3DcjoDen+)>@GIkY zw9|HeM^k33j_47*ZS27BXiA6z-A!mazoRK33KW^pv4mNOa87D2NK-<5Lk*rBIrasC zPY2-;rg2kq9H z`k?(8`XFsl5Uo#O+uR2!oQ+0LNt7NGJuMNf84~S6Poz@{qK7o|L>e+-(G}Mh!DnFx-Xp>zy}KXu24Al{6!XU5;f}W!z5`Q+F^)J2(Vl033>y&nkmiC*4hJKw zuL1hFc7Xc0FHYZ)NV_sf?$j6Q32Actp6hR+f-X57a^ZR(u$Q%<P?2WDD-lYO4ZBy zgD0LK^CdKH37CAxgKE>q^TRsB`r4z>c#XK=j>FLo!~8vAE8{+;f@_t4^PliV%C|SR zM-bTJsjxe~NZGC~P)}Dxwh_mgblX|*h>_-uw0g#jw5KtfVgA||Db_Zj4QY>hg@}H< zS@heY&HjS?e~C8x3us&01^IS35iDuaK zbrs@Q31UDjgF}C#jS#Qjm z1n;C5Hr>?pFuap4Z@Q`RVerpxy6K&(tIlt_3EoNnR2AKtA9dbIN6|ZJB#+)n54n4* zH}2uBSU2|I{4L%v|KOqEy_57)dOB_8 zY_&+%7*KYjN%|?J-7I<%+0IX?8H$sBO23b+lx>U)M#FweX{_FfpVAo+g?VmYLOk{! z1T(&YbaOwY8<~6hc794v5BVt#(%HYD3p9;i`UKJm#N4T5 zn%mOTNzyLsm#skZM#Q|?^RWEw=M*8cB17xhZvbQNQxnV3`}wbC`Gy8hKUl>A^D>o}43)-_Pzya47SSYlXwGLQl9t ze?X$G6R?6?Qw2Hh@maw?p0kctknRtxHu^ni>jbP|@U_a`n^0g7BG0uy)e6z4hZP#n zLN3z^(VYjw9=9Iuc~7GuU!v$EyWwecf`4S@jy#PXiE(Jhenz>VudVxaUy`a(>|gO zRF6*yj!y~lhL;S1-~>XTrqX4h+05%ZKCx!5^$>3|VF;pqLCr+4OOpu|i1I(mWUz-5 zCL=i$G3wPVS<6IF4|6S0c>)n%G8?jgBV7xyz^3Vq81g^Lb}2GeQcDMr!7d(!lm)U9 zh&xlveC~F{D@-ov>mr_SA3=i%-aFIk=Pss~qzHMT-7Ex|wwq+7m!wEgGI=!astbMa zO;&nI9&k{y*+Bd`Co-hZaH<|O$KbV8j8_cOF9En2edQ1Pw($|^H3rPo~i76$APwd(w zniKq8RLYSk&9$kc_+lN3?%Zgb+5`TD{HIy4IDX=hrO8#9UoBJafAmkKz6=gUG34YS zhHbZr&@jYNXwUf+O?AnyZMH!pV@S8q4cj=Pvp4ZJ6b??VH<(QGeT;!}4VDTv?mjad zq$|UmTM?J&fswS!8;Ueu_mkmbJO&p+ZXa;)T9~x0@iE1fp>Q|sXy*{aC8wv!jm8cw z+Cja14G7o!03P3#s$RAOkAukm=X4|KJ%j^KFrnb`=7A3D8-fGK2am_WXD6rcT%=tY zB)!+5uR9Y8F7GVRVSQtuh>r`@$Lq!Ey8>xf21zd`3;)3!Vz}fgqSg0Ir>J3X|=EZj|iHNP26a?oFc3d&JorN z&k~*|Tq(R(c$4rp;oZXfg%1j!6@DZ%`yBQwAB{pgSX*IxB0611BJ#V7Hai{Y!J^Z@ z$v#T*)yk*&fqIq*FA;uMcry|8nmrEJ$WO$7Ncb2L{7s_Wx2%66jdK4K{{!L2;`5?n zel`*H^B-17yKh{(iO;c~`Q}R$`QMaWsrX|>)BM2lmEt>Jq9=-PK1Gp#it^FCCeQ1a z<=C@{?7PH-u#2#lu&=OKI7B#HI7&D{I9ce{MOKTRCA5Bo`ez5oCN%KvdSfc%GOS)BRego@2i@%vjh2*#0JF{o^+x>65W4O){lIuTZ z&-SNozAV1FeBVv<@#$}kM~9bt2f@?l;$Jtldk0=Vi68ifM*p_VqnFPpB;GbJpCx5O z&4%4_(}?%~eR5%AQk1K8ao;U6X>*Eg&DEALO5InPE+c(~=*><)Is0QdS!{%`` zM0$W7+s>08KMYw>3?E+7=jVfLxJXtFd3$l=e12v^b@T`1IG>*rLEx{qu4jpO*2ADu zChdDE_$pa}&re=A^7;8ckWc#jyo!bW`2D6MW~-lLvHlQ-b(<#JjNV8)pPw95cJPh& zfqw9jcMm8DoPHi?jNmKpAf5d?>g;TMeCK@tD4%mPo_8WQ2!1Zd)Zkn01nAsFWR|~$ zEgw#E?}W5J;$|fI%$PR@8-EnZA0f7&;d}H8S} z`c;1fD?cBb3MOLM%s_1I1ln`}wFnXR?02w9Aa+Oer(2P4!5lawJ3|kA#W^Y6GVqytm z$cV~p?gUE%ERa`%7&ZeZ#0zOAOGOtWX(54a31YbD4r;X#9%2|oY|9M~D;&b~d|U|s zb+*?%?IrUu*k1DsqO}Fld^*W|+MHzGedY>~(b}2O?o%octqxmKX@P{B#T~i73>#PB z({E3D!wmmt)2{8R)S9*%YOL*e9A$ld8Yi@#_I3ww~My-_x1Pl zJ4QP3PRi%Zu#J_YkP94b_RM$T?v4FxUze_J^%V2Dd|l3Q%7E^kF&t^9o7w9S_l__X z1eZ4yB%hC6=ztfJO~~W}8eTJ!_A=hhT^Y*$2)c4Z440gqCbt1bu}58IC@{FD0o|U92;7c-|vuj6yKmf!_v^_2wh8&al3B@y^=~JQu?I?s&v7 z|7-hd%GV{w^zH1cX}&H)qqWWFe46jVdqaQNzFI7LxNwY+;|k^Y@J^gAWQQevittR~ z#ln@sHNsnj_XvL~d`S4XaFg&w;j6-J!UND@SZ^<(d0)ac-OPT4&RC*+vtxlCCz{_A z&|YcZ{X)+y(f0i>k4N-n!s~?JC!(G^gg+CXV<+`JDgHCUm&E_G=r@G#i2sq07Z>$9 zdlpx_Q6Gcxg&fmJ^I9V&gk6NYvVRVf+z4TXaFXy?A;*2{=Xg!z_)a`kXciLC%S101 za-5~yHNxwKG*FOFBL(p%!VSVlgdE?P|BR4h5$TtOZwUV`d`I}cFx~!1%LmKvBQ!fa zXg*AlPg4ld)++-K6+Ki)a|rV%327A}ZT$sEn+WN}LRvydJG&M&>$ltI!|&rU>nlr__Wv_%giAX6pubnT z?b$64)Q)(TZD6`%{?kDJw_t=PJ1q~J2>-b(=>w9cUAST72n8RI*Psl1Kw3X#;{^7> zXe{I3)Xrfj=>u{siFn4DED_IQ&rJD%yaZIFBUynD$gWHdwX32t>Pz~7T*$(H{BqL~ z<7fvTkhljzW9%1zj0?Dt56J#ZH}e5$-F-v456BI?Dgx`EC9~IqjyyyzY=hit6)Z<# z20xe27=GznNGA|;d07T7A?J|17=`>YmS2aMSB_2K1(LgHw!slEkT)@p_HuvBDL$9oqL~{p*m6 zR%pKRb5|}Np$}d947>gEWFgHFIvGg7CP!drh2@OEeusakUu^$F-#y?H3N2Yt2B5Mu zV_u+ZJRvAEDOF~CstoVg$@WT@hZRy6OTddGlZA+=f%T6>q=Ux^AqS7t#6!j(;4F5Bj`Sk1EHIy1!$voDK=R-a z6I%;AGP?1A!XZqbh~D{Mt!9LUC+wy1w3@p4U(~;&n+M2GVMl{+Nf-)?0}qVy?D+M1#rX^C zrq@)C7&gq?wGoqj&Ww4q+lW%`)hV(5giiQ#jn)y$XyznB$u^QYI;*Uzu3?~y1fC@v^U^e@C*>EQkY6W!}-=G0Wz z*Yrpniz0n%RHRSQ)Z#wV>Z<2WpOvVqIeB*d?D_K&{re5*S2XxIZzylg)iu@AW_vz| zmW*NZ>l$hn^%+~_WwzMKC+XYS+&C_|z`O}` zuzs#Hfo2}#?LsGaA(XMLTyS#tf`L;|>-Zl*Zb$aECm_Hw|I6N&z*$jT>v!M2GjnHQ z7#0;3^@4~XFbs=80OJ6|u*eP~BFc`SD7&JfBBJ7w$fhxf4n~b8`VwMH;y;?WZ;2X6 zj8UTrn#3q3dEycWNzDKIPJPw4X8=Lv<%O5j?^b_xPMtc{UAMcs`<$*SA1bi3JlA~S z{xLj(m^_Z#67BLy_O=Nq^efZgHoh)m;_!m^8|HQ zL*FWnxj)Ur$Ub8ydt2Rk7;~L9WbMHp=MK+(+N0PG!~=u}6Y)O5|0D&WW5n++{GzbG zkoB|tNFn6((X_=gf4S%{i(Vtz+fV#=WA`ZEz8gcihe%_89uq#Rd^Csgc}6nd{wH9W z=&Z1nu${1@u$!=_u%FP|&xVN}B|KSps&KZ@{x{TX{~PcE@s|lN7k)`-|0Co!h`vpD zm+;%dhlP&|Hwm8?{#y83;TyuOLbIo$o)1N*)PDKG2Es-{S_0UP{Kkn`-+o2|0r`W3 zW@iO`s%X1j3Ucj_YE9n%KgUas?}$lzSI4ehD!S)Bm&>h<-F4UFzq@v;=;6foycWs| zoIeP4>|Gt+dMAR-t1!E1C@fx4^)G6JrN5|6KU6dGH#0Naf`KL5f*}Rlf&uy4g6iDBZ!1gx0XDJ1g9la(GMiX|jsFgNM%#jZ9QEy2$gbw`TJ`Dh55RCO z7~e5Q-3UDD=^1ODFAD&3%{7ltNerO~sag!e!d7&dQG~39H zAfabpe_(ceiC<@=QP?=F%>PPXbRK9)$8{fxC02jtH)BPKZ^n40GuWA})j#YXtheYg zdm@>JhFEemVXWg4CLv;#k0musP{Z!+K~8~NT$v17;R z?DD7~5-l*X;Th#o+i{i0w5mpyEe=xmJEA(4ANv?9@p)D5BO@zRM>hAxQBGkU0XJi! zSu%2y`Na~(PZ+^Cr(A6Ch^-@L`RLbkLcgJ-2aR^yiKC}4Tr_v$*skS^7mHstdc?#b zv!+ZKowLI1FBT~o(DrCFa%aet*=P2H&B!%<+>|sUCGAGmdhsg7=TBdF-rVW?iTP+J z`w@E?AJ|LmoArrvm)-tuMEX~aEdS8T1;2mVL-V7p- zgE$}2mq9WZg^Vl{3OO1pR=pjZ9VM4H)4A?J0I=J7H-iI_Z&cM|Q=1bMz)z-GO1 z*a&?u##F9e*6*HDT;@Q$zgK{H5Xi=e)W`pabtd&KMxz}Ko)7*wJnb>b-xoF{?o%%K zR&ktvh7E}}8@7iFZ1G(9G-G0CqF8+!QgS}RdQS+S+J?l(Qrcp8t`W^P0qi4spm4Zw zjBv7$`^R!~g!U#0dYR~Jh1Uyj65b~KhVTL5qeNUwJb#Hi-)YO)tbDUUfZih7Y!9IS zTl97!=#NEbaAJ|>OCYhe@K|A$5aM-g2kbjoKmS8wR@h3&mrwFL3cCrtZKsdu{=#9x zQNqc>>B8BVnK|83z9g+CTPE__9Ha+*1 z+VrFsYcnHWtSt#%sm)ZrQd?5CY)5qD6+7}zzidak|I!^{xUPD~L0bKMMYPdFHyZJSFsVpZRUa|iqgHyL-INrxOa9KM7WDFTNt z?a2V+m5uujGiQK}c?($#gFIJ(ig?FKbsxcPI&T0nqUV_Q^A=uAnT_NOUC3>0(mDV& z=1f}bLn0cbqdxtaW#t>%sz~R2e>VQ;+&-q~$uS!a1c)7b_oh*^r z2Bl&3jYuAhRN-Rg4kXF$t*{fxp{$FaoE5UGa^y24i?MO!Z%LNL}t{5+@CXe zEJeI$xTL)X1t(Ce<UB{fX^#qqI? zLlIK2EE1f8@l@ah$H!7}?q~`z7du!*WV@ifssI+)7EaM9!fHf_RuZWgRS|e-`OuJ$ zFWH!W!Lr5>cv4~XZ5Uf9TZ2(;`J)K45mT66m`%cy5baOk;qeqK$v36D=9P(qOIl4SN+%N|W|*-H%XHTHNmG4~h^PjGv2LA)0|!LtiG7)y`>o?8~a zi0v>$3_K<%J7am+^hG=$5y}bQM2vz}_g&1y-Nqk7;4v8=XyF`exeGWd?$qm+9Eq(3 zs=5dfS{=h(@K+gYv}YxBc-Ag-u_sPhetb-JM))Fgk(iH2ZLBvLc;@)96dha2&AGgH z^C#}lYu3b%OjGe6d{!&&69HDNX_$@XWuu0@*LH5#xn0Lj9V=kYZP%j35iO5s(W*~$ zdhe(#d*l%vJGVG2IMS(R|oCjN;!22vbU7am#H-7OtGuUi+i4ce(oXW;%~KVC3P_FcE+ zbDXpyF9ESs5c~lT!L&R0;Pp)g!>5_I7CY1#vOf5{Q^82q zyBx-|m5^h-d@$f~5P4_yWsnS>C}eje$NMAN7?YdVRMb%`&Wu zVKoZPtoOe$-#r)Q7oqP3@OQ}2g3S@9Q|-IxC@?Z3EW z4RH$8`9`t5_&m>cWnbp&4f&&myq%DqE<8hM_E7No6wmx?guIqWuNU4S-Xx|5LoAmw@stAqoEBZVglPZLfNo++FoTr6B72fs*2dn4(?gnYIj-A2g%n{-zp z4U(h>3hg=oJzDfB!imBe!ZU>D2+tRKf52s;Y2l=PyB>hIh`wF;U&8MQ?Ye;61ETGE z0KG{xZKBloJ0Xptr2i`XyD;SW1-@MeK+d~D+O7v+R~gun0ZB*0rMbuKQhh7)@Dk^ z)~4IT6VkhEN2eX(@nt*0cN*{LvaRus=)K`v-|jVh>z0b*_Zk)l?==h>esuMY;GW@I zU+eVH*5blsuw7zdQzLyN@ zkLW9j++3UNKO!4TA5~IO-zn6TF8Dq8*blo5GwB~0GflfDJTbg>@`fOtKHvFX_@V(n z%#8r=d)bI|*bhpaO_3O8c#=71OM9d;hm-98Cv4d(JKu}Vp~>np@1d}pLz9-!!g<)Z zIW!w1qma)H;jk@WE+9!0ts_^H92b-9p9%-WI?0pJ*#3VbP!sB9+^C=hh zjY)Png`5L99I*vV&Q@EmvKVn&_< zv7m^}bP~&(+!>U!Ju^8Ye`InM$hbU~n`iovQEYNX7T*Su(2_wBZ>8Ui#m}TTkI;!5 z85B(d^SM}NHf4C&PR7Wfghtq9h=r)j?c#jfMUqyvkq4lsDYWX1EC(4hSj=K}RI6BI z0A;L*k>e?Y{ry+?NZfmLigObZ;F`_3eBkNf`cxLU+q?4fJmUCmoRr(P1i+R~I0g}m zIW4JSf);Izp(kAL_={_p*no(|;R*L4M!}McYM7vI@Ue}9Q$3QUZbQWCQ3O}&JXh)= z$Hz7fJS*!uZK&WO*> ziD^Lz7a>NN#K(@4y7J(PffI+xI}uR>!5zTjoD+x5#m7W6BjF6hRB+B>fCY91Uq-}1 zIfiTLN@I;AxDvT}4LXBYW!a+%%I1@!g%Q|}LxdO1G4OVQ#CT&d)56)Bg`YR325?sp^;*}mXpw`oJGRATG=X%;e2s>ydd6V-&(o6MHjgmb}nDa@~9Q1t!`hoO#DSl zc2$yX(sbvxI=*$>T212?iCYr6{>XBNcaYy7NUGnz6ILE;kcz(qosLB&5$L`00|9^zKVX zo%!oJ2R2kB`4;jSymZ#mu)TE-u<61LeT?ux*74lsoS1dk@YL3%@GfyJQ~sg8Ji@xkXE z4+cz}ad^Hd{3eh)5FD6JVn57qqUPb+Cia zNx3w)%wy#9QBtlDN@zat!OMLQ3^Xg7(ZczVqiw(k$}v2R=+mS(LaqlB3fw=2#}Sjq zaW{^m3_Ko36GVR;jgUsYad;E@UWln&U92;4c)?OA*&DyzMx3Wd?m}OJWy$0*{l{vTzK(x8 z5$zML{|_Y_XY9$i9b*@ZLHKcjtDvPOF-Y5;?I@b1;Q&N zw^H;vBFdXT0_E;fzW3MtSox1i{%1t|zrPT^BK{jh=y_Z82cka`okmB-{30Uuvmp`n z9W4IgqT7hZ=~KrK!TSa4Wj{&8tng^Pu>M6=x0!qvj-g|t>O{}$mlh2IkXNcgbuDd981UkHCCd_%ZZxJ~$h@NYui zfLJe$-^2rjErdr2Y1(JL_YZa#-Ah>CPw4%FCn?|j`b}kcMy49|>u(CT(+X18JQmZPyo&R(aB0 zgeM4x3r`o?bp*MqMPDntRd|Qc#?3(PVbQefQ~w`?-X9n8{05(fe&SKWF9?ql(!$UD ziNf=Q7Ye^3yirI?Kjj}5{!aKu;a`Ox2}3+&P(DvcGd$^og|x$y?kuDUp7aSq+Tcl_ zCR`|7ETql*^Y|6BI-gq!{dL_{G@q+je{Z3`u7`*oAsi!|B%CIkDV#0z*Yy(7ONGmY zD}`%?9dw>GB@KV1?~ig82hQZ3-Shagu3zZ9w|>w2&|f0#!tc306RsV+sdY7H^ggJ1 zUG>`SLB)03gNcY)4ePc6$nWsS0>K4{fre zb!9mn!FjMmW#U%r`mPFwf^R{827v@4rZ%d~i+#KF?cQCp-Th*efWfjJsMWvgfs;Y5$C2Be~^N74@Pck@!v6dY+rJRG1=!7CXeJ^^gWA=biq%lC(Jx=>TH%J z%ref~3}zWW7J_-S?+kPozwMQy*B*`k0 zw~)M*WPg&pZDbHJD(wLSJb}$6Iglhfd*|I8%DQeO$qOnplAkO&@1~ItgDm2ax?J45 z-2#w>Z<9BU`b@$4nB*Y`#ciIRO6AuYMW*i*$`zW7B`287 zQZSE0%IO+U8Sa*oGjapvO76tQ$(%!(-?ND6GV(*pV4rvCH~bv4n}5d1rII7W+^{ek zA7=aLUIKUJEabTWK3g{qd~t-=fnaANXLMqMMt2O~O4TrNjw7NPCa!Trx`v4x5HTUt z*8tzL=c&6_y-JU}p}GYFOh{vIIPeRQpX6 z8%=luk#nDqPRxBi47{->!Ykf_cWuCt>RIO?aXwb;J1#82Btp>JUC_KD- zYx^6xSIAwmb1pJ0uyX0Z+;XNvSWm}=JLgJ;od(hoNlI8x$HhD6dL2As=}1XRSWm}A zJLh^G4$TNeD;{#>9E-%{?JntQwf%F+( z7|6V2oy=0g!4cg4yNq$ug!!M*Iffx_QG?!> zpD?6dr}h;c23EB1*rjckcAeUF=zL7)=$vIyQSa!S!O`IhhgG+VonpB$P3HRIEa`jl zjO}{xTAeBNlkTzDuVjOnG|85^o#GsuV{0ZRK+o1;B?qr*#;wHkX?s1jzV~H0m(cz) z_H0js@Zx#yttqVq{b;p%qtg;k^}&Bes+FLJ*`2?Oz0d!IzpMNHKTPdkYMk1p#9hMQ z3wh_kts)L-5L4al(s(}ai=bf2i^DUGo&AxIICv$G{TI9|`Z5$g9kz$BF`?k|CV}>8 zW))(GPKK-xK5qi^JQLXJ0Qi%zf2@}edpr)}97JCR$zV!B5M-H9@Ofu~PU?IApqwA3 z2zg%LGNgSOs#pen$@cSk7a=dHkN&tyWODy_&3Julk@jVf3`Sw6rzaRb$p^xuzA6mv z;qg&lDWcc60cn=0KxFs<3JtCIzcK$V#H3srJGCo+7oRH7{Br>o7D29yCxCwco=T*d zeJAAj8tDV~kKr-I3_KaTqTt}W2_OXU0D>m?=*FIbF%d*koA6X$6Q zuMFt*C0LeB^7nj>av;xsg5~YIH_!`3pC|cCMXwNTc6Z2sMfBH*#pnw}e~*a#ABr}+JLsQC z&g|`|=T*tQF1bI6ephlk#Lvft$>S;`LeGIj)OUpVZN)Da-9xmEyMbIk@!5Z|y!p4F zk9Hu^3~X0kMMQKFhU`yBqsuk4H$BkpMOO&z`~rV>exZ?)J5k6tHR_!rJX6Sf4Eg5> z&lg@IyiE9I;cDS6!rO&+3pWaXAiQ75zLWK^uOm{rf4i=6So+z9koFtqjJWIG(XyYlN*Uneq72?yB$ogu8 zG#QeBoh%HIjZ&Xy+qn?+>Dlk@?>L(@k_wp`BOApCtNx;YGp?!rO%A4~6_A zqG@8J{x^lRF_PXPJODRR(&py`b`jlOX#FIfC;a(~zs=WI7T>5X#Fk9O%gp#I8!)VI9Iq(xKy}YxI%c1aHVjq@CKpv z)2Q!G(RT|s3hxy@Bz#Qh{hCclnw`qQ$eT8IsO!5X<$P>loHpHG(-WM6^O6c;^F6ZdgGY^ba=OOnbe%|DuF~<8^}z{_ zCNP)t)%mOvBwY3=!W2aKJ_xfBZFm!vE=Tl})G^KO5f*X+pCB+v-NiLb*x8=5oKs~N zM2v5;cI=0AVi-yyJB=I*?Xew(h|yC7KJO$-@b-7nVySlIrVQf=)_HVjl=$oc6BTO(mN{6 zM)R{#Y47O3o7-a4$>Q>;INL5-4A$V*?Yg$>+Vb#dT<@rT_Nb20u=42fU}fc$R>$~N zL2QT!$C+qOIGg6}lV^h4gZ+BhG0;MNUnS$kZlP34s zbEYQA$yk&3^yv$dterWtXPrIWYh18!eo#Jj&RJ(o$9YkXHGaz{FI+f()|5pH>uQ-X zfAU$=ll|@<(uX1+O=$Keigx8D5nQ+K?0%GslviJlc??G*;;Cqla=f+GuXh7@KKOee zZ?iI6Sk^OTn41NugAggh$od8#`h7ss=7-swVE80&iAjC$L*JXoq&_}nd3}7Y_GOR^ zZbw7#S=|Sp$F}xq<{g6u`hjn>MBZeill8vR*xBA$FZsS+cQ*z@;kCRV$a(_k>za#n zQs3Qp%EqDCaqubG>$@UR2FW1AK~l~KukTVYlKLJ<=!5wv*7sGUeHrR#1bwuj`QVe+ zfsxer4D|7T;_=d+>-X<=q*Rp}AmG!x56olSDD-kagz|Y_NO_d|e~9=C=K8F5 za76IQ&IigcJd5blq$feH2NMe1KZd6flgIIVqFtII&mTu4q)~4iZh*d*V=7k{>r5P8 zFaeEG31&0!aY~rJG9c?r>RS({KXzo**>}=DB#&ud*xtD>x!_yHaiX}_@HGG7T!`wl z9FNDn=zEDM;F*;Rk)0Vyx>104sl@rp7SDwUU#lcTWG$HE&^AvWi4Q!MBN5p~yf4(X z#V1!KnK;qbMV~kW7Wtq~htL0@2!B+ikPpSACkU?*vM>2G_IvhowENmy2(YK* z;leS($-Et%Y@eo`P#;MZW7)m{D$xW;iE+KJx>aMO2kP?Lj=p4{S@>T(OZ@O z-=epR{#Z2U!(sUbM3g^BbaTF(Km~}RrG&}HoGb6dqA|=PeK1wG!Czhy|F|z&o#CmuWO>cA^|&y?j&TNle8!H z6FopULTLXt%AX>7qHu=r4B-Odxx&kZR|!`M**~-1^}-FpJA`)$?-kxBtaCn~{LjUI zLHMfhHQ}4WKM8jT{~^q0J3^27e}LYOez^GFj^0+ZA8*lBwE2Bdu8-)ULT^{M^8@)4 z#GfvlC8ULl^)C@F7n=VEe44D7@9pZeS&{y>@cY6a3Teb*zM1!cuZZ3v%i*#!t?~SBwJQMH)(SF8~bp#E?v4g@jcszC*XQRi0#A8 zFk2_=!wpw&Y*<~ga%HA?b?KT0D}#5gS_%`aXl^54f2iy>{T%O9n38k?KEu>n&e+^{pU$_N`R^^iA*1 zEPFc>4Bxu8C)S~0NC4Sw~lbolC9 znf|Ss^?y6egH-?g_0dRb6oHhsG&je2_Zf4exZ@xlGx&Wm6w z#5y$C?<4cKmF3^Dxxoz$YnoPN4RUhp(pcXcX3T|}NpD0JjOjEOVs12^|9O*;_UqF8jp^jNH2LW*U=@UI zAQ{r_=00*DhM5iA4q&Im4mraUEF4Jk36i{s!$CJ9S%6gL1Lh8X7hCo=g$ov)1zY$Q zkPAQ-EoAOc3U@+HMURji{XDkoNVbg0$4Qd!a^E5OQcNBif#l;;IEFI4K-!o6jx6G1 zkW0>>;E6H03M8`rr;XRUTkkp3v$z)w-hRDjeUeYI&V*jvM|-s0)ff5f(qY)oR%s}TA4g}J%XHB5AKM8;NT8RCc%TZ)-?C5V;PF!2{ed`M0}M_{UmJYi4+ zp_%OgR+VO=IU@MS0PJRinjsPg?ghTpr#2vdClQ>6bDf4Zj_)-jW~yQ#r(hI;f;4gy zDUH^t%9R>LX&+pv(TP$c5~bq3P0VY=k`ylrZsvJqf%FVS{td*75N#O}J_ddrF+Uiy zCVk?XG}BM`OeT1L_nA!p-sn+l(xca;nPz)XE3piR;$_(|+)+>Gc6xywGMhNLhbV5L z6kB)9BM8qSqNxe2-R%9W>U~6S?`N9Tp}h%wl86F~q+o)r3VyC}`CMgzCsJ=j{N)6m zFe$9W;!hl;=YnN{=UXKr+!_RlrW2wI!L~32+tU!Cl_1efLUggoVM9^nmn8C+B=gS) zf!!y(j7T>Hku899yn|FV0}(q&kZ2|$8rRBvJ`+NeAkmV9XuJc>k&n&_A#Gc3__rlP zl3t3ulugqAZ}8Flv^fhW&YeGJnyshzc@~HH2`&6(<RbKmO)j;23xB=if}T1n!_4c_37_eIUaPjfV>?C})XRrwygTzfE>&Q}KIk~b57%NZa!i3QV8=r>+TBCj9PFf+wrabwuoA$K4+ zc+HLNwWE&EM=Z{PnJ z^wB2bgHO_al+<@8^zrz(f2D|C-|a}VOa&stXcQXho+gZD9^*!#m%9z7;&~?FHeRm2 zeg6RLJZ+{vP>$hQM4u)-5OO`3P~iSCJdKz#U7xsOeritKN#j*Yw-`2BT*d8vh z#dBeAzO6q5;%pPPacs{|cFlFxfk|e#K4)Lr=&P|GW}6m{6S5B>{|uqoW+1O8&sON8u$DbGHeXg(R>8qw>7Hw*3mNB&)+?-71q_=NB$!p%ZE4^ZwE z(OZOX3I8m7Usx-ov5WgvENm=1Q0Q&)Ek&Ej0`fK%16bb{KTvWu76bWXM2{0r654r# zd^=x&=ZbIV3FxauuMv8iyqzz|zfJs&LOWl;|B>j2h2AF5?*e$7uL@riz9sy#aJ%sD z!uoR}an=p$Iao;hA8Bu+?=8AgI6&xa_G3ib++!#=P4rCR9N_}t65&#zx8Ywcng&PK zf3uL^ERg<&@H@iq32BjJ{?kH^1tk5v@D&kaVy@S+wECLr!>jvjda3%^+VsXP z)mXD74{NrhgO^{db|eCtn(ORHb3dZp@+ccP-AO+B`!PUyWobxK+FV>=#? zez+|xN>#tV`3ZO};uTm>=bL{F9<=kyb~_!GqRqlKAhscqHD+!DUxQr(&ess}`7t`G zFSb~R#T;jHI~>jozYfdsINPE}$nop2nA_nyqur0Wg@&&2z=fLPo;AG~^?L^K4U?AN&PEVdX zm1znVZeV7rFtro~iq7o+O%(hVEp@e^JW+D+Rd)vy`K0VG$GWY6iQKKcd8ZOk3S+ra^dW#$k$fk(9% zvC%^24q>$~f^6Ihn+g!U$(}$zWs_lGv6F1l7YUA3Ytjvgvyf=&B@f^c-T)3>DX4*^ z8NyS)M0sjpcV!wlcE~g|!C%G)%D_syr8=9j^hMw;XX!JoBs&l*xr_N<;@q-q9t4nq-SZJnUkaMMM{h4IU^wD2z&ri%BxCs6ir+-jrCdBn$^Np-6)k z!JsA`@upO|^Kb+6*ffOxgioeSTI8{5lv{I!9-GF8g`Ju-3LA&xichw^YmygqGS^O1 zw;l`HwW~M>Qg#%UX7REIxpi8aC3WD=NO{+m?x{@U8u$haZ$XxLvrDs&hy%|-n9d3O z<1q)*5?hF3tnp7I%ys<5HB6ju{BeY2F;!HgyNDn?rs>rG}f!BxTbi31fTJuIZzsQH2O-Y`AN=n-quBiE#v=Arw1 zf9y#e$hJ_1?J$&(4x5(Vdl_V=(=^6)2N9w;VPAYw=ZffYr;`Jo+$+xb(# zvQU9-C8FOEV`4)-8xbpkEGEu%X@Ujj4@AVE7Xlk26)ajzbfSx5QMN@l#QeY=JKJJu zg1!c69>32=(gNQMsAN}s?b;IJY((q^!Bw4GyM!uEv+R)s?HQZL0{5&E(I0&MeBl&g(J({0?W&IeU7C>653-nlQ_$n{d|TsWbUi z^}bb$X@l$7(ftY|Q|HW|K5^<)ak(;f`TJ5t;yj1_Z4)`Z`=?veW z)gQO^e(EvWo3SI=<(bP0F3-OrZ$ry$2;2J~_Rf+#A>-+8TWDa+ASG*8AoG_?{Yate5riIEZ{G@MVw;z6@rT2?d|W zXNaV}rw-mbpV7CVufi(>dVQDH)Au6uRf5O;D?#-8SKnv!8|Yi_l|arXuR}Vyf6WeY z$47mi_|{x|B}DBXVFU&c<&1J4J_FxK}OodDZ&7cV3klC%o=eI>mVay^(( z@aNUjpp(au#c`B@$K&AJj&GMnNGJaGfb&nk44x0ZE@I;FY`WFG@fj^gW&iORvBh)Y z)A)?|q`C{AQN1-taz3N~&2>l?VPENcSth(fxK{Wz;T^(zgg+8KCH#eOi|~&^`;-j& zKM?&lq4|!$Z-A4O^&cfXMQHQPfd6&U=q$e}{1y=xiTB<7STv`jpdMP3nE!LpX6^%R zws_>ft^ALK_I*6~W`l=ZV_Yz-kKYaxY1E=Vn->Y#U37gL{2=k`*xq45IbHm@!t;bS zj}7w8)(*X^$wz(H3+=mk@VVeG>;JCsKIK0kL~~j>_6;o0{*%algV;=HZ(yK#k0YOb z8?n2vm#|7WP&iyTS~x*CNqD;OOd;^qs=Hh2Imh zuVwj%gpUdByaWGNqJJZNUHF#p&%zIdJB0jPoO)@gCDQOnG~XpKE1K3m^4keJ3Tfmc zzo)Q|kake=y^m^yX!B`;f12p&Li25cPfI7uEfHQLTq)%JkNF#fcMH9b>H*OY327>& zyj=&t---UC@Gru5h4sgc6zM!G71sAn?P(l|%@>Ax`E3UG<7DBfLK`bB(n1LuluIrXN9eVw2ZSp z%Ws(LA280Q+b(@gop(JCQ}<)LBZpzn<7@`9Gr}WpSA#a_liWBP_?n73Y+4TA(TUYT zs|mH~Gly^O*0$qES8nh4(dD%mjY7IzN344R`mb$w6j!y`kzW-a_txg&Tdyh_Q8ls( zqgPUyOELJd3gO zp;NYgFrl1uF_6l-Fkjxi+nm^AM#A{vQj6nU_sR`p3w}Di!RM zu}Vcp>{wnur1KYrD*<`Kn7-IntjJG4Pa?eq+k%rI2!D+&UlAP%Rn8YwlKMJwoiE6x zgMxq+{VH^#^n#cuI20}1j!pEErGtW5BtDers#x?x%QmgZRSjJznNzXdsVE8uV9(?$ zIs@t$!eY8u!sjN|~4=aJlmn!f4$?ov4DU2aD=m_j&#c^@N|n&W8b z79`o7Ho)x@LL@l~vjNXWNAjVe!6uSpn9IJgL5G<9E6L6=$tQ#cyj?os<{%r^g5=XV z9@K+y`o&Y)i_Y{#!49 zKjl5&Gk@n(c7UW+11qrtolqff;V=2YGXn;f`&o`|+P{~u)THws- zUY^eKMxJl-YzfHoq@ip##PIApD9_fvjEUJu+`z;nB<`XHFWGoGI6nqQ8d$m~HOzU7 z^3=dw)3BKdYWO`8jl863_z)a)*4&4&NQ|e33$1h!E`BS07!xebrIH$XDJy**I1Ib? z%Oxl1igFWo?af?WpX`^Do6MYaMZ58|71#B&l_ba_{CRafZKWU+Bc~cBoo4jwm3hZo zBky=?>>Y1SlCrKf?0u7CZ`e9#Akwp@EQ7|_!u3Ts(2^4f{P!?MYDowf>p0d1o9HOQ3`FNm zW6JFW_bm>*v*uxiht5aUFzNPbJc0GY-$7tc4lm-x=0)VrfKOlzEDX;SlkA}3tRtL; z$i+)WAuCri_cso#BNbHC5Gjs{#=IoiUXIypa113{LS(&2^U2!+^IIdPf^(M;UH-Xo zKD!d~66>S1j9KH5vcOB-NyQGd&M}K^ZXs8Hk9hycW4&-x5vYW_3b4TJLl7Ha&{2=3 zO^-M-+v=dBTGWumJ;PoRShAjkS5^vT`H7N{wBU>Fre0q>736l6JRTK__=97sIel&? zjsa0`N62FHz)MMB$$AoASt*q5YFB-+-PFtC-K+vWgjnzz6BEGYSSNca7UJodSj2^_ zYGaMX)PI{B3Qn)KhvJE#>_S@{3H0e@f=4W+a2%NNo?c)J);mX5*Kmkf@Y&lm=gk5i;SUQ!;lC~pznb8+uf zDhNaK4{}kKS!d5(w6K$d&VlA_vkB$ujViN2XBshPYqHonDQ=>;PZ&7n9DP;JvsA}( z=iFI!SbO7@WJB-Gz_Oextxgs47h<=@jp^H|8xGugzV?^pTNe1mSaQe5mz&+X3O|c~ zaPQrLbv=pQ;msX29No)+e*Jo8+ptN;m^**QocUSIZkFvYmwtA{{5eynFIX^V{(`ny zxcAGunuEWhJ7$|`gUQ#XPhK#+ZT1ut>FB=#=+Jdyj}B8Xo!ZoySe8ue_fvyD?1gP|pTIs#%Trab?-K zH*@{lF2eXcc=iqf>}uTH#>=$_i|Kr2QEs-<1ieM*2Aa#* zfMi>riL}?(7iqqm`Y`PP_m*@Z7%-}4^AeaO>*30@>gt!1Psc%wI5M;sg!RK*YLQ>xZyt(rwoBB{B)^|D5z6_GV zQe;xj2cNeLjHJHV34Od~{Qlj5v@b&)E1{460v~*GEf`6COQ4U($Neis^!jc?nq?{w z8M>h|+9`ct9^`IU!`{}#6F|Rz&m_{!?g6>vImrEEcnUFj z9Lp2!g15W)IO_WcXG7mhRG{GNB_<9p$TY>VgGoC~V?@@=|A%$@YXixk2hP*BOelDL zp7xmJ?~5^IJjPt`t>QTUj4@?AU)UZl)ZLrC@edx1f^3sB5O?7pth;7Q&OJz*ll3{D zW=z>JC_{f33lqO6>@OT5`N&P2D&$E^`dr~f!fS-9gzJUgKX|X``-P7PpB8Qs znjIASUlUDp9_uqd3()M;z~N{x@-GwGSRK&oNTYwdS!mDvI8pDEoXznA`Uj#PCW3xK zG_8rGe<}KP;h)4eKM3-9fv|q_gMe-*+Q#O9K3sGgBIpjH>-Y&#zFPSgL2UhW=&$b&v9UJbn?D42t;(;JK3WmEKeveQ z$JlHX|3UGe64GYK<9I>&FAIMs{$E7DEBw3o7*k>88VZ{dQExM03-NJ=7$2k|ZW)H` zCn%p4wi5EY3i3M&y9xQ?O@2S&03lzV$>%cwk+1l~Q-w2x>{G};Pk5nlxp0N>THzX@ zUB4)|L9|`RpzjiWkMR4#2ZfIce=dAM_^R+V;oHLh7Je*D@j632=KlxMFGISSu(^=7 zbMlWC^8Q4+tFV{wc;R3nEy0vKQFyX&PySY#qgif+@LHiCBY3OmJA^it6!PB{{iyIs z;m?G>5Yog?{eKkFgirb-A&u{(8whD!C!H12wLrRykRArobf^%A32l8Q(7s=pA-;Wo z0RDxd>-R4=ieDq7(}8*)6h0yRiI7eP=Kn@WUjylPh1-RH7t-Cp{6@l7!Zt$dN09H= z1ts9n?gDo zNbeBRy+FEDNG}6v>mPs>qPq&|d|>`?;c3DtLb@WDf1!}?8lU9<9j)^Qk8btH4)*9u z_pCxZZ(`?N`*XW~!He(NpSuP9DMIYe_3P?fx{;#?S7Bzv71iOI;qL_b9X91*Wu2F+ zTg+@TldIiyvNduh&&;o$nV@e0eP@Dx4fLA{nqvaFo=$!>SJrtE-rwRwCsw^!bud=b zDdB25hr(BEEAxca6>b%t-ucz)HSc*iYxi1M=-6I+UBf_P~`cuD0PyvN6Z zY>edcxtP{(Oq_=V`T4=k=q+5D2Mcckp|d4N5GpM>meALdBM3Zd$Pz|5E`d)J;1YNs zXhgzl$0e+FT!P!*u}E3q!;jnFQwWm~F&>LRZ8jc@x)vkm;YkG^FeX9qID!BD=7{^etHAusR#(RWpcA5!@?ndPXmPszqVr~qjLz#F9XhUZ zU909%QMO|$g5kcd*|&~qJ2u-U7BkP;g{@#6d6~j<8tddb%YJTkk~q^=EwRmBnCo5R zSQRu=e->->{$iPzQ$h>T@4~yWU{-GCHER)-sAEJ&g9W*PK1qK}Z28|W%+HvG@rZE9?Ls6hH?#0(-Hoh@_~dhl`;U@*;lI|Jo5 zFri>KJEZyG;~qs_#-xVso^}vO$}qA%d-?(T@H`UjePu}dB;UD{`ZhwJw}*0HyguIZ zeHkQq$FZBDrLpmOe5~_n=B3^aWSLO# zdA!Fa^;N=D36-X=80hs~jkGU=WN;TUDCdLEN z$*&?Wsc#bW@qgm+qRC@@-$0sWcs?*3fj=QayZFF7#(RZct|gT1${znC$l=_Z3$U;T za$P(D^!v9tk!JQ&kn6#O0^5(_S;XXV%uKXPQ{?$}ZiKWy=aIBRzp;ed_rCovhDPfTo)2E1r#&Y5`@$a2W6TBLDvtBdSi^K{gV%*yCSm9c(2&mUhkeOS}hD(O@q@pv93!@OrAEa?f`Dy6%bk?a&4D3 zM4U5ZlIA%^y07SgqDP4yCwiIat3w8d`$S1@K-`>SJd~q=r@G45pX}O zU4gs^NT-D~8j$w3+E${?#sYpv(OrZ+g z)#uN*PLgAfm7MR3PvPh@Y|3veg`M4#&8}PbiXP6qw`ZGO8=9gLHakBCWBJDA)i-2< zHQ~w*n=YxIR-LJCf*HRu4@IliR8N_?sW$!4*Jr*q^NN{|&m2=*cJ+wbvb(POXhrR# zwZYPBK3ewf_(@k_WX8>tF8k<`ZJhDzrAg7Yvgq~A;SH}+$5*3peD(UOgR2gy3T`NS zCyEL;VU$Pl$lCM?%RgHBPS~rjt$m%=iX!HFvfWIFd1#}s8wgIOS3kf;XLj%~Gap%) z)Qc7}*y#9R5go>jUrXeW6o~uC>0wu2x_}QeFxP#bB{BuS1(h?`@dAndPFA1(Og2L4 zbl;PZgq`odSR%|kX9d&WF=l!OA(K85f_bx%&bv6g43KXlHVP&(cR|VqX+#Am=*C|x zNUcPM8-L-_g@2{wBIDbVML76=kaxxrVpz;xDy;emw(O6JalgO_3X(LI6tfQqt4aQn zN!wrZ17~3@@dEay7cS%x#Bk3%)srw!I5=mAb4rf`q zN=rJ$xWAPR8J50ySeEtc&eaYF3Ev|LUU|WmP$JYwmgrLAxUq*4FUsJxc$HX z9ln2Xv$b0G)fe|qa`6@|&z`-tWkrh?E%2TFb?Gd=r~mT>Gmu`B=J)r1xu6{B)yDsC zORuu@Z!f@{Uggmo*zj+Lz~yOvi2uq(1RTb><8~vSK1G}(Z&)sK>xy$eHpD*u6kC-@Q)|3gO=Pa5( zb@~K+H2;5XBCZm2PP_8~u&>(1H}-u>E0FP-=Hb%WzyF*5gG12-=(y|H;6cX0-3RcU z3pkY1b8MaOmMP3U2EJot5cee49y0aoP2N-dou{wl02Us@c8A|7qt^=d*rEIUK_&7gAf2qYIV#)&Io8Yi zcpOC9fRg&Aftdx*2cJiqQBvRE4tDkh>MKI@`j#Q>%ODvnhrTi<6nx%App*Ja4$0}` zHRJWIMcS94inY*pTY}+}{Ew3QnnNFtkNa1O==E(tnq_#2G4#OB_p0~5G5;>aq}&4R z)I1hYU>@VWh-lWiVh6v6To+FODZ}s-qEC}<276!+CKR}T438lukE2zhU2y8e$I%Gs z#NQr_fIhxB`{3&$CJrxn69xH1bP)KB5m_()AJ&=F*9?`l0M7@n&(j{0{C#25Z|D^p z`c`qwf5tcVY!kMJ3vBUR*qd+c4}dt^WF=y3v(G)0ICFjSp$BsLi2KrhUQK;CA4Utu z38xEZ3l|745!xd-%B>Q8v+#D|-NNq*e<*xVxLLSE$hk$hA7w;zc6IEwIN=UgzS(U- zcM#p32)eiEYSH`zjr#1HTI7!xJx%$uL@yA{$r~uYOtjf$d3>VH9t(PdXtT?Lwr^^o z-|VrVf2@4_wifj6=J@&p<#3#D32Rj@#0ALX$tNP;&uP>|eEWtU{Fch^Bz{lf@#6b$ zZHI_|lK7_x&k%osaIyGHgqMlGQZ)U++@D*;w>gZkpWhMRucz^2fzPQ`p`uh@;W2kOla?SpxcYC5Ox>#6806^c@FvEqV0SK&3hm9P7=-% zo+ad~C-eE*NxWEisqh*huVLoXz)8GS_)X!rgx?eXKj9<7Cxq;mS^g#A7UA!O?+HH? zek}CgsB;b#mM;|^C_F?+n=13mg~tlNAgmNt35N{&Phy6)qRj zh|BuFBCHYKDx_7H`9BcStV{YQLfUmn`*mw**d_gr(5@rUe-oY7`IQmU@=N(cg*5$= zE*H}FOS+Gc_FmFsgcF35gfoS+g%=1f7G5Fr>(ksQ+JCc7voQ7FBcyeh^y5O>hDqD? z1Ee*W^xHxjg-L%btpCk=7B_0<`)}9%x9Z)+um8>ZNbye;(jLt6vxIy4hJBUft`pK| z%<|t5=JS001b@?U`rn#T4mWszy~npf%uKmA{-$Glbk-;3d-gZYW+$@?f73F2BfcgR zu4%OiE6U_!MVY)5)`xktdTed_8LS_(er#=~H`bO}vgV_MKB}tC+`ayzga3B_wy?Mg z`S~c}SCn}JUx7cBsjTW#)we2K-_(3d6{gKM99M@RKV5^g4Q1f~kuKSe#c@oUF$R9M7E)_Coh z^I0O3cL$q3Q^2RsoSW%>3cf*>TP5Z%O!gT;E^kq8l^A%OY;0SYX~x~jq;Eq$)~P?4 zkVzi~W*$3StOvt>GH)U`$vMCZ%ze2n{5mqCqp%;&`LvC+^F3Lz@VB5-?~x176IV|O z`HAqOEWF6Xx2pRjF@h$TZnR*~dE7PEH_`;**A@_Q&8R#V+`h$RcKakF-9C;5Gn zL$_di668v%V)7i4gJSYZlEY&1PLK`W1=$L*g6vawfK|#Kncmvc2%DD?8+w7VgF$Ua zR6*`^4;DPFD-O{LmN3DBMqN&9dLUv>9zt)#D7e7Q3B^jlC!B_eHRUJJHN*7T zmNlB-_IN?v@7{SvVioqqM5l(=yM-*atSaG?Aj_3llqeCqO0js_=uib@+dzepX2}F`1N!xSQzm*?jUoSNBgdboKHOO930Z+ubkZy}NFQNNzr!ONxBL6hiyf zJz?5*R+)23{NG$b#QB0S;ZbgI!Dkta5sxvk7UYl)8wq06E|v>PJmg}O?0zsS5FUKc z5$(=r!G39%K8rTU`0PH5{|n28{7d;PlJ}3aZY+I)_CzY0&&y}(p^+?~_eG>(28zQ{ z*o+54j<$5X_Qf`6dp?e(@cxbW!9OQxuWu4~KFw^b;u+k#i+U#@FIn$Xc)WZ_^=6RA z;~>`eSv-Je$Sn9i_`2%*ELPwE${@t!_#~gjE6_(dAH2Scz)0@j4GDd`X8iuGMcS94 zjz2-)iUh+aS0XQ|?@s9B@p1o35xu?*NV7}@BEv!m(U#!@^BC*oacokL%Dkq z@mJ0DS*?rr&Sx-;zW@mVy+Z0N47*k{!BS=3uH#QYdsE#&k2EO;K#Hs4=3L^x8&7Zm1C z74l>yeXfw#BI#>{tAy)?cL;f|Q;s$d;v>SRg`0$CqecE}qTdsmjTQW(apADMx3P96 zjn1$e5hwq@ny=zX?cYy@G){0oeQOrtM^gZJRm6FLix5X369@v ztl)n^d~a*z{etz46pmH?c;Qs>(af$sA^TCbD=vA%X2Rye_QDF`r}Yi+Ws&;r`~sdX z`b?p{a)WQ@7w|IiuN1BnvX7@88(RXrMf66Yop<2dc?Wz@{O5!}7kZz-tD^rPd`n2H z73<+w;l#B5w~Vl%u!*p_Fe|k47UkNB?k?;lq^*s5&Bq3$S&Z~4!l}a3g|w3~|9l}0 zWu(6(yiWL4AuVUjzgtLa8EHSZVVCDA@_!?_H-uY-G^w%t--R@ykuDR`mPYzWAuVa7 zx%@Se_A}xj;W(l90hsR$`R9s%x$r6>jchD`yAZeb&u9DYZl>?tSc^`(o*(7d&UG}m3q zqe(f>t!?4fvw(90s;_mn?1NFx*|M+wI@r#ZZOOu?D7K1R*s_ntR<`W1T+P}Ts{1Bl@9PzNHG{0y6L26y+@$SJubCjVlByRjsH-t`FnMJ&lUSez4x z{1BeVKM85xapJ({gUy#fKIU5?v_`afSeW2h20r17mK;Ig^NcMqzyvkdvm86cBMH2< zVZsxFQ+&=68&lvE+l26aO=Kj&DV}$6O-?bNnd0CSk0Lk)ClcHqjEbd@aDt-=-4J2Q zB~Xyd5{%|GV1aK+PWEI%OGMZ*32tvOTMBDn;XGKWVO(aC=NMEHMj&#7Ai9c}Knw4!8vZXl-zHf1)@$Th0}u8*nE013q26PH`^Vzsf9v>^G9nqBTtT~>qeN_L^!TvH8 zOgvRf?x1*xxyg9;Fnx}_YVxev*T!1gpIz8#_fy*}yB;6d#q=$0wmko`yvx&9L@QE! zIRET6+5LX1_CwJge2~dk19cU8NGZ_*NI7qtsxQYp20qYb5ceeKZcKIS9Y+NU{wC1} zwAan7YY_Pjln*|692j_&jzd`)?4rm#5FEUU*iDD~H5Ad8K{A+y1N;pW3O;WlXrE@* z036U@-x!I!Q;<&9y9p1klOV@>Ss#ys$mjN?zE#+%EOZ`z001jm*d+a6P z`7+e;9q6N+4?gcgFp~Nz6Z%S!=l5?7(!LCJJPds^5)7Zb7I{g1eC*@#@pzN=Sl;(p zrUH@SXuKZK4&npz7{4j>awkIhJTIg?%6%6Rf5BXz^#tU)cmhZnh9?nyn)Kfw=XI0z z=hdS~Cy!%XqFtIuj>pA!5q~Zt8MMcv-t$Z-__~OR!wVilW9*GR_8oldb%a+2^!gGk zOD6gI!XC^2Di?gKIL<%g8*;X5S-b;m@m$!OZ^-d?SzEC`uWOI3J4L&@M}B%+>@m+D@>)=SPa^2! zMGq1^OtgLPiu_YWn{5lUeea5T%*F-!V&@n~*PClmT#^1rG64 z;S3@BXYy%^AhLfYE*Gv4vY#Y>jc~nigYXXFUBY{W-xoe8WIshcKNr3rd{y|G@J->L zgfxb*+&_f*Y)8;V!bZXagtV40-`haz*zUnUPWgR=gN1g!Apd01cD{g~CVHlj78mMY zDqJDFMo2>p^Zof!-zG}44D%ln+Ia%n+wN(cVg7H0w9b%zS6GD3nRKbJweT1rpMO5- z``q5r!+vL1-{*3ssXE{1?#@QprBk=8g*|_t`xx#u2(gXQ&*6OK#+B9UGSQk#uqtnQ z^>Lf3V5`il&Rdzk>LAPu(|qX}Ghe7pKlIDm%*GdLGfRJ2Te9+n+L8??)|M5Itt~q= zwfb4)a;E23f!Rr^b(5>hY)0lj)srTTv((7y4U-1CS(=aEGKn)fKfgJ>?$z3+EAwk! zMGZ~DuT~vVbwgEjV-w8pT)63E%n<`i>7mpb_8w?6#uVDD&Nhz34kI1j4-EOd{V-zv zfNy%uj}m4&AqyY!{(vo>D&Rw5DxLQ+sK_ohKc{mwGctMBA!Q0~1C{%F_e-E6x@+P& zoy|rcX6!SuO!^#Cnzl|NlP@O-XK^ol z5z7x+Em&_Z)1qC0nk{-Ga--nFrzGZpT{|p<1m2A?^)q21B4&=BTf@Xk$0u0x1t$~O zN|=XZNevTJomfp1lzp&_&r+$lujP&VsSrgMr<0y_@8elZ&d z!R`Dwg4;=(OWEyA^1VlbqbbN-%q3j~u)uqs(=&=N9}z}X0&RXUwuUv-eLW(+VXfjf ztW19m5!Oh;ZHSnU<>DG9zUlbbTA)fcC~Sm=RW3c3cmiU=INLgAjY7&oIkxV=_(o)* z8@5Xk6RpiU*tRfZ8oD~pNz}pTDGSG7>#Cg~j#)5ym4)_gs&RW_>#7~^rFLa#WJ@MP zlD3{9I09GEUe16qwdaJn^XHsCfAU$`8M9_jUyyCHxJS3P6HY&SQFfuNV+U(l)-Omm z0qfS;s&(_aOaQ;b*>ldG-eLOWDYGWbI(zEuMboBFIBW9MnX}HG9_(AS0Y1cZzd^1Z ztbC`b%iN@hINpiVrq7tXX!gR13(uQ7eSuqta>2rBut6b>mmU^4Yx2UGpweu;ycD<5 zvq5gci{4*v(Gj8ZstzqqKBC2ON3@7$_l}xokBUw&k2?IYath3ig;}#S+QbyJF7|~9 z5%X5q)D!+o&(6u6(@Yex+0U$CpT?#r8|FTniQ?bMp6E`F+VcoizF23jYQDX4Lel+yn(F_x?>;O3e|y&go<(u4ce8(z9}-D`a1pWoU_?|* zxG5Y(i2=B}%+2Lh8LYSenE z53NuyThuElQktWKbrhB1v;fk=Bk{0;=a=kURkyvrr+4Tn9x)6gEDbi6&@Kz$yN0ssAT z1qlVOn*!d`RB_%TzsvB!>#8A0mbp|JccTmm1+SY0K56f| z68Fwcdwk0D_S}70nE~g)9u7GU-d-IfNqcuB?BVr4w)gL#eI6RQ681O-;e#g^L6Ee! z1on8IxPKU0i|u_6H1qUEWcUM40w0xqppNk&p-)!`<9w+1!KZr^0^A~Ny!=w6>*pCD z(=j}c=xOpxk!~Of1=b(KO2p)GJd&svknwTgbh6wyyoXHx9dp^TSZ3nzf+ZO68w_D* z$lD>ZT%I46nY6bKmBwc|ACmj-WyGX>XN*VkTxEl=6({*J)~RNlus&R1jc3D-tW(XG zHy>!HJ0k07DPptnNq2*7u_QJ6`DRZ*?%NZtH(iDN#8ZSbg?#;>oPEj8To+>`?cqW^ zM##r%@{@(rg!Tpv`NiU|7Tzf2iwE=FDdhD>ezEW|;nPH1+Z?wiK1W2OTqXT$;+w?3 zFa87Zo5lY{d>WO`{QQ)M<#iI@RlJRdLT}?-&>tkdjfa9CF5bpN!H*Mf^rM6mgnk@zs`%-`8ey&Q zQsF!yM{u}*{2YzAz41&A@i5(!LXPo}|1Tj2dC0#l_Yck=!lt`^WgqF{*7h|_bh~X{8Qg(=Hm}`t>;%QK;honnk|$3ZI%|C}%;`Vi7ohnyM_$TvWrvaq?*fK1 zP?>ik@}f@$jDdc@dJfYaA;uW!LUK9zhk=WjFkUnJRVbo~lnmsZ0SgfvKuG6~WsY=y zEx7D(=;=&&D@AV2>{UnURZqv`g$DU7sVmAw}4@O(b{?xI3#quzq?I$+GZh-ACmXCpL8j*`_n<4zhE67m9 zu85!N7rhCB-#!;p*>(#yHQ;bxXQoQT@rdEcZJCytzDeRu5I2Kp?-N+Y`yo+A-dRsZ z3@7os0?YU~i8mo@1kv6nu#CTh1bfI5ry%k+99CPVjXqOrG?DgRX_>xejRq-q_IU3X zzH&7dKS=y&uniYK7#mK=t1395fQug#`Gu^D3n0Zw@yl4ZYq?B9d%x0kNm7H_W3ZdC zhM(CW@ntLTzj5dS3d5d+{)kwZxwxLhAtoP3;Qbi#R6U8q9h0_?B?mjEu%1MXV~XoZ z@YxApUCsgUO2Q|ggnJNexoZ;Ko5aEa-~zWZW0=cn$585n(~c!9L&Oj%feHDg>R5UY zEbzj1X-_2dLc~Bip$riN>6g`$u=W*9Ak6S`5-c6*33Z6M7a;BB?#ZMCJ^b=16QURABoz3Z|NuJr-7uE1t#h=W{B$OqN%l8lXm>LQT6tPJrbMkmyGmVpV zwItZsWkYl)(NV7V>;lHujh7R7vV9npV@08d-NEtptwyqU?nwC;H308k==5l`Q&*gR z1}inRDT~f2!xmrmKEM^Danp{X*DoGK+>4uT@#Ztxs5WES3LVr|m3HgatvjA5bMUF~ z-CVTVC@fG-q?r&)Tbt}IE?sR@(>AmXvG$E^XzOF`%T62F4unx{RkT+Xj7E7!+jbvr z_bV-DIVKA8CX=Q-+%GC{j)m-3%3tUT*0DQcN4`QHGj0Oi9JRJC_dkvM;BTz$5jS&l z)_hq`13G$=m)S0|ctjz(!lWM|yvr6tMtiLhy}dfnJ`c#?1=#CJLc#0ifKS?MguUL7 z(H^fCZ*LK3p9f^{3G8vLN*}y#J_Jd7!S3$(Xs->Tx7Prgc~}-h1$LfeDLzog_<+!- z8;hMf+b5Ea>DV?1KFdtn`v}Tzkol0@cP}F*EuM{p2en=)&&691{N6&eTkqnL0&e@FOz;bI|2L3zB73$1;FUn%}Y;Y&gelQR9g z!j|7qbKI1Aeg{U}p3lL5TW#x~AiZDrWQg+H`X`Xvhyc*9FHtSMZ{M}zIj+ibuM%>2 zmHcf&4z7}aP{`p_^1l#rRF(W{;qQd+2|1EV{ii|>sFH6Z<=As%Urw~-XceS0aPyeR7fv=8-oJ7~G)bDwRmdoiG2@7@^;+yADV|4T<` z=~KbF7dNGkXvA92siR=98eTbnP$S&#S;X&odw1oT_ted_Fs%GMGun`jQpn%A@!`z@(qYiQeC?VwTRLrYX^&X;D!7iH9K7t;?>cM(cG`Hv zvRB^q>qNJMf2Dn6uulXJOSerqgLZ4|y(#C=uFLQ%_zgMXM{8c*Qu5*L%badQyuL=n z^I?aT3bz2m5!n0+jkv~y*$wqgb8_lo7Bi_E_ zb)#t(t`=(8(XHNM%DqjFX&(o|Xvm%k z|7zd{AuQ-g;m{_~8N`C`V&fLxXdwGTqz;GQ1Clukr(@$*+IXGpePoY%2ivodPR^Ir zVCOj&&X>_-*MQ|t+b?7aAE3=sXp_rW7k(RrV|j5G-Vw8Rfh}4GmJg*F6Ssn>xHa;( z{R{Xpw_J8!wX343h}y%YH2YR(=KM>{56Pl6XXTo(kMdP_v2&M|3o zkz5M~i3klwRuYyXVilA*^(43hiE(~#fy*_9;Iv~X_2C8(a48U|ZSL%0BHn~@u~U8b zsVC`B^G9unMh$O+55oP^uov7qAM z%8w7h*DBpMtkeob(5Xrw>yL6G>ydI6eVfrWbBK0b2ICq){#aswg@oxGn(mE=sR#s> zl1F4o5LW?IU{0dIJQnOKhd3o;g*ur?U1tAcp% z659T;)~1>8P*8+Fj6`XJpc!o10S6^&}5x4wB5ZWXEG`;eKo% zMNB4p5d2a^TvOOu=!$KQQM{~OU@P>Y9SGJZ4|zOd6(V=k2kLo7Sjp9hKCl7tEcHel zjL1A}7Cy`e!M4fWt z!$E7P5){TOubNlK6o7;NRswu;sWDw(q0=xZ?6F~^YFoj;kg30PO;;h zj`{}>lj-|(3)8y|%I=>I(xql2R5R=DIi{mJU zjK_f&y7)NSf=-=j`k`Dds|Z3jLGp#-ZxJ>~{($(0gilJo zLOcf(X>XO}YsJ4o#QtrN{1fqi6_3+v`PhdrKl^PW`x9bDSSma~ST3}7i*$p;j}RUu ztQ3wHZqNUAuF_p7oGZLsc)iftH_B}g|2^RY!iR*shIt%M37-}Ir;x+K)W0SCqwr6{ z&BFf?;yuaIr-k0{)=Kh+$ z7|4NZ@>dA27cLOqD!fzJ(%;7Ma_0Y$(EHtfA>RAlo)^!Nai(t)z9(EK{7|@2_*bD_ zU&z;*?GEU#vzGp5yWXJpYaMaKo$3952nLHEF7$r5O7Wau%=F$bH%0t3;Vj{7A&2mp z-uvh5Is|`{;gjd{AJJcT&x_}%J>{z1$>#~T_Yc?ul&)NO zu<#HehxTdj7$HaU$yWZ|K&P7*CDj@Ul!FZ4Q{$A9bz@CMVJ%TnjXx8j!g?UN0mYOeHGm?BdnyRbZu~8 zkF}3&2n*{rg$;G^P}XgV=0+P*QO<@`PS?hTn}fj%H-|L~H|JCby?$2l!;0Uod2UO| zN8ZXBaGkc$(yO34ZVnE71=wNJ%kPG_Ee!ZSfWX$n>d=@P9yK)#4L60DBUX&R0i3uj z*gxD5!h<=tZx_rFdu`cedprFH@!xNQCtqZ{w!=$>>^s9UZ2kimeP=Pe5m| zSgN0Q1Nh0esNHe*y}zW4RB4)_($WIhx!2|F^$| zBxkvEX7X{!IWw2v1F`dE8rkYMO!gF|@MM<4Y&ZgmQ90ZogazdkR;&Zf)?aW7g-4RT zg6t2F+Wi%PyHj`uwMWz3+lX*o2I1FNgW`uo&XHN!1a_`t;m9<0g<~;`%-A;_i&m^uvr4GEfwu{ z2e%v?-hP;22I5(W;pwMCSj-GBkzgi1mX!Dema#oL9%bY;d;v3_+2AwwfYve|0iwhw zu#Dp@V+WRa3F2I4tjX@)Y0Tgimf<4HfK=O@dG`PL?+80G^9=RmU6E~_E3%z;MYeD0 zaxC%A$PP&jDv%+C=zpz{=jaTP?HY1+=yB)*3a&xIl}4H)@n$C_*u{sH`|C;E?c{{V z5bZY$Bxt#XgV7ltLtw7~N8Yt@LSD&n;J5~~gyo3bapDT27gP~x9&+AEETpkzdU+s8 zvW>$Ep|6n>2^EN#{T9~qrc~$T*8=7v=Aj@iW=49Esm2rdIOElFg#&AWbSanDVEh9 zcVetP4wQxN*t)zn&CcbWAf?UGbK3FMkU8ymujLN!kBGtuF5!vn2wXxIXMx%>L^#|C zF5wBh@Lj^#shQPQvG$!dK8+J0nt_<~zEw+>_-QYbsHQ^IBiUNSe7s#-#e%lLv{WQb z@&G6cZN3`_$6f-=$F~;E@-rP3$^1Mn$`UKik>vp;lg*VZv5s6(rb zPv=C$YQ$tC;zo#B^Q?~%D|DfE;vn&w1&&fzt@M3v^}}m zo0}fZS(8Q6ocC`J1Iv)za2{C{om5s@Uf!o`x4lztCfi$qpUKv68FPiq5VDxiCs`XO zS?rQD)BYybF1gJ455s76z+WdHRSPS*d8gTy-o0FN1JZOJ=edP>(S?Sw=dUo6lM2Gn z9DDq)M%KeO>)hHt0XBWP>BmifPB3Gl?M%z!3Hm~3#(n;ubkLJI@Sksf+?P7{E&fP! zfc>*&mvH)_mn=j~`u%t(^MM`dPX2GQ^-#OI`wy-l+|t~*IP0oEH;I6Ij)iX6GM%2i zw@ODH!$0EtTj@;LHYIup(A%cy&xm{r@xkj3g8;*|ariS{m*yf}M@TUIV7J~h@EAm& z2W0Rf4rq^rz>||&qWWVFZY#oJp5+UEfoJPCUh z+o0808ZsYzxx~cb1xwoP znD1{53fs#Y1A2Q2k&#LH&hY*5TxEl=6(`x1{?WmHy}9qN#XmY+FO8QuoF6n)wt4!0 zcwUJegu4^bM)x5i(f*PT5FRcZAsi*-ODyf2EId`nhD!PQ!a2h0gbRds2=5g>BHU5G z-y2H*p|A@Y3d`MBSVlw#*la!#8vY>ZKWo0*iPBFYBK>snv&EY~1M>Oe{rtBF#hZTu z`lpo7{1V_-iGNM$n#8{^{sZxw#pmFn;{N9maei#R8|>^Q-adK+-%siMyf^k;-0x$B z=I4VQ?{}Ci`Ap^W^MNjt{A%I#(k~F&d?48Meul-8|5WLp5dW0$ImvN)>^OL(@p!Bq z0*l3W7TU`qYlQQK zi-fle*{?I-gTiIPp9&urJ|lcqxJqdLYUF=g{O^Sy2{#G@{`#mDf3eW67o=` z_k|pArrzdb0Xf`EzLSsx%;fhMa-5m`Fd;{o$saG|urm1>LJlgEpCh#UMSk}BL~}H~ zzkd15!}R_-Zh8G${|bEx(-mz!|Bg$wHv6Z`XZWxBA9PS(b6;h)@4uSTihH@0|BCbP zT4frKso;u+FKr6uzO*T|oU0Y~Tpx_=wLTcN@A}}#9_umn`LGqxu7LL5>g?)%mg_qp6Q4#_=&ZJ2CE6WQy1$MMK9iSt{SA znTF}bmML`?jiysC0CKNl&TGQ`0C}nVu+0yLVjFV8cVH78h+%p;x1)GF&LF1yl0Am( zWU{<{hok3Vdo5zC`;a-TB>MnjYg;VPexSl`3M||_#vbihxOt4d)Uj~$7<&g;*x9CA zqckWeIJ_W2twu=?M@n)u$6U#CkHRBmUJ=rh$S(_9{y^oHp=h+IN%vb7_s5i0a7`qB zpwhazr-Hj>PsHAzFbzCtHu^a5PKMEc!YCuh5sq_GLNy|M1((#5poJE`0%u@M*1&ig za0z)^i$f(SjPetx-R`_3XZQp{nPr_o;91AKq|k=rX-kulNRCBB34|&{n~X%l?F_{h zcyZ&s0ZFR}8N}S+mIhNdGFy&Q{UPckU!0iy;78}6b-yfbHtiuhGay@1vjlFuHv1Qj?975VnGH7DCZ2I&#<<6}F4nL^ zCJsAh+)?A)cG9@1wddAMI<9}&1s6y@d|c(EQPWSEIBwRt=bSoqA|?&&GJj6iY!gjf z*~T=L+0#!yYwDDY)sIz+a>UhV(_5xrG?l-;*;U6**=_j1?qTQ6nP9X1>YpRNZta#2 zW?w{h>3ICK&|m1mr*l1h^YPkb_w74*d#3T3fp;MC>B9$49u9$fY;>9n@PsiCN{$cW z@iiU?8x7j$VM@NIEFz)cb=BZKO%=bJ{dq#*$%)V<%jMb;O;EC2)&q}&I1AC|0T~WepZI7GQA)U`d6BA&M4+cJX-5dy#_8JoQcyIOl$2#zNXk#iA)d_(o z=R=pYw-okxd^}!Md2Fu%H1qUEWOxQAVZAp3o+KlmGn46lgm;y*A@jkfdjtZssTwcu zfkOLv2FP>_D-k_Sej?KOeIU={WmtijJdQ^b^@7LE_&6Yr+cL=DI@sg8zYo4FqI*1X zno^8i@muvyVA~8}lt!FW_!Hxdfop65L#`7t`}|;ekx3bt~{$> zl)Jq#zCKEC^^Wwszj1#@3tNuyO_6+>kgwlNKTmkI@H!#i$Ej}+-YeufGn8*{jHs8= MmGJnAvSUF13oz!smH+?% literal 0 HcmV?d00001 diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Lib/license.txt b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Lib/license.txt new file mode 100644 index 0000000..139c1ff --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/Lib/license.txt @@ -0,0 +1,28 @@ +All pre-build libraries contained in the folders "ARM" and "GCC" +are guided by the following license: + +Copyright (C) 2009-2014 ARM Limited. +All rights reserved. + +Redistribution and use in source and binary forms, with or without +modification, are permitted provided that the following conditions are met: + - Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + - Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + - Neither the name of ARM nor the names of its contributors may be used + to endorse or promote products derived from this software without + specific prior written permission. + +THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE +IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE +ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE +LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR +CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF +SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS +INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN +CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) +ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE +POSSIBILITY OF SUCH DAMAGE. diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/README.txt b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/README.txt new file mode 100644 index 0000000..e42a543 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/ASF/thirdparty/CMSIS/README.txt @@ -0,0 +1,42 @@ +* ------------------------------------------------------------------- +* Copyright (C) 2011-2014 ARM Limited. All rights reserved. +* +* Date: 17 February 2014 +* Revision: V4.00 +* +* Project: Cortex Microcontroller Software Interface Standard (CMSIS) +* Title: Release Note for CMSIS +* +* ------------------------------------------------------------------- + + +NOTE - Open the index.html file to access CMSIS documentation + + +The Cortex Microcontroller Software Interface Standard (CMSIS) provides a single standard across all +Cortex-Mx processor series vendors. It enables code re-use and code sharing across software projects +and reduces time-to-market for new embedded applications. + +CMSIS is released under the terms of the end user license agreement ("CMSIS_END_USER_LICENCE_AGREEMENT.pdf"). +Any user of the software package is bound to the terms and conditions of the end user license agreement. + + +You will find the following sub-directories: + +Documentation - Contains CMSIS documentation. + +DSP_Lib - MDK project files, Examples and source files etc.. to build the + CMSIS DSP Software Library for Cortex-M0, Cortex-M3, Cortex-M4 processors. + +Include - CMSIS Core Support and CMSIS DSP Include Files. + +Lib - CMSIS DSP Libraries. + +RTOS - CMSIS RTOS API template header file. + +Driver - CMSIS Peripheral Driver Interface. + +Pack - CMSIS Software Packs. + Mechanism to install software, device support, APIs, and example projects. + +SVD - CMSIS SVD Schema files and Conversion Utility. diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/asf.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/asf.h new file mode 100644 index 0000000..31c22b5 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/asf.h @@ -0,0 +1,99 @@ +/** + * \file + * + * \brief Autogenerated API include file for the Atmel Software Framework (ASF) + * + * Copyright (c) 2012 Atmel Corporation. All rights reserved. + * + * \asf_license_start + * + * \page License + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright notice, + * this list of conditions and the following disclaimer in the documentation + * and/or other materials provided with the distribution. + * + * 3. The name of Atmel may not be used to endorse or promote products derived + * from this software without specific prior written permission. + * + * 4. This software may only be redistributed and used in connection with an + * Atmel microcontroller product. + * + * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED + * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF + * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE + * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR + * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL + * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS + * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) + * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, + * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN + * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + * POSSIBILITY OF SUCH DAMAGE. + * + * \asf_license_stop + * + */ + +#ifndef ASF_H +#define ASF_H + +/* + * This file includes all API header files for the selected drivers from ASF. + * Note: There might be duplicate includes required by more than one driver. + * + * The file is automatically generated and will be re-written when + * running the ASF driver selector tool. Any changes will be discarded. + */ + +// From module: ADC - Analog-to-digital Converter +#include + +// From module: Common SAM compiler driver +#include +#include + +// From module: Common build items for user board support templates +#include + +// From module: Delay routines +#include + +// From module: Generic board support +#include + +// From module: IOPORT - General purpose I/O service +#include + +// From module: Interrupt management - SAM implementation +#include + +// From module: PMC - Power Management Controller +#include +#include + +// From module: PWM - Pulse Width Modulation +#include + +// From module: Part identification macros +#include + +// From module: RTT - Real Time Timer +#include + +// From module: SUPC - Supply Controller +#include + +// From module: System Clock Control - SAM4S implementation +#include + +// From module: UART - Univ. Async Rec/Trans +#include + +#endif // ASF_H diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/config/conf_board.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/config/conf_board.h new file mode 100644 index 0000000..56caa0b --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/config/conf_board.h @@ -0,0 +1,14 @@ +/** + * \file + * + * \brief User board configuration template + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef CONF_BOARD_H +#define CONF_BOARD_H + +#endif // CONF_BOARD_H diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/config/conf_clock.h b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/config/conf_clock.h new file mode 100644 index 0000000..03f7c37 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/config/conf_clock.h @@ -0,0 +1,94 @@ +/** + * \file + * + * \brief SAM4S clock configuration. + * + * Copyright (c) 2011-2018 Microchip Technology Inc. and its subsidiaries. + * + * \asf_license_start + * + * \page License + * + * Subject to your compliance with these terms, you may use Microchip + * software and any derivatives exclusively with Microchip products. + * It is your responsibility to comply with third party license terms applicable + * to your use of third party software (including open source software) that + * may accompany Microchip software. + * + * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, + * WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, + * INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, + * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE + * LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL + * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE + * SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE + * POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT + * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY + * RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, + * THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. + * + * \asf_license_stop + * + */ +/* + * Support and FAQ: visit Microchip Support + */ + +#ifndef CONF_CLOCK_H_INCLUDED +#define CONF_CLOCK_H_INCLUDED + +// ===== System Clock (MCK) Source Options +//#define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_SLCK_RC +//#define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_SLCK_XTAL +//#define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_SLCK_BYPASS +//#define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_MAINCK_4M_RC +//#define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_MAINCK_8M_RC +//#define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_MAINCK_12M_RC +//#define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_MAINCK_XTAL +//#define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_MAINCK_BYPASS +#define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_PLLACK +//#define CONFIG_SYSCLK_SOURCE SYSCLK_SRC_PLLBCK + +// ===== System Clock (MCK) Prescaler Options (Fmck = Fsys / (SYSCLK_PRES)) +#define CONFIG_SYSCLK_PRES SYSCLK_PRES_1 +//#define CONFIG_SYSCLK_PRES SYSCLK_PRES_2 +//#define CONFIG_SYSCLK_PRES SYSCLK_PRES_4 +//#define CONFIG_SYSCLK_PRES SYSCLK_PRES_8 +//#define CONFIG_SYSCLK_PRES SYSCLK_PRES_16 +//#define CONFIG_SYSCLK_PRES SYSCLK_PRES_32 +//#define CONFIG_SYSCLK_PRES SYSCLK_PRES_64 +//#define CONFIG_SYSCLK_PRES SYSCLK_PRES_3 + +// ===== PLL0 (A) Options (Fpll = (Fclk * PLL_mul) / PLL_div) +// Use mul and div effective values here. +#define CONFIG_PLL0_SOURCE PLL_SRC_MAINCK_8M_RC +#define CONFIG_PLL0_MUL 8 +#define CONFIG_PLL0_DIV 1 + +// ===== PLL1 (B) Options (Fpll = (Fclk * PLL_mul) / PLL_div) +// Use mul and div effective values here. +#define CONFIG_PLL1_SOURCE PLL_SRC_MAINCK_8M_RC +#define CONFIG_PLL1_MUL 12 +#define CONFIG_PLL1_DIV 1 + +// ===== USB Clock Source Options (Fusb = FpllX / USB_div) +// Use div effective value here. +//#define CONFIG_USBCLK_SOURCE USBCLK_SRC_PLL0 +#define CONFIG_USBCLK_SOURCE USBCLK_SRC_PLL1 +#define CONFIG_USBCLK_DIV 2 + +// ===== Target frequency (System clock) +// - XTAL frequency: 12MHz +// - System clock source: PLLA +// - System clock prescaler: 2 (divided by 2) +// - PLLA source: XTAL +// - PLLA output: XTAL * 20 / 1 +// - System clock: 12 * 20 / 1 / 2 = 120MHz +// ===== Target frequency (USB Clock) +// - USB clock source: PLLB +// - USB clock divider: 2 (divided by 2) +// - PLLB output: XTAL * 16 / 2 +// - USB clock: 12 * 16 / 2 / 2 = 48MHz + + +#endif /* CONF_CLOCK_H_INCLUDED */ diff --git a/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/main.c b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/main.c new file mode 100644 index 0000000..64e9006 --- /dev/null +++ b/software/firmware/sam4s_backup_mode/sam4s_backup_mode1/src/main.c @@ -0,0 +1,171 @@ +/** + * \file + * + * \brief Empty user application template + * + */ + +/** + * \mainpage User Application template doxygen documentation + * + * \par Empty user application template + * + * Bare minimum empty user application template + * + * \par Content + * + * -# Include the ASF header files (through asf.h) + * -# "Insert system clock initialization code here" comment + * -# Minimal main function that starts with a call to board_init() + * -# "Insert application code here" comment + * + */ + +/* + * Include header files for all drivers that have been imported from + * Atmel Software Framework (ASF). + */ +/* + * Support and FAQ: visit Microchip Support + */ +#include +#include +#include + +// Pin defines +#define TEST_LED PIO_PA3_IDX +#define NBAT_EN PIO_PA11_IDX +#define RS485_NRE PIO_PA12_IDX +#define RS485_DE PIO_PA13_IDX +#define AFE_EN PIO_PA7_IDX +#define USB_SNS PIO_PA14_IDX + +void led_setup(void); +void rtt_setup(void); + +int main (void) +{ + + /* Insert system clock initialization code here (sysclk_init()). */ + board_init(); + sysclk_init(); + + // Disable watchdog timer to stop the MCU from resetting + WDT->WDT_MR |= WDT_MR_WDDIS; + + /* Insert application code here, after the board has been initialized. */ + ioport_init(); + + // Call setup routines (leaves LED off) + led_setup(); + + // Turn off all unusued stuff via I/O control pins + ioport_set_pin_dir(USB_SNS, IOPORT_DIR_INPUT); + ioport_set_pin_dir(NBAT_EN, IOPORT_DIR_OUTPUT); + ioport_set_pin_level(NBAT_EN, 1); + ioport_set_pin_dir(RS485_NRE, IOPORT_DIR_OUTPUT); + ioport_set_pin_level(RS485_NRE, 1); + ioport_set_pin_dir(RS485_DE, IOPORT_DIR_OUTPUT); + ioport_set_pin_level(RS485_DE, 0); + ioport_set_pin_dir(AFE_EN, IOPORT_DIR_OUTPUT); + ioport_set_pin_level(AFE_EN, 0); + + // These pins would source current if HIGH, so setting them as inputs + ioport_set_pin_dir(PIO_PA0_IDX, IOPORT_DIR_INPUT); + ioport_set_pin_dir(PIO_PB0_IDX, IOPORT_DIR_INPUT); + ioport_set_pin_dir(PIO_PB1_IDX, IOPORT_DIR_INPUT); + ioport_set_pin_dir(PIO_PB7_IDX, IOPORT_DIR_INPUT); + + // Set up RTT + rtt_setup(); + + // Set wakeup mode to use RTT alarm + supc_set_wakeup_mode(SUPC, SUPC_WUMR_RTTEN); + + // Switch to slow clock + pmc_switch_mck_to_sclk(PMC_MCKR_PRES_CLK_1); + + // Disable fastrc osicllator + pmc_osc_disable_fastrc(); + + // Disable PLL_A + pmc_disable_pllack(); + + // Go into backup mode (MCU will wakeup, go to RTT interrupt, then reset) + supc_enable_backup_mode(SUPC); + + for(;;) + { + + } + +} + +/* USER DEFINED FUNCTIONS */ + +// Sets up the LED +void led_setup(void) +{ + // Configure TEST_LED I/O pin and set high + ioport_set_pin_dir(TEST_LED, IOPORT_DIR_OUTPUT); + ioport_set_pin_level(TEST_LED, 0); +} + +// Sets up RTT +void rtt_setup(void) +{ + // Enable interrupt + NVIC_EnableIRQ(RTT_IRQn); + + // Setup RTT to run at 1hz from RTC + rtt_init(RTT, RTT_MR_RTC1HZ); + + // 10 seconds? (it's more like 13?) + rtt_write_alarm_time(RTT, 4); + + // Enable RTT interrupt + rtt_enable_interrupt(RTT, RTT_MR_ALMIEN); +} + +/* INTERRUPTS */ + +// This interrupt handler is entered when the RTT wakes up the MCU +void RTT_Handler( void) { + // reading status register will clear interrupt flags + uint32_t status = rtt_get_status(RTT); + + if ((status & RTT_SR_ALMS) >= 1){//ALMS generated an interrupt + /* + Run the Code that you want to run every interrupt + */ + + // This LED stuff is just in here to show the MCU woke up + ioport_toggle_pin_level(TEST_LED); // Turn LED on + delay_ms(1000); + ioport_toggle_pin_level(TEST_LED); // Turn LED off + delay_ms(1000); + ioport_toggle_pin_level(TEST_LED); // Turn LED on + delay_ms(1000); + ioport_toggle_pin_level(TEST_LED); // Turn LED off + delay_ms(1000); + ioport_toggle_pin_level(TEST_LED); // Turn LED on + delay_ms(1000); + ioport_toggle_pin_level(TEST_LED); // Turn LED off + delay_ms(1000); + + /* Technically this bottom part isn't needed because the MCU resets after exiting this interrupt routine + However, if this interrupt was triggered while the MCU was not in backup mode, this below section would + set it up to interrupt after the same time period again.*/ + + // reset RTT counter + REG_RTT_MR |= RTT_MR_RTTRST; + + // upon interrupt REG_RTT_AR.RTT_AR_ALMV gets set to the maximum value + // we need to disable alarm to set a new value in ALMV + REG_RTT_MR &= ~RTT_MR_ALMIEN; + rtt_write_alarm_time(RTT, 4); // 10 seconds? (it's more like 13?) + + //turn interrupt back on + REG_RTT_MR |= RTT_MR_ALMIEN; + } +} \ No newline at end of file

    UO?QL7s& zP+J;GQF|K-QO6r{P?s9gQMVhysEmfYsG^2{QPmAsP)!XNQEwW~pb(8GP?W|aD1PHX zl(KOT%G~%n%GbCR)xYsK)bPf&sELiMP%|5sp%ynLqE4WW)1q$hPO3ke{EgLlT;j zkesHKNO{vzWNg!7q^D^CvTxHI55=NB+<>8M&xwB63yJIOOK0QOLbb-yn}S z#Un2@4MN^&>W9p1>WwUE3LvH2!q zP4jicw&s5j2bwP+PBouJTxmXqfSQjZa+;4I%9{@&o;2@6ylVaf@uB&51iob}g59zS zA!}KWFtn^ixLZ~s;#yW9hP5m~OlVn*NN8DrSky8Xv8v@q#O9U+#NL)^h!ZW}BQCd0 zMBHr|kH~5njVNsyfv9U4hG=OSg6L`)guuM)hhV?o|so{Z$jV;8i2I^3_vtkue@eHYZez6Cm7 z-vE2Rz6Qp>{s$cQ`XV^}^*M0i>(k&buTO%TULOPZy#5P3_WBTb>Gc8d&g;Ek=IcMe zlGi)Iy4Tymme*UruGbquZ0iP)+4?IeX-xukt-pY-))io%)}`Rk)rY@p>jH35 z>s)YE>uhjK>r8N8>kRNj>oo9k>tyg=>m)F{^;@v4bsYGlbqx5bbtL$qbvTG?8wRr5 z;z3#4V9?Mu5cIV51N*kcfnT@v0w=ch0B5%O!NqM}a7~*F+}7p*54739zuU~<)ixs- zYSV*xZCbFRO%2w!DZ#e3Xz+8J6ePBbL0-EMRJ8L!Q#%**x3j?k?M!e)I}QB4odV8o zCxJ`b@!-04Eckmn8a&*N1kbhu;EncAKx+F3ps>9Qc-a09c;5a7c+=hnAUj?I)Q*=x zR7W$Q?q~vR9nXLs9Sy)&9Z!HU9d*F8jv8Qo$0J}xM-{NKqXO97Q4SpIC79nV1By~2)x|`41BvA81;4+F!}B8z?`=`fMsvD0qfsx0d~FJ3>0dLaGnuRzh;wLs0=B;du{RY2$4UjX#G6#)I+azOlUDWH9~1aQ7f1bV+) z3=Dm@2pIovA&~HHKCtNBJYe;^IRJcJYheGoS-{D6Gl47b5&-Dk3?TR2bl}0esX+a^ zDM0JH?}5+nCIQ6G?*Lxsw}7H^0$}bO5BNLB0s}k803$m`1Cu*P0&_Y?0Lwau1M54# z0d{o`1CDeK1*EptG|-fbQxCFuLLZaaSKe*VP+v zcJ%`KboB&=cJ%-zbOnKgEJ_hx|f-URU98v*6}Sith$00iFafkE$ez$ln0@3p|(_ZndNdo{4(eGKr& zdlm54dnIt;y#lxmlkq+pD0wdjYTwI%miJPi3kLf^0x&;_0qF-3poejP5CU-@qJXbI z2!M$&Ge7Ww#1A}R4b1irT;Sjb4saUg+6Oj}{DB3)Lw}&^0~2@#)A4};AU@Io3QW{T z8W00x`$z?PzEc<}l1Tc-qCkFljLNVX8kNfEO_D zV9@YX7dng>UI(Iual-V0845E2CIRNB&+trpn5{7TVNStZg$cpr!BoIBz_h`1-@0eE zch8tq!NA`X5QG^7Ga6#>4`V zfD9%U#skw2L;>Hxd7oC?K=Aa#9GC|PI`9;x6`mIQ z37!&4L^1&`k_9MWOh`81hZp1zgc*tC0+W$EU=GYOBp+Ch6ac$mjv%9e^GG3Z3n>E9 zVTzGrpav-cnvqhV69$8l0SuHJkf5Rg9ZCVXVEUkxz%Y~w_!bod{D4vei%}XN38e+L zp>)6jn7>ha;3~=hgi*0T9?A$*qD(*o$_%ul;BNtKg%{}C00G(#sL&3;igp4)v_+zhj-q=47ty_d+vwgvCb|z$f{p{~(EWfGbbsJI zdH{gM3QPLChH7 zG-fPt4Kp4{#!LY6G2a4JnD2l_%p{-#^F07!rvMb}R6u~84#Z$*09I@Q&;vUY7>u0- zjKR(Zrefy+^Re@Q71;T}M(jdhH+B(l47(V(h)o3UV3z=y*rh-zb~#XoT>-qr{sO$m zt^%;QB!Gom3rKOl0tVcAz>V7g^u=uizQ%0^CgQdLGjZF1MBENw4eobfJ8l}TlmbHu<-mAC1&~0f0u~V-0jmi$z!pLsu#fNrI7w&# z{vkXAAVL$6Ludxd2`_=CgxA1pLL2ar@CG0d-vJzA7Z6SS02qm%051^$`@<&-8BRol z-x0Ckk3>B9Gm!+YB~rj0L>l-fkqMq5vcc;_E|^T@g9St(SVa_rjYKKfL5v1Lk`g47 z)S!T*1yv+HXdxNlGeMZaK_nYEisS&NkX+zgk{4V?@`D>lJ-}V0Uf>Z@9C)7854=el z2&Rz+gGHoxu$nXsY$6Q@-;qXwDDoJPMji(W$=`w+@+8nso(%RRPXmXLXMkhLGr?)( z+2DNgTyQ0M0l1O;6S$k42p%IZ1uv3UfVauNfEnZ@u!Q_8SWDgjHj_7ko#ZVbhO!-G zPnUuB)E_Q_opc5z)h5k;9kl<;Bm?|@Dk+) zc!zQe%%a={ODQ3+j*_e>rhf=G-@zgqS z2K6bph}sCQqBen>sV(4M>TB>gwH>@neGA^Dc7a*ck60`w4R6(S|3C$tskP9HVDy08-l>lhanjB5ePATG(t-sk8sc@B6`ukM+~7)LyV;- zAg0rQL@c1sMXaPRKy0KhM(n09K^KwO}&LfoRSMWoZ$BZ}yo5Y_aph$i~)h`01V z5Gckz1dVYJA!Hmus2Rr*HpVGL55`%%O5CJDKQNkeX9vXBRuJme{+5P5|OFXLuLBXgKB$a1C*`Gjdi zzG7OD@0m^{mgPkBv7=Gm(F><{;0r79el379-PGOOf|kE0K>_Nyz7{b;viYO-PWv4M}G2MDp2tkV^Ie zq?vsf>1Q8D4q*R{9L_$6{EmGIIg5Q2naIA0T*JPL+{O+g_p{TGC)ruZf7toRd+Z`) zHoFX2#;!uvv1^bm>?g=B_A?}g(~M+rUL!@EH%JYq3u)(kLiXe!QG+>H)MyS7HHAY% z&E>FA%Q$@0I*thSJ4cQ>#8IKnaI~mv93v{sv7+)gE>s1_hkDBCiF(b6Lw)27MB%wZ zP%Q2@C@FUoO3xjSa&jl3dUL0u;<-Pd#&Kt(rg0ab=5rHKE4a&08@Q`bySQsnN4USC z&T_Y+Zg77`rEvG4^0^05mE0q!2JQ(|EB6fQ6ZayDz`KHC^ZrH2cz00-UKr)#rK9@r za!~QSLew~3DQY^e0yUpkjatEbg4)1)hT6qzK^@_>qR#T(qHgd$pptnYI-iF@SMrGH zdL9kk%44HH@&sr+UyNq)qtQ~n8m;FW&`!Pu-J9=358?aJWBEPNQ~7<-^Z0|%%lJdl z>-i(lzw^hU5Ai3WPxGgsukjPmA^vQ1E`I^KoS%q(!e4=Y$xlMR=dVX&1e?(e!49-Y zup6xr96;LyN68?H4c*(H3?G@H4XDL zY8K{I)I7|GsKpqpa2bXnT#XS6*I_im%@~_-2PP=ogBc_|h#4t7ikT!lg_$Khk4Y3> z!6XU)#cUDY!|WBNVvY;5Fc*adm|MaUOq#F~b6;4Cc_^&MGzwo}+Jvo`&%(DDg6JcL zEka_YB0N?nqF@~&7Pgm2fc;7&#f}y!vG7r0>}-)4`?JW2T`Tfqw~2aT_lx>tPl$$K zFNua@Z;Qra(?t`pMWU(LN1~b7XQFx7cF|(&XVG#jL7aqTi#K4U;;mSnco)_o-iPfa zK8*cJd;&XKd=@)dd>K1id;|Nl_%3#hI0d^^oQ2&dF2Eiamtrr9tFX7kb=Wjn5mv8`ed_fd?+;Ur`nQ^LfFC48JlBEi`tN?cH)!wr;Ja3drx+;@@yZlyaV4~ z{vQ9096^{M#}j7AX@vQ54q>@mL|89Z5a3xJgoAPm;iTL}xGWD6Zp-@;(&b+f?#qW0 zs^sGc4f08Z*YX*J5Arz#O!Q9#dh~KaRP-8xDtaTq6upDsjowR$i#|jc8hwH=Hu@Z4 zYV;MtoakGGCDCERn&?czmgoY)-sm#I(db8n^U+TUH=O%O zE>|odu2(D}?og~E9#Cu`o>XijUQ+BP-ctNYOjR5w7AVdUD->6VPZYO^FBM^8ry`4p zR2CA+%5ox4Swoa78;E*k3(=wMAof&#Bo0!dNF$U)(nKYbl%N!l7Aj?=6-o_hz0yS5 zp>&ZBD1)RE%D$va$|0m%$`Pbg?XTB~XzZB@0A_Nux_ zM^y;&ITfCKT}3B{RD5!_N=hzKsmawU6Zx6SNp4dG$sbjH$=H}7WO~dUD0xN98S?s=%jE4bH_7{B!sO#I zS>y{b_sRdpJRm2>)RJ>!o{>vqUXyELI?2ytKuUWIj`AsnM!~6h6uMeUiBhX6O0|h% zRJ$lHbq`7}bwA2rbv$LHdKBe5^+Za7dOBr+dJbi|dNJi!^-9V%^*YKv^;XI;^=`^J z^&!f2^+`%deSwmtzD_At-=jQIr&Ai#`IOh{GRk{(H3g+#gxTv!=J*bJA{?t{PVbqP9G1Q%!Nz^|z3DlFCdDKgq zpQ*PrtEnlP->7+-9n><-K5DJzDD}DK47FYJ5A~zw78R>aq0+QDRDrgb8m+CO>a|a) z4sA0vsO_K*(0-zRt;NvBYbms;S`KZtRzgeE#?V%2O|*?#7j37u2koGC0PUo98115V z4DDa-_q1f~540TZ0$QndDXm(YL~GP;qP1#w(%x$i(onkNG_vkIjjOvxlj`o#G`e(} zRaZds>B?zwx*FOL-80%~T`O&pu8a1A4oP32Bhr`aSoB|YLi$#nlDC5yO##%jvu|>~i?AA*ehxHo9 z-+D9SvfjhErSHv1(GOPIk2^%EG?`e}?t{T#+?eIlbvzlwo0{Kg;|b}-n6{S2|; z7$e4Tj$t%hW4H|W7(ERcjDdzi#y5rsjPZs###BQSW4584@sr^rW2FJZTyLN7<|k-hB#)LVF)wdFp61b_>Ng)NMJrQ%xAV5mNL5xYnaH`%}i44 zA53=aA*Lwy6jK#@iD`_z$#llT7ZixiVGf8bVGfI}W{!<*WKNEK&72wA#atMRWG#;+ zvDU`2SzBVotlhC{)}dH4>r||VbuqR#>)+VHtZ?iIR#xmpR#EH>R%Prw)|1#JtQWCK ztd7{ttdFsOurS6$EQ;|Ii)*~hk{WNZ)W#H+$(YM>8_QTdjWw)+#%HXrjcu%P#t*E? zMl^etk-}bR;mIT z_5A>rC;St)?-Y-KOt3hfK3LCryhu7fdTT zH%#j}kZA`e!?d4MU^>nzH(lV=m~L$t^cO<<^*AavRO>xUb9z-a9ji z_u0(hVJ%V~)uQEbEmoey;^)O!`tf2d!*~wMI9|XqmDkrYhd0EM$Qxl<&6{A^#G7jQ zgZHE5FmIvdG;f*Z3U7_&E^nhHgZI1TK5xIJig(mf&pT~-$-8XniG`nS8X?AR6_V|KAUHIvu_s;w(l2yV?QArYriO*WWObxZci1?wigH&*(-$0 z>`#SB_Lsun>|Mg`c9dw3ohmwH=ZlWp6{55DSkXUrx9Fz5k0@jxBFeCj5#`w@i%RUX zMOF4h(PMj(=(&B1=#_ns=&k*z=#%}N2<^BbB07>q3`eer?`yj zyv?ykyxVb9e9&=De9Un}e8!P1zU0Ug-*A+R?>ZifQynehY)7Z~z5^*KcTgnN4!-26 zLm_E$7$vO^x8$9pkL0r>UV?Uxm5`iMB@E{r3D3DiB5|&jD4p9Rdgp$L#d%!fa$b}K zowp=$&NRs&XQAY4XO(2MvqAE$^R;BE^Mhoj6DytPWJnh~MbZ^cwRDZsD*eqFkZyAh zknVO4mmYL}D?RE=kpAslD81-hDZS?WO?un8OB!|_mS#B5Nb{W6q$SRfw9=U)t#y`3 z8=Q60W@ods&G}B+=|svtJ1H`>i!UR(6f%a(DC4<2GO;U8rf?0FXOO~ zMUroIapk*Qa`}FjL4L&LmY;C-k)L(N%P+ge%5S))%I~`7%9CA7<(aN^@_g40d5PlUhldqf8olKx4KH?Z(TL=kFF*;()~t`cZ1OsH#wT+=0ywK(a{ojY_!tt ziPpK}qD}6h(GK^xXs>&EbWivE=zi|y(SzOVqrZ0Vj2`Vi6g|OxI(oAEYV-_uD0;R# zCwhUqEc$16UGxffOY|CdXY>X)O0m^VQ|xp{DfYQlibHOT;<($dIPLDQxac0Pxayv$ zxaIyq0l9xtq`FrrvfY~$1@1kHQuk3srTe_1#(h&!?@m=TxeFAp+*OJ`)H$ z{Hcuh{H+}BxvCuFfs_+HIm#)XGG&72v2wPjMY+J!rA+joRm(ke)oPDWwcevvZT47I zJ3K+vZqGo~0nbR)5zi#m3D1wJGoD1%Mb8@5RnJz{P0xPSJNbY~I^3Zf{0Rz*`j4%Ud1O&)XC;*!w1Cs28Cg z;iag@dim;!UZr}n*Q}o5^{IdK_E*pI4p;x=ov2>wovB{wU94W?U9Dd4-J;&?-KXB+ zJ+A)4dr7_Ddq;i9o2fqLEmr^Stx=!zzEEHGzExlIA~m(X$27_HF9(88j247FD+4q&!;Txm%_@-(DzPZ|7zGd3J zzV+HczMa~5-(l@HzO&jb8)Bj|qiadgXl za@{IltZuE(qub!?tK01RTDRTzt!|g^2i;!ZBHcmXD%}y^X5De$UftimN);)y}%C` zM1GP%=I0rdeuY8pHyQMPpTXqsZ?O4?8=U^{3|{{%L(rdS=;dEy=s$^KV{Y5os}AN=^(AN}mud45^!Lcbw4(eI93>W_l8%=~TOl6g|#j(JKT(>y&;V*VjeXPy;kG0zEfndb+vmPG-kWpO}a zSrX7$mIvTxZGkP89f5t8U4avpJ%P)XeSv$H zgMnX1pHo&%C2*|9L0tV}qfX8|*(AWBJ;A`uxz(nia zz)UL?SZqxWtg)sBwplX*2dr6vzpXietJeHL$XXc4vla&`tfhf^Yk8o}S{e9keHb9x zY63i4T|i-b5-`~s0)E@GzyMoQV1%tX@V)I-V79F_u+-KbSZ8}1_}$hSIBa_#IBWYD zfY&hwQ*DS~p$!#$Xu|}b+i<}*HbM|-CkLr^YB0)95323Vpv}$>_ONq%&2JNT_5F8G6^UvRNwKrqQMD7ek>Rq%i#K6uJ8EO^!N zbui=@9?Wx$3|2Ts2OAt?gKds+!OxBfL6UP~kmsBfR64&8nw?XE0q3;fKxS{rn_ehv0^tq%@$Z3vEcZ44&3HU$^CwggwZwg$Jjwg>mSb_7ql zb_TDwb_F5V?qIHKPw;_jZ?N9AKiKLz5d7@=Ge~qF3i8~Cg9`UwL9_d4(C?+4*MOmL95 z7{263NpK3xTyJS`xwkC1!CM~u!}}okm$xE#!CM);?X3!Cz?66&25Y^Kf-T$UqTUK?X}m+o#Q zq)Spt^f&kW`~CHU$8+|5&Y3+6fADzBJeb!xkOZzDQp62FI=Df|6!#T!#JJ;zpb*?J zl!zOFaxg61D0CP%2A#!R!;M1^aTCxhj1V^oHR7hAUd%Xd8d}0^!OuW)_-~K~W)FTA zvcc@b&q4l}82mhxfuZ6TAb|NDzX)B#+`%tF&oLkI-=P{z2YwkE!pvee@GFoMVFlVj zScP_D%rQ8^8svou$0QThArgjz`Hk=cI*<7q^91vjumP20nlXKtDZ)=^1tSLigtlX} zFvid?$R6W{3BtrH$G;ED^Y6oQ{rj+d|2{0|zYoj%@56Hc z`~Lfu#i(HnFjg1{7!wyADFrt^?4jYd<9J)(+`6G`w=Rh3)(IVQ z>wwO9fh8`e}dk-e}t;sKR|8n@1a5W z5@^Q#Ewt|b29of24JmoNf^AV-hqkcUSx6yos=O7wUN<#;@SSRRj|!yb>I zvmOtjYaaKZhaUH!R~~mEp~r2g!Q&Rx>v0nr^Y|ND^0*Fd_WTQy^SlbFdtQO|cwU06 zJugE0Jc}Sd&kInr=XogI^Bh#*c@{!EPeUg>PeDbVzeBe@Pe9K+k3ka<_Kt^Sy<;IY?-P>+9 zy>ZaAw-dDL?Es1U*g*!SvtJ}OYHk22KhqX-TAY=`E2wm};{vd~uFte@W^+X@Y;8hAoLw4H2RJb zdVPloW4?ogCEtF+X1~t_S-&2Fx?d;3z^|QP<=0Ap{F(^9ehq|3zgj|?Up0a3S4rUc zl@X5l2?-bcP{IwrkA#2xN(k@#-V)0FUJ+XSUJ&~HiV2f`PYEl2j|rmw4+--A_XwK) zcL+xQHwm`>*9rUmuMq*zQvsobO94TII|2TL;s77QhX5}^b$~meJ-~%97yuDw0&s-&07rsE zpdCRm(3+qfXhARuG$S|!8WY?C_Yi^t^$2l+x`eDiEdo7IgK!{Fm2fgpnQ$pkfp8~q z8{v7N4B=y-6rnm$oX{R9LKqDEg`WxhfnN_?#Y+Tz$14Uc;I)Hh@g_mjc>ADnyj#!+ zJ}BrbJ}#&qpB3~OPYde8|1Su;J`HNYUkYl(-wCS47Y9}0KVT8!svrTrE$9<|Am}}Q zI_NEaE$Ag)Joq_YA^0g?EBF!KIQTx^F8DUyCHMwDAowqQOz>rVW^fUn8vF+y1fRj5 z2tJ7~3O3eFn1-JWrr?)@^YEe}*?9So47_GYD&8<8 z5pNR`i{BR#h4%{y!$*Y#yF0;hMva;J$<%z)gg~xbI4#_GEW^`q`0ym0 zcX%u=EIbmI6dsDp4G+Yz!hLav!#!|k!d-Az!U?#0;ZC@J!|iaN!Yy$%;bypwa3kDc zxE^jMTnD!nu89+mP{AogDB^ZTY{MBvY{l6|h~xH0Y{B_OY&b_ntU9MfEIE@SW}SHv zQ_jCdj5_}j@zwcy#24pB5#7$OBHEn=5lznZ5p~Yp5tYuv5v9&^5ucnlB1)X4B40Tx zMLu`diG1R08u`H4KJvD+Yvgt3z{o4kv5|i|XGETJE{Htoj6@bXAB#Nfd?6Az--zTo zKaONLzlo$cmqz9}H$-MR_e7>Tk47ds&qu~M|BMWG-WnC;tQ_U%tQ+O&Y!>C>><~q8 zc8hX!4veyKj*T*R&Wtj4E{HO4Mxu0`k40%ZUx-q1z7eJ1{5VR^`Aw9RvoK23xgqM8 zQ%}^I(@4~k(|pvd(?-;!lT`GGlT!4clTP$!C)4OoC;R9YC)enDr-0}xr$oVL2(pP@Q(hkerNSh)y;!X-@lM5}kZwqMagR!kkiK0-Z=PK2Gcycc;TKkkgqM zC#NehwodnAES#Rlm^gim(RZqf(Q#^x(QxXI+2J%9Bk!~vBki;$R@_N8c9WA@?7E{~ z>~}|t*jY#C*hxo^*b&E&*nY?O*dE8M*mg%+Y@;KHt#LdaTjuy@Eb4e8w#4yq>`TWt zvCkZZu@4>VWA8Y2$6j|Fj=k(S8++dIN9<`wiMV5q3UP-Wwc-#*qd2ysO&rw`iX%Dt z#$`E1#HBhW$HhD5#zi@@;zAq`#rZj&it}{56t~~;PMovjvp74)k~j;;@;DR6<~V)F z&vDw0V{z(^3vo)0zvAQ^x5i63D#wdB>cnq2n8YtT*u~E~xWrF6_{WbpM8)?zq{jC+ zkmB1M*zpYxN8+m-&cq8HuEc+IxEue*p*a4z!~6Kh4i)it9a`dVIDCn};xHb6!C^7} zw8O9XV-8yr4ml_%zz#YIOb3$$ii2H3j)O}=hJ$}Xl0#HNj6-Tdm;)&xz=56M<#0H` z#o=@U&f#)`ox`033x{V3#ttP3dJg3YS`JMKst&yg3J#+Q(hl@Md|-bw z@s|DL#B27i6N~HxiD&HV5|7(=CLXr`nuyrXBr@$+6DjthNjdi0lG5$fk`nColA`R* zlS1sBl6>vmlicltk|6uoBnSKSBrAJzlBqp6N#FixlD7TXBvtz>NecFNlVt3Rlf>-b zC;hUkNLsOLN}9LpO`5bDO&YeFPwKPVNb0ncNN%=MNUpKlnOtUPnEcVsD*25aKDpS= zEBTRKX!32l_~dJLS;<9q)Z{aEaPo1x!sJ7Ce$X2qF4~Hxp0(YcdfZkc^^mPWD$mv;m2T^tO0soN&9n_lO}33mjj>Hn z4Ykcr^|R%qy4xO3CD@)ywYR;LYGHdT)yVdr)Lpi3QZ;OasYOLMnb zO(WQdq}$oZrkmTSrW@MqO4qS5O;@wAOINVjpDu0Vn=WD#p8mr+F@4FJm_BVyOCPaD z()+9n(>tusr8in%O|P`Ro6ff`PJd@zlK$MfEd7ynL;5Z2uJo(cU(+vGPp6->UP(V{ zy(I&&mdRjR@5sov*2&1SHqJ=0w#kULCS(L#du8}ohh(@|$7MKMXJlAgQ!-4gxfy!a zM>2L=pUzOWzLX(reJexU`box5tJfLJR{V@_Ry7%;R&5#mR(%guR;8s&7Ha92_0}>XtJpFr>wzUP>xLyY>yjm$ zb=LA|)-lU7SqCgHXR$4BXHhJlWDzZ2XC+(mv!X4lvw|&Kv%D?8WMSJSW;t5UWm#IT zXBkYgD{pR#Lbqr#8nFdan{0%IA#${?6-&|c3Pwp8!br0N(&Yd zwKzb0V{wA`)Z#qxp2c6p>lXKjMHa=x(-tMf-z-Xrh($e-VbMV(Squ;}EGCHY7K_Ai ziw&Z`g+#Wyg?u*7LOt8YVt2Nwg=w~)gZk{Csw$`L%4+{9g8J^Jm#l&EIC8r+It!N%Ow!Bj#h- zu=#v8&3rvO*IYCw)m%0w)?6hg#9SxG$J{7qzqxgeqd6|e!rVQ_&^#bV$2=-W#XLDj z&OAFu+?<-Tu@}x++Iuu-YVYZsp}iM#diLJPY1#WIr+V*;9KqfXIdAut=RDinkaK@; zXU_G#gE>WeCv#5iUCcSMcOwVhE1pZ+yDc|ouWD}UUftZ7y(YQAdu?*P_u_N+?e)mD z-y4`~zBek@U~h8n&b`^W%6qA~GJAQsB72YIu9=<6oi{7W9XIY^GIe|dFf_*^5V?Q z^FqxW@_fwp=j}K1$#XCZ%`-QP%iCj?o~LC-%2PIDA+OZ5Jg>yGA@8|qN8SU|{=C0U$McFz=krdPuH_vu6(M0OL6NAY z%A{=5oup(_15%W!IVsT8p5$S=kAye%CfS$Zeo#-GjYtfHrbzVWa5*rV-k|DViKD#Ym%BT zYLc73ZcNLcH-_`ajF05^8K2B=H~urf*7&b{q4B-^x5iKNpBcZ-zh{i*Uo)=EKX2Ta zf5Nyc|A6s8KFfF_pJY6rpKiRCA7{LU9AYd@_BK`|L&h3pJ7Ybvsj(?}x3LXb-55uf zH+CmW82ghqjKax_M)BkcqYUzZ5sBPk#30ujA>>k{-^e9Kr^&@eMdW)%*U5hw-6Nkj zdP+WF^oD!@TQHDiR7oZoHImbfI?1s{{p4VyF|wD@ESX@mO13rHOffN%qUaiJr>GjK zQRIwtDWXP3lyyT(%ABDiWz=v#<%^*=rPVN)Qf(Mb;TtAXUK=r+WwmclLM`T-g&) zaCT34LE)bG0%T8m0c}rSLG~V6LDC*xLByWJ1%7)@6u9j9qrhR$m4dx{ZWZY5d03#n z=Xt^QJ?{!6_V5cf45|ti3>pi@4LS?@4EhV&3`PrT489fc4VDXD8~iMIVjxbvWgttv zWS~qvZLpJi#6XYAH87=846Lac2F}zt0~czDfe+QoAec%ph^E>YBvFkGvZy)+`P3Z- zOsb3lLfv9;l)9pSk~*z_f%;YdDz!`h7PUeD5w%SJIkiOp9kp1WPra*ONxiDyNIj?D zK`qqpqaykvRGR)Ym8ic&P1OHE4c8Z;`RYs4_UkLq?DW-WrusUxUHXPJRef`stiByh zM4v!g)pMtP)AOSZ>4nm|^7P>UAS9={$}?s`aipk=(l!T&@b(_r=QwQpda4tPUr0Qqv!7q zrKj(Xp~vh_rU&iLq`U7X(VchG=@z?rbc5Z8=o-6^)3@(FOBdgLk^W=Xb^6?{JM__A zkLkU;{-rnXdPlFoHhq7;tCIeFS3UjSt~UC$UA^>kyS~y3cTLdYU9WT|epZ zyTllwyQCRjyA&AsU1|*LT{;ZIT?P!TU1ki$T{aBKT~3Ujy89Umx?YSi-2lcH-Ec;W zZXBahH-+(0m&o{6H=l7|m%;c;7iRpSdx%k}dz=C5o?%dRix^qD*BJ4-w;7?jj~HIM z#SFae8-|tcM~0zp8Dpnz4MRbqIg2 zu*+#Ropk0logAj94u!d@&1BAKBh0Vbhnbz)$C-87XP5%*BIaxDYs|;mx0pAzA25rw zpD};ee#JbX{hrCt7BF+PE15~!^~`YXHl~ku4-?WJVA^PpGL5vSnOfQlOhxTgrlj^S z=7yFSYhFv5HL9h+>eW(ZHEC(F%C+=ZC0fR;XId7lJ6d+E%UU?rX)PDlVJ$BfTPuJ? z(h6gxYQ?akw31lc zf9Dj-W#>H0Zs#(~WakD;XQv2Td8ZV6>rOfLFHI%(f~GoqOjDcvSyP|gtZBk7*R)`l zXxg!#X*#p-XzpiU()47X()42=(hOm-qO$QEimW53aO$$qR+!oHz_vj5a5 zV;|S3VFQguHcg|Qou$#kj@RgChiHtjJv1iS&Kk393ytq=J&kp?n#LxMtcEyei-t63 zSzVqpslJ2LudcyqRoCHEsq1q-s+(}0t6OmHsoQd{s5^1as6(8?>h2u2x(|n>9>_^i z5936tM{|7D6FK|T(>ONjM2?X(^GfXo=b_qN&ULj%oIli_aSGL5a(HU*I25%{oOHEPPK;U=CqS*9zCK61WbkE?hHJPp+=2A6Hp5h`UuaocmKH zhC8p4$Q@Nl<@Ts#aT`?fxTPu-?i&>b_pu6>dqV|qFQ^>m9#bjgA}S}j1uEyb87hBr zV^ywj168hbT~%&#?NuIdO;w(7byS{nl~i7FrBq6|8#_L6=XR8Ghj&zRyLZ%a>vuG9 z1v}cguXc2EAMN8yV^K5r) z&hXy~5PV+21uj(ZfO!hu zFj>JLPE!bmqZGnmKZPiGpF%8bqmT$2Dx|`i3K_7xLN+X_kOwbsr@)ijX>i|m7TmI( z3s-ChaLM+A@YC%_;al5}!A09o!Y8($fx-4aVCwcFICJ}DIA;4_aKQE(u*>$_u-*3i zu<`asu-5jcu)_A|u=w_u@S6Nvcv}8FJRtuGZj%?lRr2NV2l*ypRuaK1i{gKXOMd z2)QH|iu^7Yf&5P{8llO>Az5+>NSs_U5-693xXNWB_Hx;XiCiwCC6|vV$Q2;sa&%-> zmWfQua*zR87-^IJA5tlM5P2_q1bHS~h}@PvjugqBL{7+_L4fQzq(Jrpk|BE$iIKgG z1jt@P_RC&JY-MjEMzVJhP1$>hyzE0nRQ55lBJ&iPlqp8~WL_XGGOv(wnYYM0nG)n5 znUBZ~85Fr7BSenLlp#EsN`x#^jikxcB9Sr;h_6f&0?D)@Rx<5~flMc&F4Kd^%6vvP z%k(2l(u2sD^bpc3J&H6+k0V0qN#wQkH1bG#7Wqqh9yuqyh#Zk#M%dD;NS^dMk|e!> zgh_7#Uea5Dv$QBMmlg-Rr6s`*>8)U^v@F=zx(&>2-42GgDuT|f%Aj_u3P882fq%DZ zf_q!Fz~!wv;MCS#;NVt0K;LQrh+7Ro+*V@{wAB>2ZQTp(w^{&`tyVy5s|`@tY6rx( zI)GIvConCA1N~A2&?>bLR7kmi5-C^kRLULPl=1|BN_m50QoaC|@&{z8K#(RC45Fk$ zfUi^-fTSXTl~fckkct6nQn5f*DjsZ>N(76N$zV(}1@uU!fd%w5PXw3 z1O_FJfOd(aph}_;e2_Q>o=KblwEAe~aq4<4(t)2tU zia!E}#UBHf_!E#L{uCsNKLa7+#lS=SIdBwzfj#Q|66lD(0!reqfrR)QurBr%%!rkM zL9zFsP3!}x68i|=i+uvm#87Zcj1P*$gy6VXDL}-^07a}Eq>EL6D6vZ5Csu_$;!q8& z#cF_oSS?T&s{^uP^)<-(9OmfeAApU?#Ux=uH*Ww>j1y)rMtAd1poEdctZ(`W zzF`J8{Q~WnD$IM#Gt4ba5#~4s!B8;im?(@d2Etfj3@~aKSq!$PBv|or%AwPzI`;V`{5o7ve5a|3E0E$2Qfdpo4 zy${T+e*pvQpF!JtFQ~-4U+)1=*So>Z^)B$|dM7xx-T~nCc0gWl18JDZ^;Y1!-U0~g z&A@8C3Fxmk0=4x9AhVABy{y-Pg|%8RvQ`7S*Q!C?S{2~0Re~3572y6_Ik>V`22QV) zf`e;9z*yr0;u;F#*FJ%uwU5AU?E|o1dk;+3N`ThdTcEJ^28gY_2CJ*Dz|`tX(7*Zu zw5&b{6|2SI-Rd*&&+1cfWAzERu=*Gju08_1)rTN|^*%^ly$2#z?*gCI+W^0M3s|n+ z1bVA~1J%{*Kzj8r@N4BNm|wX9MpiC?u9b_RZlwsID;L0vmGj`<$~kalq>0AV=|ST3gk{pDn! zx||4PmgB*%@3COvdkh%;9tFC;M}Ye8VSxWV1ibtn4DNpq1XsWNgEQZK!J+Tofcf1M zWPf)D3Ey2o@OKyB{(T>C{7wL--*G_ayAx3S?f@jd+kv$u8!)qE1qPQaK-Vf&|SUMBL{8hd9i`h{-$$(Vk}_it}_tV!i-bo6ARL=5mq2xoo6uE)%Jm zOG7@)B_qXi3CQiaIOO77H1hi#c0Dy0iqPhQkjy!MBzDdR37qpnT<6>oyEzxccn(6e z=5UC@oFgJOXNRoLS|ii57RbP?8PYauj8x9Z}5iIlB#sos~fXW~C69S#iW}Rs=Dg{RL~y{(u!`S7EW)@9^rk1$g?~EIjaS8gBbG z4p)5}f!}}o3P1bS58wXw8NT?f3;z8Zc76J-1*Uy#gfqX@!m;0~;J|O?uO zZ1U|rto`jRtoZFEEdK2|yf*U`o|$fcV~*=OEZ7K zCuh#U2WC#f^qFHYapou-KXVWco&m7?3>S8sVZmlIG+1|r0xQqt!BR8X@Q>*Xcy>A! z9-2;sJEvpe+UY15oeqOvOb5gFr~Top)86ozX%G1DvrLy!s?)l#%rtf%F|7_SPVIolrWD}bDLJ@tN*XSml7Qb#iNKGie)0aE zTIZdgTHzH=E%JC%vpn+D6fbRRj2AUE#Pgf#=k1&N%(I#5;u%i0@ieEJc=A(qJh7=N z-s)r-Z+eo?8<_mSYnyz_tD1bt`!HF|E1rD9yEFNKcWLqt@8skS-hs($Jo@A%UiRb# zUc%&AUdZH0p2y@dp3~$J-rmUryj_zpZ^tB?w{?=n`!zx4EllL{Mklg(JrilXhKVGe za3YrXdLokdcp{Yd_e3D?{Dd#BaKeMfn{eTgCkVXs3G5%%6LviR2}|Do2{WGUgb~kZ zLXW34p~F*{z(U>=D!jFEMc&N#Hs06qt-OwLabC^%7T%}v4epEaRqp-qCGOSnS?-zf zDemF%Q7(J@D>rZa3paVZn;Smf&h;5@;u6N|xK`tpT!ZmauEzK$?zZs~uE_W+?(*1k z?$p>5ZvWT=ZtK`>Zq?Xz?uW4}+~To6xp&6SaW9XZ)NZq68&n>fbc zhK*6UUSoM&+*lUZax9grKbFW<8;jw}jfHc!j0JJOkNR;ZM?JZHqb}T*Q3AJe)RFss z)P`F;YR?k%s>x-Js&I2g6}X9`a@?>{DX!P3C>KBai(@&u#?c>L z;;4_#a^yxQIU=JYoaK>0&eX_fPX9*}X%v?8c!;pq(Y{n4E&K@dZCl0-2hYdYrdksBgQg3NvwYdVp#VF!dTY^0$Aq;yjZ^txUhHwI2L8Vj+HTB!HOL)W(5uC zvD^o=SWW|~Eb{>cmfnCgOKm`mB{%SkDKfCiTgOV=zqqf^*>+|`)@H5`mZs=`iq#}{b!hj{^LyR{=-be zeuTNRpUG6{r!Xb@bC^H+(wTF83D~lgQOw@H5N1=KFSESQomtWcF`xB0Fz@tPF|YKQ zGSBqsGmrFXGdX>#%=|tDW_q6tGp0|B8QAxW;nugpaO|6BnDz9v=&M$8m^Nx$`ZnSSx}EdA8y3HqVWU+JvRy>!y& zHhSvkdV2KdN_xO&KHcr}JG$fNf9ZQaKc?$_zC&00e4W1S^F_Mo=d<*+-sALdy@%+- zy*zq%FP+}lOQM(cX3|S~lj+ZTW9WB#L+Mv~{pe?V-RVbr33OhsJ-wjUf}YuHM33*? zMGxuKpnLTy(eb^qbn9Mmx>4^hnpW=$O{sT|Ce=GZ`_(f@Tk7edP4u+V`g`hVZ9V0* znx0QIe$N})tDa)o{yaMLkz&CwtD*4)vU*v3icuNIig-*2APl_mF9UJw%#& zPYTVsCzfW>6G}7a@uO+>xYM@x5NHxTcC?LdbJ{|;A#JQ%hxVmgjn>+&K&$SSrhV!b zp}p+>L4DM{M7_~HO)cskq5j_8M?KixL1lF}Qc2yF)U<9sHKzL=HL&|R)xG->)w%l? z)w264bx-#N>dx+yRK@P2RLO3H`m>8kUF^!IPIP5a`@52;?OoB-+OA-#pv#B)rptx; zPnR?Gc9%8va+fLfbeA6WNY_p(w@aBy>5`>pc8OEtyM7jgb}bipcYP~>x<(6ZyZQ@E zx;hJVyBZ5rx~d9fyZ8knUGEB3JD(SP>wH)+(s`?(xARItbLSrgm7OOFK6V~1c+tr# zc-ToR_`5T&;LpzVg5Nvi3l4UM7qB`53i3NW3er0X1+krW1;L$r3p_jb6yQ6x3#>a; z3XD6q73g$I6zu5yMUm-Tp={}#rL1&}QNDHbQ-(V_DLoyHl%|eKN@WL1`PlK6@}i@d z^04Cp#(F?0ey;Chc4wuyBcM_eLH2WU5e7zzM0b2zDllXpCt?0$H;Hm`^it+ zJIQz28_8GNE6L~DQF3AX8!~8rN~X8pBj>hXC#SR*k)zvBlLOm-BfGaFWL!IgY}HO8 z8?|SUwcF##JKDp^GVT6kk#=|TY8#F`+h#)^X)`5%Zqp;TwrP;7+Z4(CHfi$fwk_m; z+Sc-Kx6S8YX`9GD*EWz}*w&Q~+8XoeZI$`CZD@XK+w1)3wx{_)ZTIp$+y2VOxBZ!K z({?i7xa~;3ZX2Ah+D6NlYs<|SYfH`l(Hfh-&>E6I-s+Rz-?~4)qt!9LuGJzR+ma{0 zq*W*Xd8#gGXf3|LrPPQ(Q4z*5^IITk@N^1`(tF?uc*jh~rZxxXITHlgf zTc44fTJMuATd$K0TZ>3qt*1!Jtw%^QtuRTXl}1`?$sx_Pq>{#3Vn}^0!KAhpZ&Gc` zK9aD-p7gH8oK)OmK)T7F4sc1CH`P8VB^QuuL z=buK|oI8!8IoBH3v(GoqXaC+fmVKzPFPq!go=t76&CYHVW~Vg1&5mw-mL1%9FWbBE zTK2xi^VtrKC$cRX4`lCYWMykNlCpO+rf17F#$}5)hGhS2@XlUpfU>6>?6QX&OtX6% zc4xOXsAtzU$Y+-}NMx5ZY!Lr#SR_7bm>}M27$9D5=pdeJs3#t8C?y_jC?T>Niiwnl zdqiTxU&Q2w^TguEhd>t6lqtn2kp zvWn_&XPvIUob_A%nJiF$G>cgeXXV#Zvoh<6S&8*YS&{V-S%LL_S)TPSS^Mf8vK;Eo zvn=ZMvkdDsvUKXVXQ|dpX35w8%#^HO%-mc*k-1vepE+08o;hAumpM=;%LArPA@aQPCYZCZhK}xokXTb-9`pfw~%39H=bcp*Oy^f*OsAESCgSu$IsYa_c}wW z?n%a$x?34*wU;s$YENfO)*i|DTFcGot)*nN)@EeX)y8F%)rMqzto6!xRZGZtT5FSW zuhux@?^>OVi?us4&eqCg9IM@uajSYEo>tqC9$#CQ9$s6L9#C7H z?ooR;9jd*W?ofL!-J-TI-KZ8x*R7?ctJf0K6>AgIrE9~}MQeT2H){5$FV)zk&(xTv zkJju;@2^o!@2rtcZ>kYVudZ256V!Z5E2$Yudr{M!_N1mU?M_Wu+Fvy#X+<@~X=iHg zr5&rens%V(TpFjQFpXLRr{&gA)6#2*X$dt6X%RJHX@NC9Xr*5m6N|me`Ox;}5k-Ao0m%30bOr5HJlR8}ePwJQITd5t@ zmr@(6Po-8>A5Ilib5cvH^HX0`r>8!tj!C^+9h7>#+CBABwR7sZYKznp)ds1Dt2I*L z>g}nFYVp+k>K`dt)pIGy)uSn~)x9ZU)y*mX)fFio)$dcF>gOpA)%Q}Ys;{M(RG&-H zt1e90Sq-P`s4hs6ug*%5s*X?DQXQJIUgedtRE1BOsj^NPtujpMuhL5Cu2M{Csgg{o zt@@cH>szRoYY#G zo>X5Mn^ajDl*F%ePb#T&N_tsop7c+pUef(awWOPs+mfzSiY8sCTunS(Ig@y-@@wM3 z%FaYyWnChpQjkcle4R+Fe4LnCc{4G-vM4dK^7q7`$^(f$m5fBU%A7<(Wm2L;Wq6`h zrB9+sC6uUNX_Kg3X_Tl|sg4-=yk!L`-lQTmUcVwLUZ=u8UcJI4Ua7(^UarC<9$RQDUZg@f zexrPA{BrrPxcTyhxT*57xRLVDaRcSeaXsbbac$)#agF8A;;PH<#Fdp_iu+W4D(-Fh zp|}_2thj&5bK~xpC&%3?kBGZg?i+Wp9Ev+vZWDL1+$iq1a;><7;<<7Cn<$AGO%hh7V%CYCh%eTa?l`Y3Cl}*OXmi5O>l(ohT zmsQ2|mwk-sDSIB%R(3C@vFu7rP1%{4^0LD*{4#b-Nf{~TRar_*aam-{<1*ivdu97# zZj{-?TrD$-DJt6;bFNGw=46?8Okvr2^r5nE(MZ`)G^?yLnp##DO)BF@6U$yjrPP9DsO8efQS+rYqGn1jM2(joiyA6L zqWVe;qPj~nquNVjqnb(sqiRdtqAE%qq6DR8Q6Ecnqu!P(N4+TB8uhI7XXK;O`N+Ga zqmegCdm^uuHbh=5Esgx6^iAaH(#Mg%&OEV%#rLmFO zrGb&@rLK|5rS_3=rKXXQr8<$JrAm*EO0P%kD*Yp3XX$SdYNfmgrBZT)d}&&QbZJzCM5$kdNa_BFpF-P+HK9?& zcj3;6IiW(tv`{=^T(}lKB%BHF7Y>H^3Om9(gf-zU!cXB1!hgf7h4;eCg;&A_!ZYC? zg@?o630dJUg}LFy!ldvg!m#iMLhtZ9LVWn&Ld)>0LjCZILbdSoLfP;$!p-5o3%`f` zCY%U6B>WNvgw0`GVR;x+_%4hp{3k45crz?V_-9zA@I+Xu5QHTPsbR6g%&cBPr$G~O&^T0*^oxnN%rN9~f$-qhefxt07J#d(x6*$O`3+&?u z1@`jY0=xJQf$e;gz!tuCU?X2Ku#PVgSj}G#sNl~8l=24y`26;OkNoO@68?vPH~iv& zSNuBx|MD*dJmdc!@Pz-r0Bpb7fP4I`fZP1IfSdflfa`qMfUA7_fJ=OnfIsS(O{zv(3{)hNjPLBWHAK^dq=kjm+v-m~+4E_m!Dj)ch`33$Y zeujSzKgK_cAK;(C-|wHwxAjlv8~G>jHT`4x^8V3$QU3`3ieDIi(l40b=NHIt@$=)C z`}y$S`FZmH@pI?j@N?l`@Y}~f=7;C={G9n@KL>uApB+Ea&xY^oXUT{B%=uP+rhEfG zW4^kdAz#){pTF5}H-E`jhd<`4#qagiPU>iZqt@L53TeCE($pKoZV z&oo-=Gl`-;i~pK5f~yAqxDE=T*lOVL(u0b1dWq9xuR(Wl-Y(3{>R=%3zi(PQ4P zQP}$>O7{L2P4g~Bqr9J@zTW?!koRNM%KIT|;C&xe^S+D9df!1ed*4DAy>6gmUf0nc zufNa+udArQ>oWSv>mvHVs|da3bpbu=^#^*`>m17RI)mnTokA16PNE@RCr}TsW2mE7 zA!_Dz6xH!Mf+~3(LM6Nopjgfo{pN|FgPt(j?#V@~JUQqGPZs*jlZoE;q@zWiH1vdL z0g8B1&;rkVG~JVgMtkO>ex5n#K2IWQ?U{w{@ytZkJ=0M+&op$iX9~LHk&KRcB%!?? z321{yJSy~vLtlBspbtHw(Q6)2=vj{l^sq-b%JK+9b38)PM2}!J#3Kmx@CZa5JpxcO z4?k4L!xvTZ@IfU!ywP=cFLcJ;6CHGSN88-p&?Fl<8)OX1nb{6Wk2YU^ji#%}oz=z?iu0Mz!5` zp$cxgsJNRBy6UQfPP=NO{jOSQtLsj*0#o9uiT>lNf!=UcM=xLsUDZ&Yt16n0Np)30 zBV2c&J{Y{KGHT(fgz8~bToqAi%ug2ublznIrK8-q>C(i z07G+;L9;NiF4AZK#>HhTYKt*)kwP^w@)!{pNpyL?Bs#HQ0{x6>!j$e8N8ex`VXp5N zL(gH3V%Ymd(OgUtCKThjUj%i+?8WF}l=g2yB{A#!wxHiIgP8Vxo6#!Fd(1P;Eld&S zI0nn>qgZYq#q#?omg7gUJU@!%`cW+3k77B06wCXgSneMU5!tk93%0udrcI)oxmdAz z4(qs%`Tu`y*(|Ohx@i-(I6n3UP3QlPn!f?Ws*h?Ej`pkkpS*h$z5ijBn!P)rbP5D66#1O%k}{AOYC z`nlixd;ETXeCKhO=e%Pl-ZMKp=dAZEuf0JBu?Y#P52bo;iawuJPt=IY4Q$1N6D3il zfww3oNzSSbj72e7RiB@u*tJoE(c-x&lGv=lb5ZmSgu+VPHvSogLiZ*b4V9X-Z!)u9a|IKHX7zZ~yU7|hB(CI>wv|k& z$?%3F8X9Tv*h+d;UVySf!-ib1qQLd_dU2-?jrj;j-YTNEYExc{m{HUC%eO(}+5)-D z&;~prJ!GOwqXGOE|7$8z>DkCgqq%~*!l-&j#xxR3Z>%CyQWdK*(op1$Yr;jbMUvQ5 z?|;N*3JOLV;#tkLc){8#GMT#Mz?;I~#Ua!9%b$xa{;`g1Bs3D^$rFzqUu!nhP@FM5 z&-?sO8p^Z$JtiWEAIh=s}#~|hsYYigA{?~Sp3x5)y zP&@+DMbtS=_xoez8F4XGkeP@eeuyQQ)P!hStwDqsm|BCFTg(rBhKRZlnfQsh<+TP8 zVqj{|5OdpW4I&QyF^IX7wFVJ&Au{n3b3wHR5p^Ll@e^|oYYigmLS*76=Avs2BI-h9 z;wR?BZu92y+@B=AkVZjfDuVbSHq^AH&!QJMh!A^PYY=l5wFVJ&eKxJ>vvaLMgxJ&C zGsN7^T7!tXKAZZ9Ip11?h`K(T*7W&mtwBUxpG|A}j9P<;x;~rM^f{*1Afm3%rhoO> zl+EH@6@VAh_hbw7WuSRE#keT7WuJOEh14;i%hOnix3A}Nv01ylb z=pwTmzF@htlZ~^vgQm5uy_Jh*uhm2KdoQqYbklToap5Wv;vcv0#%aPD^a9ZLOSTE=!%9T{YbtU2JU} zt(Itt`&buOb5}Q)zsHVi94)QH9{kf_Q=@s~%%&Kb^41$nkS!lm)0!FP7WP(unmHq2Sn3^vCM>zHM{yEo{&yhb3<(=oT`KP@z z#+lAAGaPL+d8Wy@KgCKTQ4`%IPHtl3ZTX3{F{~Y>K?B9e8*uGE75y`sgLMb~Q^jbL z@iV84GoB%hqP>%&&HqOBPoKpw*EX=GUp1cp;Vw;*+L5jsT$wnL_`CL`N%0>s8K|Q- zR5sptrlx@=UkV23)hq@&Lk14k?B#4_Z)NUc)mw8upLyDKD@K1kv!VSh__AZURMXjN zrL7BJbTkL*4${>dvQV?XgXMBJX33|C)$0BZdR%s0>gHgf+23Z#DsyM+{sT4pPaUM$ z-`dfsKfgY0EnWMY+uNGE*z(Tzx3-p+u>LMqwM!Y-EirdB|0By>Y}Z&Y&@zo5u!SDqJQ%sFaYyX;= zTDiI{H=Ct5VD)NAKh|`b*<@Rb1*T4J&X!gS#v2&aoLn;}YT7FnSCf%u&wno8+G1z^ zy$nhh-2dC`*VP$VJF}&$@lU5sjf}_7oIINE9(ZepYxWYyc}C4WfZsASxtr!V={}%2 z&DqJ)%EiUW*`@dYg^3^=J&>=q=HiV+rqGLLRSat9#1uXLrkeUw)D+c~TPUvN!2AI3@ z>%_v%^?ysT=683iy4d{xVSDbxBPXjTIqUuFq?)@U*J<%X^y4?yn)Gi!(I%#z{7~h` z|CgT*_xX3dfA4PU_CWo(pBg{vlK-*VouK%}M$tz+#QG-iLoBbZy<tF6L+nD*E{DV|A53ln~L=|TEZ-;_vc~{#9O6ZmVnG zbDpm|M=V3pQzrZQm!d8k$!&j^cafJT##d}#bAHs7_nzm)bHw>2rmWpE*#glhCDA4x zDH7}a#(USk=~Hs6@e%zp_`!#Ld7b_)_Zw6vaEd-+s^mvqUX-)BUoSBurMf1Ra{2Fm zTnqRo&aJqut{-Bb{+e#G7C!vEzbdH9isaMnPnvU>_nj-+ag7)ovAkyd5bONAyq!m7 zvQ~A4aNA#5F8!1K)+@_?%m1;6<^63H<-c1Z%751=%F42qe;2^zHeCMxM^_i6T7?o{ zl|=hLsh&(+uWHgLvCVa>R;@}&R{vlA_5T@z8vpvWj?!PHni=$uN=eq>AA#qTYObVz zR7y2h!r!tulmAIdH8b&VS)-;sV*G29IKuxVCE35_7XKJ|PKifrFsB%0acxxR@f!b^ zhgh!JzvPwwlK1>eKKn2E{=eim|B}=HC0GATuGu*Kdt1`YRn~3EpB;S72avjZY0Yi( z|Gee?$4;$g>;4~l@gvB8sQ=!>|FgBO*~R{cH{S;ShgRH(|A(4y1ph-Teg^vwbJ1MT1d2& z=qPcW#4QqcNjxHv-+pT9xgb$o|HXPkCBBp>&M#3PFHu~FMfr!sLW$)PYvRG}^~C;j z*2IBRymyLn8;PAI_LXQTai+v25?v%7lXz8P&C?lPUbG~CmY6BAOrk1Z;>3EpO4OG) zMkK%gir?sqoG6lCpbI5hh~(!vNV2meZ;<3IlDt=v_e=6ANxmh?;Uf9GdMU|qBKiFK zD#{g_y;xkNjOP7=lSOti0+=pk{Z#C;MENIWGmK;lJ-K@#ss6xThm+z5$J zB*sd7Cow^y_?4aLpCPg4dggM0B$r4Ozk?I~R3z5SS1ya|x2P8%1BvV*vA;xJiQ;1+ z(LP?Hu|yMz3nVUK?@krJaM z#!CDoF-hWgi5U{}B^FDplBgigSKf|>62*t0qTEViJBi&S_L3+*HWU3uNc{J8I8D;e zkSIP(75&X5+DfdsF1g-Sl2=Qtxh}bWyCm0KpIr8l5vvTe~SCSV>6rU=J<=IMHF40xudWr55cSzhV@qol55`86}mUvm>Rf)GH-jf(1 z@rlG}iLWKbOB5f$i|tI6m@Y9_Vu8eRiPaM8@rAG^t`eI|Y$;LPfhsns-D8V>ViL*C zH8hguH(!EfimmwlO44iV>+5R%m2~-bXUM=o!}RntHFawAwSRSWboBN0H8qFm4jD4A zM!&ehrg4)EYrpL0h4G}oce%WpKS{MojijPiqv^%>%xz?)x0MYK-RLy6lX1PH-4`d^ zxLqXMG&OUk(&-iHi+h-VS#id_*Xz!oxYnu3YyQ`)^BV>l!hvEy{MISZ)+&)lmA+wi>zy%&Aq?Un^86AeM^^j|B~LUCZCut3;WYJnQSD_ zhdq2HrwX~8|D2YbvN`o^<@BC2PhU>gIfIntw2gD=+iEiA?CxJpO*p?gR8wTN9H&N9 z({j#vYSpB{*($Dz0;}YBceaX#aqe@jB2>yTc@&p9)tXe%ity? z*Mbr{mLkWHh!T<|%TexCLJJb*2whM@!3lC~?o&dg@p6nUEv6xHy#G&&$^L^JuMQN` zk#}**dM9Ht@NPSsE-=gHWe6)xXU+{if7g6*xIfm*L(Tyi^ z$P|lc-(xwR#}<-#gdEE}Z^x(+KO-}`d>s#i!xcjX9qUqG3+<=Aq% zfVSL}W6JUZYI)vw2rsfg$$`Noq zj~;o-;kGG{9_*0AXbOLKfCuky`#kd5EJuDuE;(%E{kfA%qt?mc=aEaQtL0c}l1tBA zc{?<7Y26ArdgSC#4@WuV4|3?)GCAUR<&c?;95-j@P`0HUUfpxZX|Wv33VzYg1#%ch z{Gz#Yc|7+0qOh5AC@lO%?M>uJ>GO*mjO7R`&89mOd3{f_snC%3`(QTpHjwk5P|l_q zBjqsA$tJfEyx!_8+A~Cs2GLn`e2^Tu$Fk^@wjA$mvgk-(Iqnb6q8&YXKb5k`p(~He zn@lq5%*V|ylRC7QW4=QseQzblxDlCjMqLgawM?4RM2-$|KS`+ppBLwT(peQbik*Lw zpuopt)K7X*S&jEie$tfEYD6Yx(6fSS+_{`VLvpKeadifr%B;o-!wf1*tA@8hbmd}BJPy{m@Jcu7biW#tO@7dt+to1A{6V(Ysxcuajiv=wWBkK3>VKZoGmT^c+&(9bUYw}Lq#kLs z^DsZZ@H;V|YM4IyPCs|^^1Z*)?(Mw3Mc=9G=4veM_noe<9KBy{pjuKq772 zRfUD-iL`A?6^>{p(w22qcw5E)S5;SDZ}ewcpGm{43a|7(Q}XO8 zG*kIZ{?n>p`YwUy8u9iABvAb^RY-A4prGMZ=t&7Qeoz%wG)kcOzEyab@QD_8tAgsK zPn6W53bR&yqUkNGaBkcudf2!M#TuWeL%k{(eTyfT>Pnot7Ej^DmB`;1PfEF!{JM@O zA-xg-?c>Qlr4kiC<7j_eC1&4^qpPu%xV1fw!k<+_V`dz^2&;rk*Eo6}Qi%`0KT>FL zC5DE7q)Qigxn3X1)2|ZB3qO*@kxJP2{Ybj|D)F)G0~Kwr#OUWA=-S3gTs{1O%vV;T zqtypeb*#kRK_BS6RVCyKA87bOUjFO%6gi_38NTmn?Bq(AIlQL_29<~#@t%5(sDw#_ z_q2OpC1T>=QCjaxOuq1r^t37w<@S!&w&C*FcNEgJ60z#<=x4o3%=r42)T=9y5d4;O ziz;BT@hy$du0ZzWw`7`Hfz|Eb(#(VksARsODQ_xp@a`KL@w@`vcf29ZunOFr`GzWQ zS736tH}oo~0;&10>Cl-9tc!R}rpGJL()%^l_o=}3MX%|`jtUs}=lYEm$f<~>OxFtR zdl^fs?J6+vSS(eVS0K(NmR8QGz()O8N;j@RPnB3Q9#?_4?_wx$1lOOAp=#X<^j{G} z6M9u3X=DuT>{J2oCNYE-6&RcJin1D1pgiyuHBqR*jkT|+S4lbSjb71^U*+i4<`uEj za{TxaO~XHxK|KPb2JnMPC5{c_}MMN`zZa@^00q9f1<<(QiM zob;>9F#O7MT2xSmp6mJhWirapYSMG^Nh*VCJN}-zw`Hivct)q5mEm{DGdlFJ3_rI& zqpjD=kUH}jEj?d`ly1++;6xdc3!YL7Z!SN2N{Jq2`0DeNj;|?0`r@Z#>{x~z?Wa^` zQHIj$Cv<#v8I)q4@b}!5q4}vN6h5j9UF@IG*uiDc8}Wp~dY8ed!4uNyREEW$BI&4l z8P;Bmq~dyIIJ7E~CRUW%Rmk=l(C z%48xrd=y*^u;%7ggZhpmZ==p%o`V>RC zCOrE;H=M;7D7`+L-WU@=_I z-lJ*VilOOxkJh#-#%qInbW*h#TQu&`&GI4)Nxe&tvWt*=<1Rf-F2dz4Tz*{y8n#T4R5?k%ziD}-m*E%Lus2={%r=tDpu)|lNQ*?~g1 zY2TtQ9))m`-=yJgT#mg-M%IN`>vxl;&Mw4er<*isLLv5yyh${y5XYL{q@H~WaXIA% z)o)*j(BK=C)UXimHr=4hl?C`U^#(cqDu9~i4eFI#fL?jm=~GMrCWT+8&0z&t?tPs) zUn{_|#n+kspEx1Zq@AJ_t z@+wtE=ELUTRZ_m4kMJc|`TaT{9S2{f(u4WfpmLSId*tKmhbw%anve14uaN(ed|Y37 zg_h6Ye&esukg@sL+xiL>4$6l@Mi5=>nvYd?gUCc9AHR17QK4c!9Oeemp8VhV)jNpV zefy0S<$>h)<~K@S22%To-`IR2ki4$_Micu$D)IXbUm=iY@B0ni#({Ko<8M4qx=a-g zzhQCpGL2mL8?sH8Y3=0S@Sl2_f=2wtSk24yzRz!D=Ut+Lw!d*W;u5KF)S@&G zMHZK+b$T8y54uFnKjy(g`4TBS$wS8v7wPBCJS3jGNKa4a!FT0FI^mNC%kdY<+C2~b z+FYbwPI)NJxIkYQ=HdCh3*<974<|e?(2x;%STX+sz3-ieN&PO6O`AOQsya{k_41$= zbDms^a`DUeJY}Wk;=R*(n)fyrVWZAdSa>e3Ha}18gLC2c?HoCt%Eh6Z=jiV4TzGk$ zqtZ3G@SJ&$be3}VI7f?Sb(}5emaQ%@#efRr?h6nwr|K49%YUNM%Yk%Q|zCQ)n z{6c?Ke~Ov$3x_}XQU2&(Pz>~=M%uryV!a=A?C=X|{QYO$)qY_?XFuvzoQ=3VUuu_{ zjhT;pss8J1#2@gb%!k=nWaUdwE@dM_-`c#nxyF({wPDU2m+nl7B_gRP? zdXh#&WMM~xljMIT3u6*bP{pw{t)9)T3i|C)Q^E^V|Lw;h{f+Mu>%ufUkI6~20Kk-I( zga)nsiHf&}$;av^`kXsVKc@Y}f>noUpzss>jSiD*&!2eJ{xDrt|A~e#Pivm>eXf(HU6O{U9au&A`i&19Y)f28O>pKn@BS2tIj$dS|Djr_%vS`k0QhqYu!I zh;(#o!SzAuxb$N`MI27YzP<5@{6LVMH?6Swf#u{)9@BqdSabf~;1NGi|NB1L*Zl`R-PuPwoBlxXu6?wsERDx` zA1z8v!&2>iG~!hnCMoWtW+7=9_`!=3{nOCtq8IslrlH9?FPi6?1|?%JYPcv3m6~33 zYkV5Y3ii?r-857@-Ah^R(x7mBFRf8dLqmtXRQ>Ba+Kt*v>*Bs+fW}_R3I7hmAA4x- zQf6_E3ur-*M4w4_R4%$D4tBC}`?;$W``G*3j=5_-Qw3b@>k4pxtEL z@H@_K+D$HnsrYWPo4k@z(YwcP3V50d=Q2+U3{FK@v?m1}O+|BmPdc|b6-!+_>Cm!N zJT~;Cb*8E4+Rl^a38~oeYZqyEPepF{E~;#tiiHPv@y}D=5NorG)}?&o-xutn{?ET5 zyvZ(#yY>yEzU`#d$G#!*_D*WHO$4fZ-a>FkJaP*mPY?Yez~ zZ`=;r-sl@x;10?x{EBZIchI<`uh?y}gN{D=ieWu=(AO(pkyW;xx*YzB)33JE{Ec6+ zC}2BzT7N}nx9$8rhhOo1!ghMC{}op|Y^StNU$H)K8(+u2Vp`-jD$e#E5G3U0}q#suY||*-AgZr{Lnvt+YKl1^0GrrM9ojZ|&Ozo}Ib88CJl($mA zvJ~`>-$LppDVPC8M&~o$ifJ#{4LEdfY1+@N=gpO_R~n z)tykBgo6{@DL5$!^*XxKk;o)eeA`4T1Cvm&dlOCBpM+w)P1Jr(5)_j+(pR%2wArzd zd<~N@RA(cZ_D_QOrwt_6NW!5l8|X}VBHs1gK=d^c?LVxiH_sAbzi~ayznX~WJ=asx z!9)yrvyNu1ON8&*b@a?U5v{weBkc)^IPq#Nc@0QJ?^SE*M~g&6Xs#u_iqEioxrWw$ z{fuU=Yv}H?&v@E#4gI?E8QY(&rgjHEWBQ8KL~B2zNBh+@Z}DfSJXuAKhM$q+xQf>F z`;4z`R?#~3&;0YxN^&brK)U@(vPn)rS*w*aEiwTuBiu;$asmW9H&XLXfPG6h`s9{? zi(#(hKR*G#Y+cE0bOKllS8CNW0Y~6Mk&O~ivDAf@<$uC54Hv2({|Tv~&U7;L6Ks|` zQ|~jMP^j)qS9X5F-q01)+wl{0mad?ark{|czJgSTeZs-e<+QBRC(K&9oSrCsLRXFD z)aqwE%0r!KaZEfuFLk1ToAG$2;Y0~X;{iBQ!;SF>vvs6Fmhp&c;Yg+v;_)@iftK}; zhoYSWtx=Ch|5gtC`{p=UM%dG)#5kO_wq1SU;s!0Ec=PtH%A^Ia+JKNI4>mSi4 zYAK~1`iQKROKJ7mkGRuiDJhzL#NHSi@-X-a$F(+8-SZ>n^{^rSb5xlA)|x)$eSqmk zYa0IH1I+qZ(}8;*u3tTtv^7Xu!PP|{D3h#meBhFAK*P` z300_nz|Ry*YFF|ellNGX?&tS-Fw~Mpg}uk%Gz%Jk<~{EFSkSl~?=g`qXoTH+q-B~@ zpQ-QRdBmKW4tkFfW6kMTtM@3$TTGA3-vOrC2#HQVt9-!{*sKFi)9P69P zyn)&7IW$q@4JHnoLt~3yV|4m#8uIBi3=YjEt%t8M&0sbu`Mrki?^%?z`8B-!W>N5x z*9e_5i`I;Pjk1cFG@{RIjJ!OPiW|L#&zzZbF*g>u^=6XE+gQxGJ%b8w#p0Fa4BC4n z7RKr`sPo!bB!rvNr3JBA;bcmEN5-N>CsR776^qBwCe&Iv78}-?(B>a8Fz91K-=D{z z<)`UHficM6F`c~k#^AI5bV_iFL2TMI>R`foa2n0h<9dT>w5wGN3i7AY&C*wBb$Tj& zNO*;D)2CA2!&h*ZO(jLYS9lg|OpQ0cLR&LqYG(NgtC|>7gK@9$HFOG9^>~HZ4pS&Y z^%XvKm_kvR(Xfu5Oy{GcAzwF{)?AIo*}ju$oOd*4ex5|C&e2fcJ&7Vsqw#t8Bw9T< z8o`+pscY+Kcpslg&q|}PVd6xxOo)P8xe=8?V*+*C-gYpFq*dQP>wXp8EWFiHvpQY16ZpnA~qXy}I}kp^1j1;rSB7 z_8QW3yO(&x3~9&YmzbS1j_&k-i4xy&l-T4Y&Q2Xi6}d04P&SU#-@HKA>tm_QjTb01 zA4|Otyue#^PS+QB@YsN~X1>66R|9IU{{lC=8&G+x7kKn>3?-C2N8*k#bTj@rl!lF= zZTFr-KXWu0AAgROCq`4Vbug`41If!BvtokNQfsMhi5qGNmM@S8RiQ_Hd@c1ox>DeToK41)5>`6usIBwAad4O{XAi9y3?(AX!iGaE)d zx;;TX^Cd9KZ5B64pP$ zu*iY5YyKnrS~ZYjhCjlUz5}UYyGK}?qDy1SA~55CE-jCbz=-j>bTlLa+7&t!aySAy z!8-KXjej|1sY739L|{&99m*UO0rx0v%2toStxejL{yQASgS08(bvVXl44@~$;qX5> zfG&B3Lv8v1+U^jJjVc3Z!Q^l#-0x3)`i8^Xu|MUhg`+@kS8QqVuIhuS{` zI_UKwpW}eh&)y_o4S4wWChOTilxc5zG8oWQ>rEY70GrW^9P>kw=hBNpUWdY=cP}ct z8j9lNo}{-o6nhW$BpbU>=uYfO2aH0ID(^vedxj$5b`Scf!u{=fP+<$fU!Hf(ujQzaE7{)g2MweE9ycK6Cc1cunVo}^#JM?U8r}x2e{Ct3%yId52IKu zejmP%vTa(_%E`P@Xf(AgZMt#?v+B2{ah`W@HLMLO+uT8m)ou9mi#yn<(}wId??CNmYie0_ zn?KiSO?N-thW@MSBB~X+Io*bZM=PqBbQ?ohD_Ym>GHnyE(mhegk{PHK*vaH()PsM$g=DVBWoE^l-rq%yMZ)mxtbfdH-hQ)8Yo! zq&KA%dDr0|(3B=cU&n{}O{wF>>uA%eDgE4f9k#EV&=s@mc;VTE>_%M2ka10@OY7^n zDQ`^g@~?s2Z%pfBuHmC=W9oeQ8a8M*rU%=uVPIw>nr40tMQ0mPvTzO0%o>qZn`^kx zt`Yqx2*%+L4QX*~F!p;lq<5Et;XA1zjocoLka`X2oOv)(A{vkq3r5Qg4QPIwV9XoZ zfUXo=#gzgzDv7y@ron17;__8&TBb&;w_Qb5cQv}Y_$oZVs#5ZZtLT18mFl;?ir6`- z)I0wQcC=8Xv9GSc_;r1nd+`do?Ws>TTd$!0g!<&P=nBe}IEP(9MOZzuZE*z+*4Lwj zxk2bPv>q9~48n{;71BNz1n+Aq)YLr)pX^mAeO?fBd#ljB!9h5hrcB$K1)<4lWtx~3 zi2aL{N%d(Uy0=%RF#kY2jZ>oK>jJUzpc1v86^Oypl?Xb4P;8<^^BV>t`K2P|r(MR2 z9g4Ii{4ySoRiuU|E+a}ok-Xe4;~NyH!L-XzU9UjyeJ(>7ra-yMm$9i>Mzd2c;mu7M z-Me=Q16RnX<-tn`7$75C$4eL)FK2frT*6#aIg@q01fQ5{HoEE}(v7Ow`nZdj_oRwl zyM7T_qpDc)?u$77u#%}*UxfA0O4ei4MNGR@!A7;ah&ehHY)0V)Yz!)A<}nu#(W{&- zy?6m#&XuvHTP`3#tBhGJxPXzqrEHe|1(dZbWd_YI;O&tT)+h5kUbHA-4I%JL{`AM z?LUWy8}nI|-8rOG{$_UL&OvM4Z>HS&9Nf$D*wNCns9u%Fy1zY(k2VGcXL=q$Rr!u3rBi3{AUBIu ztvrLJPFZZyv@;l#o5}X~K7$TUne3h78Fb72$(kgd#zd!|%;5HE?90tyE4)slz$t?r zvpEgdymaO_kjTd>*GU<#Pde?wZExZ47{7@pq;) zI{@=meP?Cb0eD@S%6_T_zqJNNzZYr{8o;DA4pny- z^G7G;udH4tf7oyT!lH`(5U=`$?TYoolHDn6^hG~3X_CSU+_~O6nfcB2L%2pV8#mAo z&kiTCv<80o)i#N3O!dXUQ;AIdp)U?=CNjT+zG!>)Gwb2tiw8YFvkT*Vu|6%kLq0L53#SnBAfCP1bP5`y;@N;Xr?4+Fj(O;uLLZ|z_CfU& zzQ6j&I)6QhP?L|$^4>|@j{Cq)`<%q91s_;~?MWzod(Rq;If;2T@7d6HClQlyY#S?Ho{F*&V zIF8f~ui4!j$Ki4&mR!Wy8@q%@{ zcoZdDU$F2^M=`q53$}3fQ3M`*&WZ*c#o&(5*^YWgk$mnMQ%^pE3j?09qqmR1JLD;A zv-b#&je5!sEIERR7f)Dy;RqU-K4B|0j=(uFk|k#zM!8ia8~x}oPUk*me#Z`D*_y|! zc==(NC_QH5CmhDSy^q*|&WEw3^&|GF_z+$OM6k9ohcK{T1e{o3rR3HZ%=o ziv}M=j}s4>S)+rri9Ja+8Ex-+roW#G$@#j(A$T3kFPSX2K%6HdX;_t;)SelS6J5&FQhqN zVOD#+AXB=+PFs3m#DO4|Fw6@_x(2aE&Aia!Rv;VtV=r!u4P<5y_hQ9|%WU)hy_jZw znVnj?7t>2Fv759P&O0x$CoT5kcH2wrb><$l3B1VS!uQ~mz8A;@9g(Lb@2uE zV$2@o{XWm`x7mZzt>@XfoZaZs>O9*Wxf}Ku&oR5>yAeP995Y&IEfq#al={x}=1wF8rqjt+^c+EswBoMcc5o{4i?}wGEqm4zqs#+ig(f4*6SAul0U5``K0;3HD*^|PIja9CS-^2 zU|YjCqF})eHqmw?+Lvu-_0>1R=FoQb;Qj`@*WJ#nEH_|D%r>UnXaic=ZDS{Htw(14 zZLH_Q_4s<$gI!ixkMhwTtjpDP&`;UQ_Rm^}gX_1llIpc+(QYd}DnOELwWWI7|*N(2ne0z8HeAH^>HgIQg8LKea zbQ4STUIn@LMixJG6^dgvu&6I9F{tqdc5~-S+@7?a9ne{c^`7h4(s(!Qda;%bc6Y;P z)wQg&ryHCntYOzNr4Y;!-v~&K_O7ZJ5?Zd+hjV%?i5NV^BwH_8`g*-IiFf zwa#`}5V(Ztw6#M*z9mZvTL$0ZmTa^2GF;qZ!8$ZvhSHbj?CMQh?9(u3L+07SZoy&} zBIEKoGdAGDQk3Q_Vkf68#l@kEm_nfqe77uQ3y<62bMyjseUuFrwO+s~epsWI#e630 zwZ_mZ^O)NpYj~B;WoJKGq3_taENYV#ntIP+Kf7CDc;akU9km33y=Jop&P!n7Hj6cB zvjpakW-?V+;(XJYtlZKPx(jEpR5eQ;7gH7)Y=MqtChWva3v3u~!j@H-qx<3MOeeq` z>S@zhj-ffm>rG>4vKQm=)~Rgj{>9k-&Y0y7S&V&MjoIELGkkHG!a8p?!|KS%>{2f? z%x*cE^@&-8_12TvX_rO#88VTnw_OBZwTWyE7UI}^BNlJD5TCD1U<1?^!b&!Qt-rbe z`ljPqgy{kppEqPxrSoyMY#h_|oe%z-7Hpxxd>90bW$qdCu%^g>o!C1M#YP6~%D{QJ z?>mNt#LdOig3;{W`nhOpG@9Menu}Y$qu80Jb8xtDB-?E_2jLS(GP`DTFff4lzH&CQ zN*L3aHyhc;j3rdhg5G(79Xm4%kyRtu)Cse2a^?tDl|2&=uMB5reP*I-z2R)M{!F}G zG>pY1%)pC~p=`;f8BlFLlx23E0k364n9XxjER57=pY2WI(n+69Xl{x(s|T|yw@tA6 zogP!0X9DX1dTdekbe!BZh+RHC9qrQw@;Fb&*HHsmpR8%fJE_YS?VAR}G9BhQXd2RH z>aeSEQxSbbo4s5&6%|djS#sy8aCR8LG9Md5H>y9&u`$N5-u+o-Lu2gP(T^nuPeGR- zec4OXDNr2Omj#zhM&Gl2*zOaPaZ0HVTRd_yW?A-T{Zc1k?&DtU_x4FR)3q17+Gi4m zc=TkJF%$Xt_h8MOCqmz_2fN*JBF$nUShU#Gf#pvci$-bfS<74l7*A@?boUz| z{(3t$cCZ10+O%WSeV{?`h#xQqubGF-pAuOmF(^6q@YSWAbUl91eGi=KACkhD6Yr^hikHCr3d_DR7+avsvS$p2prg#viuEw+v=aMxRFD5VY$X;kT#x^I zPepbvaS-a4E3hpa2VtOt0-K{b2p7M|SkFfTVKYOI327jzM6 zQ6+RT(#3(vl|ode4odVZgcW;qkgHWLG#j9Ub&bn}i?P}`QC1=hU!jd@KZ=DX>e@K= zu1GMtH2^Ck3WcXL2OuN3KoCm$BiA=y2s+vyo?gF&mc#qw-o`v(_2+)r=#(qGU*8WO z7v~7QJM}}P$uD75SYM1Emo0=X?u$i3vjhdjzG%=dQy6ik4<>2;6r9HPfmX{5;Z$00 z>}ilLL~iGl{SeZ6_J&r;ccJ=uFHFiw71WpYLW3XQgw73nVNvo|p?gqIOo;m;bf3}_ zPhY19opX91;bpR*zOM&7o+Jr!?H+g>o+zZf?v5i5KMPM*bcgI-g5am#9rD|s1m~OG zaPVflFmgsW;Ch^(Qq&b2uYDAr9O{a9!5@T8`dxwG_rjpKE*N?3o$zH<7tFl=R@l*| z3lwj@5qjOz!r0rdg-3I>(BW>ZFuPn6o)2P#wBwra3VS6ujL<}{$Y>$wb7#zc5hW~J z-x(caUkWK5I%Ca;7sAxgPOwXSF5F$%35BW8g!a`Pp`QIzSnb;p&kCOivBc%-NI^5D z0}AR#3d=Ti;NR~*7J@r>z?zPagq*PU=+rwx=()H(<_-=Q=E~Zm&zLY_yMH_Ep9wwl!dVNP|GP*TFzTFmNUt2+`_?D3E-U?}Iw}iKvt+1%mP2pyEOE?X>A?#h;60MA` z3l_4Lm}z!R(DiSDJ}ZNTijggFWbaiWEJXt+&Rr2UY|?-}f`q}HHLx@;P)LV52L8S* z99*Q10}U?=LUnWO>2XO&I@O&2JDQ8a8rB>Ji!KPwlA1wb-FYEkeKX8HdQRxqp&7>A zIV;?F&=fDXXMLG%oNp)$TP#;^1f%vU$Y zyraHCc^;k8|TOlsgGBs8dxRr=mS%B6Y`EcXd16YAlZx0moKT?PBFSBTlJ zf{wrT2w~k-V9;TYa5+*Lij#K>`z)0)Z@s6mTu~Vluj~>g2PolP@=l@4C?ym&+bI+# zE8?ob4k3JlA{16_7j||~ME2!v!o&v(Sf1h`sLoTs-WDE0c&Q8q6SoSkM`YOVzD4Mw zFT>i9&BD=3^3d`ecj4=g>QIfI?t*5w>d-x58--csRiRx5ZVi`o{_dZlkJro+3Z7+z-f1*b=%Snv zn&fXPOc<3OIz-<@_ zqkqm2sO>-G`u3y`#O-^~T`?wIVEeiQZrvtn1D&4lcMIf96NsBCK6l8T zl!3Cd_PS9MQUnfM+~aQSkUUU5*&cUJ>12V!HFmph{GQd#5|LT>L=x6+7Jb8RG@MyT9F?@Fh-QUFPj>r%SN|FPd(1 zdvA^v$T4ZFyLL*cdji+ibg^uY9To81s6T3|!}P42qNk^TdlHo8qy zg!@mw+TixQ8|uH1Z-e`4!)O1w4(r|9BR=|%&R*xz`n`YqrL}ItGH?A0ldW~DCV%Z8 zUgKZ)?W-65_QTe=@lQYVd)Gd9!uluvSYKATBc?v`pD4b{eLm=c|L>kF-CbSp`Kv8i z;YM$C#~*%cxx1mlE&s}N%iVJ&Z}{ssSmt)fd(HpuucdDL%vbzl4=!;}r@rLR7PZ)2 zlk9?jP0(WZYvObM(myS7we6GQwx zpU!kwuG-;Wo@1uF?8r9%ot87))K9kflTVrMzK_4z@0^z~_iihE(j8vlk3|G1AXukvD?lieQiR{D?Sn(VgmFZZ8nJ;^=r!&3i=sT18< z%NP3(oSxv`zqio8HQoewPSyqf#pTDlN7~Hu|J8q-+j;&Rf3J;yyFWje<*)H#toy#e zOn>&=W8DWoPxrrX{g+#9_f-Gxsbk#CiKqBSoF46VYCYLsE#7E1^SX)t*yTsL)nZTZ zhx8liK5RA4-+RLd_v4na{*2FuyM0ss<=>ZcxZC5W(f-b@hPh|XkMzfwGSppBc7%V{ z$sz8CIm7%#;tX*M-j;ZOJ8kAM0r|2o)Bu=@}HKW+bTOV1nVpLAxBTV+^3|H$$K z-9YcY{+~DWchk52+21H`PCg(y_Y{MR$n(o)gJymeSUFAR`2Q`_~QfEb9My$We2r%hbQ#;JH2e~HfdkhKe}}@H%Uk-|B{nU+_f1?__sTa z-QdAR{Rh`HbXPqs$%mB=k;%msN?pnnA^XoS8eyNJvsa%Zq{^1 zSIFk?P`ifv@RfOaR;wY;NR~HxN|$j^EX=QbC+g{*y*lZJ@5{Zs?&IIC_=+{iBd~P)OY4%a`#f2MZQg) zlDR`C%=1k=pTv!uYPPROg~V>B1=D?j^$FdXK~sDQvL$d=T%G7UH!hw#ao9NDKM`@< z2El*%8hjVqeerpuFTwSgZreS>e7ma0a921b+#TA!k1*!#gHd) z3j6MLIu~;GQC{EL@~1<7yq3fFbCwe!NA70!6$?8OaydMm@4@ARA+rmn@=e^dFC=~M zq`tBfcZbwDkid7bS4fEWr1E`NV|&P*RndLndA5Y~@BcM;c+8C=9+hBDNX1Os zgKs{X5fW|T`rtzQr-l@-yE3@XyvZRKb1n+rHef=?tE{twKQ;Y3WI)9!!9`1r2^lnQ zTyTeEBSSt!8x=g^#n6yDGye?Ueq?aSux)*VcT^t`QesSx;4jhpgq&R2Cb-a!-XV=L zGz@O`Q@4=ASE>g0FVG<*-=jeAKlfUO{92(z@Y0!$LpHt48@#qb-H_XlGY79rP(38H zSgPO^`znOQIGP}MmbX+2TN^!iM2RvXM~=S@>i(=~NdJp>f~qXcACh>`nV?K9a)u1u zwb#4B`u~|Mq*RqDK|#R@LdwJ(74+^+%n*M_-=LcH!*-ru z(x1|UauMyRrKD@u9Zpz)tYy4XQ!u`gC-<7y0hr91VJYTh3uSg@@?4|FW2sD z|NEJ;#ab=ed3NdgvdxZ9-FdIdl(GYSV|M0u`<5-%aKO&<*Q=IoSG>c{Lr*i89hJ2D z&X}j(mRbI?=+30e)|c6PJk8EdZr?I18iwt-^)z#tLrIVB$g*sG>FdX*?s)JtbLopo ztM7R9G;^t|Nsn&-j|0%D!0F|BJ6Qkk)5rVt`96I;pT53d-_Nh_@7K@c*U#tI&+FIE z@7M3+*YD@o@9Wp^@7LeMufLC9e=ooOet!Ku1N!?0^!E0X?4rdVU4;d<*FL7tr%Dpyy{m&)0ySzX3g;1A2Z3 z^n4HK`5(~rAfW3*K-Y_at{(wiPXfBW1a!R#==u}T^(dh0Q$W|NfUaKwUC#o#z6Er> z3+Vb6(Dg8&>!YLVrK9VoqwA@o>#L*dt)uI&qwBGw>$9WlwWI5|qwBe&>${`ty`$^D zqt^pRuMdu1FC4voIC?#C^!noH^~TZbkE7QkN3TzgUauUzemQzQbM*S===ILg>z||7 zLr1TVj$SVvy?#1+J$3Z@>ge^>(d)0H*JDSo&yHTN9ld@#dOdga`tIoU-qGv7qxFEJ z^?{@Hf}{0=qxFQN^@XGLhNJa|qxFcR^@*ePilg<5qxFoV^^K$Tj-&ODqxF!Z^^v3X zlB4yLqxF=d^_8RbmZSBTqxG1h^_ipfnxplbqxGDl^_`>jo}=}jqxGPp^`WEnqNDYr zqxGbt^`)crrla+zqxGma1OK)@b+le}w0?E8o^`aob+q1fwElIp9(J@ocC=o0w0?H9 zo_4gpcC_AhwElLq9(S}pceGx2w0?KAo_DmqceLJjwElOrA8@okaI{}=w1054pK!Fl zaJ1iWwEu9lA91ulakO7?w1085pK-LmakSrYwEuCmA9A!maDfmZS47N9SLT&chs?k2yLob98>@=seBQ`I@8iHb>`gj?Uv8ozFQsuXA*M z=jc4o(fOXE^FBxCe~!)r9i0z4Ixlo|e(2~t(b4&$qw_{b=Z}ugBORSjqVr00eu>UA z(fKAi??mUH=sXmikD~KZbbgA?Q_=YZG(YzVWpV2%T&8N}48qKfKJR8lo(Y)L1 zT6~*-qj@-*kE3}xnxCV2I-0Mec{`fFqj@}<&!c%gn%|>&KAP{Nc|V%}qdWl02cWzF z$`7DC0m>JkyaCD|pge-d9{83|KzRj}UqE>Vly5+J2b6z6c?gt`@VZCe@)9UNf$|h6 zUxD%#D1U+S7$~2C@){_=f$|(E-+}TTDF1=-ASfS#@**fdg7PFNUxM-`D1UD2ah4NM?e}(c`D4&J$S}4DT@?0q2h4Nk~|Aq2kC?AIMVkkd`@?_jDq5L1p1EPE&$_t|WAj%V>d?CskqWmGsBcgmF$}6J$BFZzOd?U&` zqWmMuL!x{n%1fgBB+65wd?m_TqWmSwW1@T}%4?$hCdzYqUD9v)PL%gV`A?JwMfp&a z7e)C|lqW^`Qj|AE`BRifMfp^eS4H_%lxIcxR+M)|`B#*OMfq5imqqzml&3}cT9mg% z`CF97MfqHm*G2hVl;=hHUX=Gm`CpU=M)_cr7e@JElqW{{Vw5*V`D2tvM)_ovS4R0| zlxIfyW|VhE`Dc`eM)_!zmqz(%l&41dYLvG|`D>KNM)_=%*GBnml;=kIZj|>%`EQg5 zNBMA+7f1PVlqW~|a+Ehm`E!&YyJ7eM_1)F(jw0@OD^{R7lT@YuZH z`U$A7fcgul&w%<3sPBOK52z1;`Vpuvf%+4uPl5UssBeM#7pRYc`WdLNf%+S$&w=_K zsPBRLAE*z4`XQ(P#*{Nb5LIg^>P#+BS!%$xg^~X@34E4)U-wgH7P#+ET(@i40(AL{?1J|OA`qP`&N z528LH>KCHEA?hEZJ|gNTqP`;PFQPsp>NldkBkDh*J|yZ#qP`^RPoh30>Q|z^CF)UW~PC+dHqJ}BykqP{5VkD@*)>X)LvDe9l1J}T;`qP{BXucAIH z>bIi4E9$?ZJ}m0TqP{HZ&!Rpp>er&aE$ZK*J}&C#qP{Nb@1j00>i43)FY5oIJ}~MB zqrNce52HRY>KCKFG3pNlglGwMI1J~Zk_qrSBFIR4h3Mty43 zuSR`q)W1f3Y}C(2eQng=MtyG7??!!Z)c;0(aMTY+eR0$uM}2bCFGqcI)IUdkbkt8r zeRb4dM}2nGZ%2K1)PF~Pc+`(aeR*9*FmW_#cP|;x+TW@j(zT1o1-PY@3U@lg;j1@Ti5PX+N+5N`$XR}hZ{@mUbB1@T)D&js;a5bp)? zUl0!l@nH}zhT#A6V-QaU@nsNi2JvSQj|TB+5U&RDYY@){@of-A>I(; z4NU9zWGPKfV>cu$D`gm_Sh4~2M9h#!S`Qiv~wcvFZ!g?LnmPlb3@h+lcw>k^hInL%PlkA9h+l?yW{7WwcxQ-zhInX*kA`?@h@XadYKX6fcx#BihInj< z&xUwyh~I{IZnXVB-wpBJ5dRJF;1C}U@!}9a4)Np=Uk>r+5PuHw=n$U{@#+x24)N>| z-wyHa5dRMG@DLvl@$wKq5ApO6Uk~y25PuKx_z<5D@%j+I5ApmE-w*Nr5dRPH01+P$ z@d6P)5b*>NUl8#I5q}Wz2oawU@d^>Y5b+EV-w^Q*5&sbJ5D^~{@e&a~5%CleUlH*Z z5q}Z!7!jWl@fs1o5%C-m-x2X15&seKAQ2xD@gfmF67eJvUlQ>q5q}c#C_NVSH$Ele zRU&>R;#nfTCE{Ho{w3mJB0eVKWg>ni;%OqjCgN=({wCsaB0eYLbs~Nz;&~#zC*pk~ z{wLyrB0ebMg(7|^;)x=@sK?y@#v4WaQN$xfd{V?KMf_64Gevw;#5*PE|NK+LLq&X4 z#7jl|RK!z7d{x9-Mf_F7V?}&c#A`+TR>X5fd{@MKMf_L9gGGE;#EV7zSj3Y>d|AYs zMf_RBqeXmL#H&U8TEw$Od|Sl3Mf_XD!$o{t#LGqeT*T8wd|i*Z`i-}X_`8V5i}<{V z*NgbQi06y=zKHjW_`iq;jQGHa7mWD9h$qao|MP_rZy5215sw)0i4m_D@rx1981an} z?-=oq5f2&hkr6K$@sklx8S#}7ZyE8I5sw-1nGvrU@tYCP8S$Ozu>BkF8S$SH4;t~I z5ic6?qY+OU@ud-O8u6zQj~el*5w9BYs}awd(f{XLBi=RQUn3qi;$tITHsWU^o;KoZ zBi=URZzCQz;&UTjH{y3Ap0{^i`i<|6c;ATsjdWHt7ce0;>qNBn%m(?@)L#M?*weZ=EOe1631NBn-o^GAGt#QR75f8+x| zegNbP@L0az`~k=(fcyf;H-P*D$VY(u1jtu_`~}Eofcyr?cYyo{$cKRZ2*{U!{0YdX zfcy%`w}AW$$j5;E49M4j{0+$Gfcy@~_kjEl$Oqwp2)_9tkS_xHBalx5`6ZBV0{JJ9 zj{^BAkgo#yE0E6u`7My|0{JhH4+HrzkS_!IGmuXM`8AMl1Nk?Qj|2HRkgo&zJCM%< z`8|;D1NlFY4+Qx^kS_%JLy%7d`9+X#1o=mhj|BNikgo*!OOVe5`Av}T1o=;p4+Z&A zkS_)KQ;<&u`Bji_1^HKyj|KTzkgo;#TaeEM`CX9j1^Hi)4+i;RkS_-LV~|e<`DKuA z2Ki@@j|TZ^kgo>$YrMzzH=hmi+aTYK=Q`W)pZ^B=aF8Dd`Ermy2l;f6UkCYikbejH zc#xk5`FfDQ2l;%E-v{}AkpBnyfV_FkH$M>a1tEVB@(Cfo5b_Nn{}A#KAwLoF6(N5S z@);q&5%L`&{}J*bAwLrGB_V$j@+l#|67nq}{}S>sAwLuHH6ec!@;M>D6Y@PF{}b{- zAwLxIMInC_@<}1T6!J|W{}l33AwL!JRUv;BE&lJb;`RUiR>*gS{8z|_h5T5^mxcUU z$ft$;TFAGB{9DM!h5TH|*Mj^kdMvV|9tbaAzvHv zw;`V!^1C758}h#)9~|<-AzvKw$045_^2;IL9P-a0A06`3AzvNx*CC%B^4lTb9rE8H zA0Am+fAixZUmo)3A)g-d>mlEsmoxn4-$On=8Nc}y zkzWz{7Lk7u`52L(5&0UCzY+Nyk>3&d9+CeM`5=)W68R#LKN9&QkzW$|CXs&<`6!W} z68S2TzY_T@k>3*eE|LEd`7n_m6ZtZcKNI;hkzW(}Hj#f5`8biE6ZtxkzZ3a9k>3;f zK9T>^o9le@fg(RB@`WOQDDsISzbNvJBL67zks?1S@|7ZgDe{>jzbW#aBL6A!p&~yj z@}(kwD)Ol!zbf*rBL6D#u_8Y!^0gv=EAqJ_zbo>+BL6G$!6H8_^2H*5Eb_@Bzbx|2 zBL6J%(IP)B^3@`Lt>+^9=Ceh9TjaY%{#)e3MSfi5%SHZNqY)v&D z$ajqV$KH9tHy<+cBO_lj@+TvoGV&`U-!k$qBOf#JGb3L!@;4)&Gx9ql-!t+*BOf&K zLnB`_@<$_|H1bO$-!$@1BOf*LQzKtB@>e6DHS${{-?jI={^q|%K5XR2M!sz1&qh9N zNZMOg4zm0s{$j^;@-N@gKeBQ|KjeOt8|BZa$$PbQu;m9A3eB#J2j(p?DKaPCl z$WM-Z<;Y)-eC9O!zuz4B&XNBd`OuLc9r@CcKOOnhkzXD8){%c5`Ph-49r@akza9D9 zk>4Hp-jV+u`QVWs9{J*tKOXtykzXG9=8=CM`RI|K9{K8#zaIJQk>4Kq?m2WloaA9q z#7`2zO7FH-xd?*8qZt2F1iQT3^NYQ=Bce!iIf7N*ZHxGkq>PMWjz5wgyxY6IB01pQ z=AIu(lBg)Uor|Q7ce^@P6vMsSH)Wz&@7oRk_P1G4yzp*APDT;t-Fo$Z`|n?l z^wI3Uw=0#1X8-+vmzvS+zmFf)DVqKF`6~xSv;V%{iK)@-zpwvlZ8ZDu`z1RX&HnrT z#qUM4|9+l^VbScrpRZ4<==R^wJFReZ`|s!9RwcUq_xoIH>%HyWhW{4b{`-A1Pl|5; z{rBO`c&!gzsB&Kb98pW9JV_L^2-sg{sX|W$iadbgUoAWS= zr#oU=!3R;qyAadX-t)fy%b1q`ZWLAG#IhN;qv(`1mPNZ2#n7Nw*6KzS3+l(Rwb!E9 z(<7FBxe~>#p|Py&W$*W&9m~GE7)AOmv25D;D9WCWW!uk2(dbDmJ9|2cAEU>%Ti$&% zE<}2A4)6B~k8RbrMX@Ax9DBAoirq!x*pQ7;T&)_%lCF>9L%TRO`QIoK z_m5+VS9`zL@* z`Quvc8Q$ZyLR|Z8Y81~~##XsudGjcG z2gSGDjiVS`KfYyb5XFQZ@vT=K?|vE@-?r57zTfQl_MwV*e{GI$`71_o=2U!ZWZwPu zIKK7qd*3%&0vlV_d+wx9U^7d4&)bp-Y)(<{`B^K0O)D5h&dv#JWZo!>{hq*j<%}XQ zErC_f8b#H02`p1a?|wO&z#gQDqRqVowkU=7cnwQn&60S3*Hj5DW`ZaN7EWl3V|< zDhVwR-MjzWCbXmBkxcz9q1FBp$=rzv?eP0ZmaI%@WnV|KdVfNj^DL5$HxgRt!$`J& zOlY<4MzSkOBAar`$i+?_n6U`G@sZ)`h`6-b#J{rmSzY zoX7_3j^v7)$o|+7$+b&~tl#EHuD?!X-Pc8OBVJ;ww4o_^(MDOd(O>9s9^1lAo#P-(+@B5ueY&rk*zW>w2wtj&3^TbGE zrTa#*KVuSG_d_IZsU()YXCzx|C$UkTBU#@ii9Ku^$;v;HSWt^d7EVuMLmEXgbA1xq zTPKo<$CB9RYLSe*pTu%jjAT%F6071wdinXJ)~0ME-HIf&Ud1E5+;~#^sbD1a+Ies1 zj-+Bg@Bgz#QhHKStCBvFysMI0u9T6aJCM{qCyFHg&7`(3P9&ipliHAIkvvV3%!0l~ za3yatd-y(rL*ZgvNaO;#7k~o6ceN$SdI1$_! zm(qTY3}?f#l(y$nI3xF@w3x5Mz2|jG3p@^|=)08m-R*EmW8u^TPhnfFPz`crm_yx!m05r zl@%W!PU@Jc?c<1W?qp1D>wXVsMXA)*zHc}`)lO~kdWYldlG>Jb4k!8_sm<3qoWs*n z+kr;mj9r)7D%A?7{?XL7vtl@@?xnVT{%|gTO>KXb2xmshH1;rmI4ugLu~ON?$yhm! z^-mYhwbp5DYtnG0_f2C@>d>Ts;8Ai(GX{`9iFi!7DV^v>-G3II-Yj{75O7GHG z<7;6=CP-_w&xWxjXIk?g38Qx)t!3LCMy|$bEqrqr*LtP3ldHoRKO(J7SrkUad11!{hOzuiTH7!(jOI_h_x~P7{21x%*)L&i&ydc3>lsGZlIbkGeHf`~rL(@x z!r0p>ojtA-Mz2BXtWM=H(oRihtNh;k|4nC+#lz@vIGt6?7e?|s>1%OumZU&pS^ebe`V9jTL2mDxVU38nOb z%vK}p3rlZgwkfZ_kmh4%yLA5x!xLw*Bv-!hK6e)LpZG#svRJ!4UpUqziw)THg;L*V zv9Zg)FlS^In>_mqvFB&8i4(rib6XZ0G3*Ox&t$P5fBQn|r&+AQcVCzuJ*yRH_r<$z zWVJ61ztEyYRtu^6h3z%6+OPgEr0bZ~@)!L=p8;9zY>qFSnVi+WPxFO>tFv0H1Ya0- zAghg!_{@zPSuNSy&y@U_)kZz|%;?0~?DOT%+{~TLS{?sPF|yg#U7s1!B%8(G@R{?y zvswKmpUE*Yn@yPhnIGn5vx9$q#@(9D-v0iX_-C?N%AY>d@JTi+*!eTFqh&W=v(G$8 zm)*+M{7ix3*)4$gdDXL9k>a1()IPhV&Gng2{j%GqG@l8Yl-*9m|IBYIv)hdDPi)#D{CyE%m)m6nmfD4qW&|&xARw=iyH*$(h6A?)bz_e-4|u`V*-d<*;1yK2hVl z9JYAkCw?E6!!i#0jrxVI^Xz3BFdlqYjom6o5V@Gyr>tNn@ZBXZa+`^4`ZHLa&r=dz`_Kl0{tF3X$tBT-3n z+njhGNt7?QCH(q<^yPBf_s>6&vsrFCdgFta>(6Z&PJN*CsNB|J_Xqs*bKCrNA1Jpi zw_RNDfl6m`TeQg^sPZJYOI%9=Cwa}zvoEVyq0y{dp6b0Yn$f3XKvTLW)t5t@{hc>_s{qAo|e~we|k@&wRvrM zhxY^>&TB~;z9+-&yww&%%bRa3oZD*5d9Snv6ig^4t7Q?^s?bzx~k2`?yy5t!$-t1pkuXK9qb%w6XbZdCqqnT$JA$ zq@ZyD~r_0~xRY~I!?1*f>~8BfWXf5{Cf0hxMqeQ- z>wiPF28HZG{x@9jUdXzpd&75s7P5D7-Vi>$kp2AeHDlHlvgh|-ljcYvYjN&1^KTcj z-Fse>|8pVBxb`*ck`%Vyb6!&>Phs2k*K4*rh3!kf*Z3P3wqo60v-7*c)~3m8f`=8h zp_N{&L=oFn zy{>Wy# zt;IhvdHoJti z$?1KajU}vK(&wx?R>H=HJtO3<_j!+>ar}#Sd;S?$l9sfwyPt7CPe~iF>KQMblGbk8 zGu}5UX@Q~7_|mhaCH?*xVM9vV)fUePpHb3gR`K3mSJE1k@c#dBNsFGv`}kWWZCQNp z^FNlfiXWeHKT#>WeCH`wa+b0VC!TWLSIQo2eM(6EQr3FWQ&x5>WhcfxW!fL5tYrVE z44GQWCU$;G&o!m&QN5=$I8e$;1fEj%dMW!Q?^80oD`o$tc*@s!rR{da6Ru`0ZE>GI zVN03Pmgm9~Ce$u%f!$B&-l?=zU-<+ZP}*uuc|xj5rLF4VCp=nS+Jbv}AHTb_g`pWePs# zO{%gsBlTnE6)bD-qaIPSLRqW)>=B=um9@VwJYw$mW$nbSM_zBDti@dMh^Mp5TCvHG z7_+ggH6HYc0>{eQk6j;eqD=H9b`A=KjiJIAe%qtA^r9RS&LsD5_KiW61I8B zkk>)Bsp>;w#tF7Y#UC;>Q?NbH@Q`RFgRNhzhxD%=Y>_V?@V;%Z4Y>S(?tO#p)t(33 z92;!SS3aQbqF~!O`2oAP2V1H^4=8jd*gAK4z_drfwz}>EqD6RLFX#bXQ~E4>jt88` z@3T4yA5f&6&wl=JpK(omHtyzqUVP`X1&8iab*Rr)t-a6u89rM*{XU=9`fSOc_o;Qr zXH$CIXWk8;4QP0u*YAARB5)rkzTb-GzR#$vehW{0pL3=C-hS#H>1+9I!0mgq>EO4* zNA5BIH@{t8caJ;c{Px?7dt_PSw`4=^(PF3H=J&YAr4yY(%1av@Z~_XCLk|zFfd6-@MC?CIOp%@GcL&3)tN?cS$fbU^%AVrRa=+wfy}q z_16Y$OqaX-crak=>)d7B^?;ozbC(rw1NJb>UG~LwyzBT~u4H!X)2lnYDCxa@=?;*iS;l@h8C6^x5`c4{anr( z7QV^y(d8^Em^oY(G}c&K|x&=R4)B<-a#b@~NEN{O1On6PC9o z18&efdwDzD{sv#ml((YQZg_LB@;0u>4a#&VZ;w*l;LNY(tyI``y8d0>`ro}y_`>qG z?eKNRZ!2#v*IXydsq&WLpX;o?U*70{owA|jtwp=*>`qd_dRMtl$CSVvA$Naj!Q37G-+k4_Sa>a=BjLY zez?rQ;K~-(=rZ%_RJOyxp5UfqWgDC2GB6wmuT?0vc+h7iPnj#*szM1=#;&RMdrOk_cB%NheVh7u4Wax z`sN}%+f^~&#fx<7Q^h84zetBMRqXzpi?o0=g z^Y^?!)!|jGK-~*uo>|qBmb}2*f2-QdG#A*nzpCy3dY%bas@jBG=V|q_sx{tsp4>62 zS&F6Sd7h@49Ugt2e+yQ#UwWOVce!eouKsxnHLhlxOP%LY_i9!>-FfEzUd=9so%8xw z)vWpLbHrKhy}j=oTSC15UwV!XXRFz!(dS6?$ou?W=h*bMn*Chw9Lf=|R=4(buz-s$Jd2-#p97_SJ3Qp0jl9TisqRI?LxV)h(HqF&H_ox)tbgmeiZ7 zn^XHN^N&=ws>RNd?`CzYk@75S-d49tpUzM$P7N!2^$cq>)UfO!XDC#(hQ*wBhNTs2 z*v&uBkhxh6TifXj6Thor{i>cJ#-BCJU*HTsOsQd?5}o13iW;{3^=T^Ys$mVzoo3~^ z8unq+X%auKVSi6MO|P&TmbL$BjwP*WD_WfCyptqpRLc_oc@kf@T9&NiNjeOy zWeF;uWYmOO7Ln&9D;L+YC-F{lY+Efm{_F&gPt>xdCr%LUZY}Hg?+Ma=tYwuaoSi0axgdghI$XdtfF|3YlDSV6y)9cucB*#d* zx{igtKFZVGbu7i%qij82$8u~q%FxGkEdS)A)C%)%e>qC>q;)NO2QP+}}Im+ZR zb?s}KqtvTW*RFj&Li{#$ZR3?A?EbN?4c~r*pN7}9Ix~-ub4FcDHsAsh0Yhv*wx&;F`-i06sw+s>SaXq~OT-H&;QlO^k0%m)Vvu3FzR9XQB> z7WJ+0;)BHPUEj(MJ4lZ|>sxTAgB<;*zLl(Wklf4bTb^78`F&@7OCIYW7f#i;kM|Fd z_g;NFyZ->ceyndx79C)Jyax8u&;umS)WFJiJV3*u4eVou15B;Zz*glrz@^3wtVN6i zr0CwjqTSn1t$__}{@(oz8Q;Ky7VKy9!UlF^@O~a{ZeaD>?I*?226oQ&6S&d9YGvI| zht~~kSL8m1$7pEzZ|(EuS`BTiyN`YO8rqZD`?&6JXn}$Icvq*Pjc&P**c}?$Dc?R) z_i1PeGwdV#sD@S{bT0*GHMAeD?4|g>4Q=|?y_DM9(6&zXZZ9;nGkv`GKW=Du8||gQ z*M|12?LKkM)vsa9%7ViWY^B@;dSLkc5v+;t~6_8E5_~d&hZ=Bh+cb` z|9c~ARcjA}CpNMI1^3WuaU**Ze-EX%HnO!(c9Y;(BkOv2H#cuIvb0Ngv-))-+cRu8 zzs6{69Xjr&T-c-*Vr;f?P5gj#y0QfF3Pv_-VWJC=ueGp;>=zA zJG`+){kDs?(;Hitrn^YIs<9m`y^C#bW6PXs7wyh8w%+etV%=|SThF*G`PkS(|8=Pl zuZflV+vR44Cf2p5%P)nS*yQRiamzKaZFya$H)vv)V!Pz-+{9ko58>Zmn^@T15K50} zVln53ux++?`+Epw*EX^6mLY7~+r(Z4hfw%J6T6x=goTfqSjfknqzY|f)6ef@Xu_t} zYyD1MXKrf#@jGc+tf@uswUdwvO>J+Don&d;)cWPy$-u5nEq|PyTJx09jtrY)Jmt`!TZprw))+6N+xP% zna^zJ`z+0D_?qo3FV@T+kJ--63eBuSx9uct+{~s_-VR-x+1(u5>E5rI<&CzTiGMY- z&NsKQWll4jy<;1f*EX}`)3)(pZ!`Pw%Qli;Xl7{|Y$NxhW>&1|HiEx2vx zR`2On8fR*5jSp?5O_Ao-aM4yem1}M_25+THgXZ2`Vk@0HHMg9;t+eag++wBOO0!YT z?e_aE)SB7cHlEpnv%0zcv1SVeb~U%kW44g$jQ4R}w-9!>xi`Pq;^iEh+jrTvuq$>8 zOC7P9nQ2?twyT@@DSr!VxMefd{4MP9q|KzS-NO2OznLd(T3A@k&20Fgg$>BJnf^ms z*!x(UasFvxo$qcUa!Ct2?QUYn))rQB<|ckQ+QP>7-9-NDE$m@~P270V!b%n0#9xu# z=O^4mnPe?3%e>wVo;8z^wUrL7Fw!150* zZDOho1kV8%@gZMn7@@}UcR3GzE<{h=z1R2Y-MZOuBT4xR@T$Mo(;WQ zS&p>pNjbQcoqxBEA1Ai5fv47Sd|@lgx^f-aH?^{z!`Jc4!B$qU{W|tvYGtqzpX zm32EBR?>2Z1(d)Ib z?y0=@w`*gqU$5rVk8P~_vDG{u(#DD|SrY*@w2)z4r>f#A;{Ts;yv3>UI__=L(AC zX=mjlmb1T1I~#a;IgP8fvvup2bH8ajyY<&{dUb1OvAZni{cr6oPr2pv9o^2#WmwL~ z8SSjmhh_Y*vYoX*wTve_+F7^d%V>4nyB)HO6W7~WhgQo7deP3Blv&1t@OD-)*)rlJ zZf^yiEv0Mb_LktlQVtYu@2#tslEq5|ZvAyBztm~(ontKJP@DEvqu^3feeZo-?4`8* zqrDxtwS=YP+uN_(mhg05d&@Ox3HjEwx8psR&}mP5>sfgTv(L1*SXq~F=1zN?{$(-I z-nO^g=N3~qdIwv*YB7zIcd$ak7t=p`2V2@^F|&(zuna+q*^-gU4UT^I5;dPmz?ZXq|5ceKmt7jh_jM|<&Z0V|7lw6Nm~ z7*oEZ#agm}uJt=woZlCCJdBPOv*`klC)CkGi!R{N;Ewh*-U2pG=xFEe&S%j4j<#jT zd@8K#Xp<+;C)S>h*5kYR>^t4j{FUc3@V57Lvds6mLLKe+r+GY#>}aD;&*PsYovi%w zd61=(y&vqozi=m;*L)tMoK9A`#60rW?qm-W%wu1xPWJo#xwQDMlcflm%gX`Y$Ne*x zL4S3!JiX=;e^w`3R(UQHR(7%+S>}>zM<<*1X%174cCt99=aBqrC;NWc97aFsWM}`F zL*(a9R;1Y+ddKZ-!-~z}dYaC5G2R?1<>_o$@6Kj<>CV=1`)uM@?raMu&ZbMF&UUT) zZ1!~QY>6t&CiTyqEhvNc{vn;M?YmiQn%LR?I5vxj`JHXX!dX;Y*V)$epXKGbJKN3% zv)Fg4v+XZ1i}0JB?NE$alz7?M_FbDvr|{0UZNp3^CG29$$IK)oLl>LeVJ7$Tcd=i6 zGl>=4#TuuWNsek=tjMz&9(S*cMcX%nhF!YY$r&@~(x;34^WzL}edv8$^%?vzxr-&u zK7-*4yV!v*(;2nCi~W3NIwSUU@vfWG`SWxa+w;eCe!JDhS~s0e&zD{7W0C1J5AR|l z<4mVg!mgI$)-(!c=xWn9Pa{eGu9oiaX}m1k)h2hE#*r#rEpA{M^BQ-xzA2~iQ>U(W z>)BMw|J>Ee@0&`ZAzf|WjH#TT(A7TuFqNtEx?0t0Q)&FK_xV|;lFaRDS3gbR@bRve z{?ruuU+Zd(mP{f4)2=pZ;1n)=?rK{bPGLZtZg!`@6tbl5X0c*S!OhvtvS0m&W+l2= z@Vb9^U9Owe9QhAJ>UOhcZT=xyn{L*o^gqn{uA8+@^ba`(bhDQCC$nU9H>X4X-Vf>J_N)PyP^WUobyH0cN;8j=ud z8tMH2(h&q~C{?jx1G_@@6nnwKYwu#?wP3;5!Yc~j^XxNEIN-hi{l@+8_{X^8-y=J7 zwX^o#Yqz!6dY(BuJ|;MRp3Pdb)@)CkXK&41Yi`P!XFs@Ttyxn!&o)R{YpPeyv;7XO zG4pPmXVYremHjBE=x3~YW+N3!1?doS& zo1aI{xASjaZEl}B-=^lTmg{)FZJoN>950-251+l-+_q@GeeB38lX}g3Tm8Z+^X2CG z*4eVkRNp<{9xYg9nms<>-Zy-ex$U|6_R6-aOpiC`+j_sOGL zOIDbFT$XJ&j9MXnhS@f<{R*?XDBI@!wp{okvhCaZmzxW($+mrNSuXPyQm$mVd2MI5 z{d&}L)8esg+rRyCGv(QAyX?1R=DL4m+gJB5Gp~J;Z5!RP%tRf|wxddxnG64&Z5NMP zW-?-O>?4WG%<5)2_VZttn%#*xHh%w7b08_lUa)lBlFD)?xs&ef5txJqqnPaahTw+pg$gwMjFEM?0SrW2d}umGD>RSZDK9=J$7UY?}pFnUB86u}6npC46o<_O-LFGB^K~W4Had z*c8U++WF5eHW#0nYkS_bSp5HU?Jqft%@^Hs?E`}sn|qvGJNL}RCU<16ZGCu=NuH8x zU*5OKe4UwV3$I^fw&myAGv_Tb6RLCVBW98Dt;)4yn=LYT-;is+{O3X$f6ui=wF}J= z8E`$ZZlPIQn`@V5Ei~u6lxt)9FEo4K&b5mhEi|J(&$a)0E@0mMA=kc_8!&0da_xg> z2Fw?+dG@M(H728Zo*g;2#(bQZXJebzn2AYwcJH2Q^V~&wHY>B*^iIvQQ4OlimI--w z)5BFJGA+-Zb48VzIX}MZ%DM-t=N6#rX<@59H1FsjE%F=wBURq?zugbTv?TSp{HTm|o=L^l8 zP5HK8ZlSsC&V2iHi$XK(p?o{UEig$>=G(n93rv&!`L=6=0(0b@e7p9c1?H8{^X<3O z7MLAB@EJlpi_RbU?&INPi;1@_pXS>}@w1vX{PER!_3z!vwKWlCoh*xTOE zGVc5WyFZX+PLvebZ#rk0l*I-1`2Lxucuj$gFPJHI?FF_`%bDhb9R)THnI>jef&C*h z(XX2pjEcHXgcv-MDc?S4zT*>$AA{*an(YX2;- zI}Xn<&&C$ou^VQX7n>H^pZm@*FSIGNYd%hsag0LS?y5BNM6W`-^V~FZk14e0y>_M9 zIHJ(rT6m>dG^x-wZFQxYl~!oWafL~pS7_hMyux%SF0{$@t}uTD3T@T>)6J`^3hh%9 zr<+aJ7uvs$UT(6s7up_MFE{7kQ)sUka=AJDNTFT$^)z$WzCycc%`}s~ztG;-bDC-X zPN9A5-OJ3g2Mg^JRhOCE?+WdM?JqMeek-&)o}Vgwj74_!{HbPA{USR*VXFDQMUnI? zr8@nV)Kk?6(~!nJFua?CcjOnmyMR*$=ZPnpRtj?C>TN zP2pWd_P$3Zn3oaR}MC77L?eD zZ3mmCl_hrgQ-jR4OG<3tnS)H@wI#M~>>#u3#uEG2&VlCN+e_@*qX(MVcbC}Pf3(7D zSz_}xSkuQXvE47U=7#4>?04@P^YiN^c58((Bi}EvBik6W`STL{!;_Br_PY|hI>Rx& ze=V`?qa9Ozyu|LhGsQd+TWb4^OfkPEl-frR4=_n*mD+CC3@~XOOYQa^1I(HWN^SkO z`kTitEVa2M{mnexV+Tfd0t;LbzP}_=9NBX>`kTezUgBI-CAl7CG;`f z?kTm0AH2}Cd{}VOh33!NQv20!z0F6@mD+bU_BM~bR%)N>-`lKxx76PLQ7<#&V5wbP z)5|1%Q);Is_A|L*SGrb0u+5QWYmD{G*bTMx=DYqxObuoXmDz{%9=xomJP;Q@F(Ao4muiS2H+S!cj zS#Ap+>SQwems>ljlPMTnZlizgXsSj^x$8TcMH9+xpif7$cv`vb^==1KlTmIDmUb}3 z^UCe=mL1HTf^vKA6Yb5V73KEn%i0^exZF(L`-1w>bk6&8Ih&+aEq` zXCAqw+|H|NXO{0Qx1Y9dXC^&RZpXT9O`9jm?c-OpH3#>V+p~|iG231&w`E(~m}v*f zW!9#RY5ZQfP5iXA+4rgZKG53a{IlHdYS-E{|556F@@(_iZ{_x!8E2cx$II{VQxMe@oM3aD_edmNU)55f!%4pfk<4<0`E0vop-NsTKC{!ZXYRX%+U3#4}98 z*%kJoeJxB@ZiQVlqlI~_xWZ=mTA1kS3fp6QbMXtTu*Yn3bM5L1`{bw1%$pl3Y;~ZS zX>@aiy|7&~GwhZM`%g4AC3jWW>#l5ScI>LKDaV@#zkP-McuN!Wqg!FiohGKya}_q> z;{gV0+I?p>H0L(0v}Zlmz%*)AX>%`aV18^@Y29Dz zoBdrXZS3{+&5oo>JF0hmQ_{QAu6i@x3>{EupDBnp4F^}+-D(%R< zeiQY6rHz~BH`70r{G&c||5viVH~P%6@8tJ=d}3c-X*cdX;jB1XX+Jx3+KotL%Xd|91ZD zT4i5({ixHTdzD3lqfXa8RrZb%zdQX>s_fEbzd1t&SJ`RL{OXJtUS+%ZesxBUsj^?E z{Nkies&ow)(JQNL;O4_l%WJCaNAG;+9K5c|c5C*XbL-7j zwtVcj&W!CoK|;K*?+z8we#vdRklOa*G}~VRd)Eme>&$pR%K^Z9dcf+t+Ex5 zf92#pU1gX3@}(31VwGLl{Y&STSF7w**kAlcYW?W{a%%w{^e)Rs86bFO5$hE z>t9saX44NkW4@`fpWpbY^WqOx_O3TSam+7OHmmU`&aQvUevbOsIr~JFeSX@-}$jswY_ckdyZ*WZQC4v*ICi2+Foi5>v#agw zuCF>|9qVziaWbvwUH-Z8`2Gr(~(ryXr+JZB?~> z`neaJq1RN~)xH;;PS;i2O9njeoY+`xV@sZM-riDepV?>|#*%~Ci^UaYqF zJ?T2->wqI7;-EE$5 z?)bXe9-i{JbKdvTz8fBMb{>)Ae&tc8<8RfrEap+?ra!9f#(|GG^-fgV2P+C6}U;p7j$7xVw-#Yg}=jMbO`$onC&d<$j>`R+>JE^T|>=WhjZI&2pObN3jTP-QXG?O8jXHXd^JdQ)`$~^{oT$DvcFp{|ogM>f z?C{%nI#X?p{qvK%oXR0J_U@K6Vl%WLd~1v{Lt(rWCZ_uT3n%&f89zq-YFcXo}vz3nZ|OY>`Nv#Hyi zNAqfI<@#;T*1{V5@ylDCMWr>iU({A-MrDm%>uhl@3e?z7N;W%o+=wudlJrYd1POZmO}Fu{S!GZmF?X4ZOjL zx~0Z$Ex+Em_qH1Q;DgsW~(1YCp|J?Hyo&Ts$v3m`JgIiL%o14e6YgV(I8+a zbu4#wH4fMdt}AsOZ5pu0qDq`6S_JIA;v(nKmH}IJs6g~?12%ce0%u3tfPMFcJZD4u zfGz2l>r{0L*oHf^o%C}8_U2aeok8aXY`ax+oz_Vb|6{iEbGLwPFn^ZwY)>iw;Y?@U zg#r7{s7z;SKdG-a-8p+ez*b){!+FmM*k?Ci>8u|Zun`TfaE1*D*uK@5JHHGI*qPs7 z=4=}tuq&^a>I@wfu(!W@sq^I}0sDkA*;zO)V4u5hqI1T?fPJye1m~{FQqP)k&V^G0 z_OZXlIPSE7-H~&NW3LFVQ4}`U{-3Yowi`&UbFVCSdmzc6Ayg`Zwc7w z>1R6?I|4GU*2=m3cESEFoxXQU`pz?)Mmwe4nJt`8@0Q;!Yv$a0Z@?b-wTV-Ff51LG zGr{S%J7Cwp*~t0rfq<=a}Oump&b^Mdu$&`Q({^eJJi|O8RpF z`^{Isq?9E>j!e24?msK=_9%B)<2mt_TzwkJEu0K=o8uR zkx!&t|7pPf+2zrc2Mz}8(#VHWUid6vV-N01dH?f(U0i!_%Aqd;_P32YQ-1hTuGiu_ zQjUBTu=~gFNcr(lz$PVcPx<9{vEKbr*%yE zL-25uHYtUF1ni?PossfS!HPu*DVH9T^L0^t%09uLe~L`${Aa+98h>oSQo+0T{V?D& z!4us+AJF$NIZxZ(9$#b^i?m-WIIv zziL3e6Oul$azH=989g!vWC*TkJYv9d!MnciHsDUdr}m#Q;Az2~6OZ+OU-0?HFZKUc z@WcH#^#4up?ZzYe9~XST@kS!T3!#eygq7qz0~shspa)l%j>I_*IO;Gzgk|8wY)xSdA-*1 z`mN>lT+8dbme+eNum4)!54F5MYI(oZ^8Tsi{Zz~QtCsg$E$_ct-jB7sKWllv*7E+X z?G(J9Yk7ay@_w)7{a?%HK`oyTwR~RG^7&EA=SeM}FSUH$)bjaL%jZ!opHH=XUe)sX zRm@%yL?}}e1E%qpSyg& zyL{ifeE+-b54iRUuYcgOzu>a};IcpAvVY;Szu~g~;j%yCvVY>Tzv8n0;<7*EzUO%T z8<+hZm;E1?{UMkABbWUpm;EP~{VA9IE0_H(m;Eo7{V|vQGnf4}m;E=F{W+KYJD2@E zm;FDN{Xv)gLzn$Um;FbV{YjVoOPBpkm;Fzd{ZW_wQ;fm;HB_{dt%Ddzbxvm;Ha2-vchc z4_tmPxcq)_`90zC`@-e-hRg2{m)|2UzfW9#uekhvarr&t^83c+_m0c&AD7=lF29dl zelNNFescLe){C;!!J?HZK&gJ)>%kMvz--9l{4_$sQ zy8M20`910K`_kq2rpxb7m*1lzB@fVllF)qhvT#nbc9KUfnp5tc$drZFPGzCF2~1Qj+eO{KXW;r=5l<^ z<#?OR@i&*_aW2Q_T#nbd9KUlpp67CW&*gZZ%ke*#4+h7F!SP~n{1_Zh2FI7d@n&%R861xW$EU&ZYH<7- z9M1;Fx54plaQqt_4+qD`!SQl%{2Uxl2gldJ@pf?h9UPAb$LGQEdT{(69M1>G_rdXg zaQq*f4*=%}!1)4j{s5d$0OuFL`37+Q0i2Hj=O@7V3UK}coX-H~H^BK0aQ*|F4*};# z!1)qz{sf#)0q0l1`4({g1)Pro=V!qA8gTvwoX-L0cfk1`aQ+9J4+7_h!1*F@{s^2; z0_T^&`6h7w37n4t=cmB=DscV^oX-O1x4`)>aQ+LN4+H1N!1*$8{tTQ?1LxPk`8II= z4V;ey=jXurI&l6DoX-R2_rUo+aQ+XR4+Q52!TCaP{t%o`1m_pQ`9^U55uA?%=O@AW zN^t%XoX-U3H^KQ%aQ+jV4+ZB(!TC~f{uG=~1?N}6`BrfL6`YR+=V!tBT5$droX-X4 zcft8yaQ+vZ4+iIl!TDlv{urE32IrT-`DSqb8Jv#>=cmE>YHtaQ+*d z4+rPR!TEA<{v4c72j|zp`F3#r9h{E`=jXxsdT{<8oX-d6_rdvoaQ+{(2LSB@Kzjku zegL#50PPDvdjrt^0JKK{?Gr$I1<-y0v}XYA8$f#p(Eb6mhXCy(Kzj+$egd?o0PQP4 zdkfJ10<^~f?K41o4bXlAwC4crJ3xC6(EbCo2LbIvKzk9;egw290qsjbdlS(91hhv1 z?NdN|70`YKv}XbBTR?jk(EbIqhXL(lKzkX`eg?Fs0qtu*dmGUH2DHZk?Q=kT9ngLU zwC4fsdq8_1(EbOs2LkPbKzkw3eh9QD0_}@Hdn3^P2((86?UO)zCD48ev}XeCn?QRf z(EbUuhXU=RKzk|BehRdw0`03ndn?fX3be-p?Xy68Ezo`owC4ityFhy{(Ebaw2LtWH zKzlLJehjoH1MSN|do$4f475iB?bASeHPC(yv}XhD+dz9a(EbgyhXd{7KzljReh##! z1MTZTdppqn4z$Mu?ejo;JHieiF2&1nnz9drQ#%612wz?K44p zP0)T5wC4ovJ3)I-(Eby&2LfqeiXDP1?@{gdsEQ<6tqVL?NdQ}RnUGFv}XnF zTS0qQ(Eb&)hXw6pL3>%yeipQ+1?_7=dt1={7PQ9&?Q=nUUC@3PwC4rwdqI0&(Eb;+ z2L|nfL3?4)ei*bT2JMSMdt=c47_>(Q?UO-!Wzc>Zv}XqGn?ZYL(Eb^;hX(DVL3?S? zej2o=2JNdsdu!1C8nnj-?Xy99ZP0!jwC4uxyFq(z(Eb~=2M6uLL3?q~ejKzX2kpy2 zdvnnK9JEIV?bAVfbt(EkDShXDN}Kz|9)e**NU0R1aKe+$t60`$iK{WCy+4bXoB^ydKmJ3xOA z(EkJU2Lb&s7q9|`nN0{xXh|0U3$3G{CQ{hdJnC(s`X^p67lr9l5F(4PwQuLAw8 zK>sVy9}D!)0{yi>|1Hp;3-s>-{k=f{FVG(h^bZ65#X$ct(4P$SF9ZF}K>st)9}V8-o6apg$t$p9uOZg8qx3KO^Yh2>LsM z{*RzPB*DjXJpWzLpBMD+1^stD}PX_&!LH}jYpBeOT2K}8u|7Xx28uX6_{iQ+wY0#e<^sff}twH~5 z&>tK0&j$UqLH}*gpBwb=2K~K3|8LMA9P|$d{l!85anPR}^e+ef%|ZWj&>tQ2PY3tW4&j20;D+kdFZ5Cjj{hK>h-d&j92%0Qn9;{sWK? z0pv#j`4T|>1dvYwh}h&jI9j0Qnw3{s)i`0_2AP`6596 z2#`+#XCP4lPkdFf7rvUjXK>iAl&jRGP0QoLJ{tJ)~1LVg5`7%KM43JL)beh`o^1mq6^`9wf|5s+^LXKz{cw`BXrD6_9TQ zw*mQXK>iz$4+rGO0r_%3{v41`2jtfQ`F2459gvR)i<) z4+!K30{MbK{veP~2;>(6`G!FLA?Y7_d_*8W5y)2r@)v=8Mj*ct$ae(tAAx*GAU_hw zmjv=BfqY6JzY@r|1oAI|d`uue6Uf&D@;8BeP9VP%$oB;DKY@HuAU_ny7X|W1fqYUR zzZA$f1@cdUd{iJm706cw@>hX;Rv^C>$ae+uUx9pBAU_t!mj&`?fqYsZzZS^11@do! zd|V(u7s%HI@^^uJULe00$oB>Ee}Q~pAU_z$7Y6c&fqY^hzZl3j2J(-Ad}JU$8OT=# z@|S^pW+1;A$aed~_f`9mrP)^4EcUb|AkU$ae?w-+_F1 zAU__+mk09afqZ%(zaGf92lDTMe0(53AIR4S^7ny!ejvXe$oB{G|ABmfAU`0;7YOnP zf_#D?zaYpr2=Whte1srBA;?z<@)v@9h9JKo$ae_xAA)>{AU`6=mk9DFf_#b~zaq%D z2=Xt2e2gGJBgoeX@;8Efjv&7y$oB~HKZ1OaAU`C?7YXu5f_#!7za+>v3Gz>Ze3T$R zCCFC^@>ha^a6x`tkS`bH z&jtB(L4IA3Zx`g>1^IYEeqNBT7v%2+`FufsUy$z?kS`eI4+i;!L4IM7 zZy4ks2Kk6VeqxZX800So`HVq+V;N`l_>MvTV~`ISe zkgpo#uLk+7L4IqH?;7O42Klf-er%908|2Rh`LscPZIEvp!Jesqv89pq03`P4yvb&ziz4-&mH7<2l?JX{&$cM9^{7y z`QkzTc#uyXkdGeZrw94!LH>G>&tB#&JbrtS?;hm82l?VG4*=8$0QCYu{Qyu;0Mr)% z^#(xw0Z@+s)F%M-3PAk=P|pC=HvshxK>Y(y4*}Fi0QC|;{RB`?0n}Fj^%g+=1yGLx z)Mo(o8bJL9P|pF>cL4PsK>Y_$4+7MO0QDk3{RmJ`0@RlP^(H|52~dv$)TaRTDnR`T zP|pI?w*d7nK>Z6)4+GT40QE9J{R~h~1Ju_5^)^8L4N#8*)aL;8IzasnP|pL@_W<=i zK>ZI;4+PW)0rf&a{SZ)31k@J+^+rJb5m1i=)F%P;NZU?4+Ydm z0rgTq{S;771=Lpo^;SUr6;O`_)Mo+pT0s34P|pR_cLDWYK>Zg`4+hkS0rg@){TNVB z2Go}U^=3f*8BmV~)TaUUYC!!OP|pU`w*mETK>Zs~4+qr80rhe~{TxtF2h`UA^>#r0 z9Z-)4)aL>9dO-aiP|pX{_W|{OK>Z(34+zu;0`-DG{UA_J2-Ft>^@c$GAyAJ9)F%S< zia`A$P|pa|Hv;vJK>Z_74++#q0`-zW{UlIN3Dj2t^_D>WB~XtE)Moa6B4+_+W0`;Om{U}gR3e=YZ^`=1mDNv6J)TaXVszCiJP|pg~w*vL9K>aIF z4-3@C0`;;${VY&V3)I&F^|tWQN1px`sK*8BbAftYD6VX$`dy%&7pU(A>V1LwU!Wcs zs1F9}g@O8Epq?1E1og#0y)jUK4Adh7^~pfJGElz^)H4J1%|N{~Q2z|nLj(2EK)p0j zKMluQdU|T0z8a{v2I{YYdTgLR8>rU?>bHSeqpKcA&l;`fT#_?m+!JP!A8(#{>29K>a*WPY=}B1NHVm z{XI~R57g%a_4+{lK2XmO)b|7R{y_adP!AB)2L$y3LH$5bPY~1>1oZ|%{XtNV5Y#6G z^$J1#LQu~T)Hek64nh4xv48XQ5J7!JP%jb3<30UEP)`xmR|NGILH$Kgj}g>o1oaw0 z{YFsF5!81C^&Ua}M^FzE)Q1H1B0>E~P)`!nmjv}DLH$Wkj}p|U1obLG{Yp^J64bW@ z^)5mEOHdCJ)W-z%GC}=JOb_a5g8G`E-X=Z@>TiO2oS;4@sMiVVcY=DJpuQ)l_X+BM zf_k8!J}9Uc3hIY~dZM7ds602Cs@^E5KMLxRg8HPOUMZ+w3hJ54IKHQE3hJGL`lp~C zDyWYN>ZOAEsi2-JsILm@t%CZipdKrz&kE|bg8HqXo-3&D3hKRr`mdlKET|6)>cxWk zv7nwTs4olZ&4T)~pdKx#PYdeRg8H?fo-L?v3+mm1`nS?g^7L?Je$>;)1@&@4{ajE_ z7u44U^>#u1T~Ln~)aM2DdO`hOP|p|C_XYKSLH%D)4;a)32K9nL{a{c}7}OUA^@c(H zVNj14)F%e@ib4HiP|q0DHwN{NLH%P;4;j=)2KACb{bW#28Prz>^_D^XWl)b9)Mp0u znnC?$P|sQV1)jb$sP_!&KZAPEpguIH7Y*u1gL=}SzBH&e4eC#WdeopkHKQ{q$ z)}X#MsCO;*wWog#>S2TW*q~lEsGkk$X@mOOpx!p9zYXefgZkW{UN@-U4eEJ=`re@4 zH>m#&>VeC=mZuL6>V<>);h>&4s4oucjf48*pdLA>PY&vpgZky5o;j#*4(gqwRZ#yN z)I$gL(Lud*P(K~iQwR0cLA`ZQe;w3g2ld%Oy>?K)9n^CN_1!_ecToQw)Po20;X%E4 zP(L2jlLz(XLA`lUe;(AM2leSey?Ri;9@Mi3_3c5ud$if$w@r?nz@KG)d$-^RX?}ar zpC|Bms^3EJ#w3aVbpplB{q`QgiN}1l+3^$T@ww0D3nskev(F0tu*+u~oj8G4Zt&SL zf_GQ@>{7uMGkx{}!C9kx_ASAoJ$?4DV24&ddrUAr(&vlt=@R8nl7Rntzt1;H5>HDYA=i@aP4M4s1O{}0w*_ZgwVfCdL==#Qgf-_{@d;~Gg?L|oJW ztv)Jho94wut(U}Tf7Bd*oFvDzk(e(gPlAD%cnQ|TRLcMAm=lsx6$8nwjERzPg)ere zM56NjZ%KY^GYzlwKQH09sOFL%7qv;k^_oX5i@RT<@qbAyYDJtTMs)PWFPF5am2vC5 zXhi%^8ePR`WPG&NwmL3RQX@J>#c$BxULDuPi^j!gYIF^&Y7qaBM%OahDE$kJqPb1^+qigb_o!y|g8SMaexF90Gnx=TR|~iBHX6~fxwMKlM(kOddPcoH z0&!7;Wnb$1r%2eJpXi+gslvBH|Hand67Ux!>XGQtHPoZ= z7bfb_+@x{ce}9n|-=lGDU4O9`|4`zMisYZaJW&3B=UBBAZQ!kyF*lSHHfI zM7grh@I^N2Uw=UT5zVA7rpL+Vqx|*jOM0|l(qqn*LaiH0gR^wBmX2#IwP>JTv#_%9 z4TBX*k$!UB*H8A_2HqB;&uK8CSrdO#|G=0V2RG1a8$|me<8&J%nnlQ7HI%6C3ZspB zpAv1na1 zk#uR$u&O2X%v1LnWZ5q1N%NVba?ghsw%#t-&Mnl1>$4jVgNsy4=H$g#jwd@3a z7S%1fn||L!g;0TsrxehQNBGuzyQ3veKeT>cTK8>=17-F5ChJeUC#|phHpOYdQoRwFQ zlUkgcSu{5?mc=h=rvu^lXCNNvy!sXGv-d8o12+kJTq&0PI~5?xw%>Y!`1p^ z--CZ6g4>akT#%DiFl$y(+T7f^MQO8o^-RvxqfDEbH7mV1yC|)wJU^>2d5$(-VbM%^ zMM+rhef?QZdeIz-c?}xvHE!gu`+WYyE?qiCE=cSW*+A9>$&vMvBP$X+c8M%XjBK2^ zEOK^oO~^{m_VzYY53(SA=G?O0a;$|#>A9I%dc3|+#YOUqA$eJ|F3FoYch=mj z0y*CFqT<4n8=N>|+OV`sMog5g4;k*uAM9;%QhG*qmTy*eUV4$QIJa=_?A)xGiJ5cK z3%E6t}&1$Fx~*xMi3mC;$bgUfsRvh#9hC)WK=djN%V@(PMhO$ru2xg(Q?O`MdL zI%ve`$rFZ!pTMw#3bt2|KGI+_^NMvB=SnTXwh89->M41DJNv%;AyV$-rUp&8c=9E~ z#!O-}hblRFsJhFcmYY!5blze8{n-A)Tc_LKc0w+}Q_ttg{TVZ8%!o0mzKLl=Qd1}S z6~=q*=LnNrgoPb2E#Q(zEBL7tWP)nlx(`pAAWcS;1$7q|Hn(O0SFi3g=d2 z>HQVF3cTjh=G68$^=b{?nROSD&%3_7YtB21b+^RC$wP(=n>dlzkk(Zom%m=rgS^Y! zyB>!0pFZT0i6bTk|EEpNDk{!TyR>(5SsBxZP8^pudTz$_iFw5ZnOV~>9x}xHvA3zZ zo%8~{w8F1?-Fes8P$SVwOZNjanADJYucZUD*4(}GeYbox$D865om%&d&!+44M_ zl_ynu;q;6QxsJngv-2{;qv>+7&(7lZgTMKEO18dySfd<(FF7+WCnrlTsAM@w$>~LM zwPzF;om$H*dHH39TIavUv!#f(v2?e*r8hAI!Pm9V*Ip8|oV<0s<@9ozr^`9A#>x6$ zmDA4s>Dvu|^@lnL7f88!vWAw?(nC&^NGn;jjIO%9;j(Idq5Z9uuy3LM3ofDhg1wWl zatkG2S1zG)`4SHulV;UQEGu+SVR_jS4&T3Q*}ti>6S{x8Us|7Hm8{|QwU{JQ#fOE~l!3Hn^APs@dtP~N?g5ME#Ju=*NHUTFWGmT>4dTF0wWpMHCX zmQWCq5MJL>3+dwF&7`o;q=o{G7@7pbjXGvJwM(fk_quUIx@26&duct1_-V&-W6c1r|dX(?T ziBP&?m1DTHsY83@Fmi_f=;GH`r=PUBoyi0Nhgycy*nX1u2=HOCDOYR!{g1o z{n7RhE_#MfE|I>|TD*-*S(NLLaU3P#9Hw?t7MGTQnP(ggZ`j*wl~YgSRuv7%mo5lwyG zIf#(2Y<-q%dJm$00&85qe-*utPr)gS>vlCglbBB|CDstHCax!LCf-SWn7EhtH1Q?k z0pcgbFNxn0eqSM1LIp5zm@U(7=Ms) zm+_|=f0gk!6lHrq5Sz>6K;ow-+RNuf(sZgBkDU`^Oq6z9jx)2i2AP8_-(|y zhyjKh1$C(%jv0zkVlk0gSDQzM~x0pfxxO~?221+pr?IPd z$E}as9J}sIU*~pl8|z)yd~=JNqQ3LBjNLr;+ou|I9-28c;=2Y>gWKM9Bq}cY+TsJT z8=K$MEH%!_NWJSwT%7MnLahHtLd@pWj&r6Qjl1`)qfzT3Hnd6|m-_0_sC|*wp7{Ov ziSemX>xQRlXv)#3+P9C!ZI4+uK6R>>GQ#`sPmS8B`H`EV)?Jp`(o2iE$xBI%-gw}s zZ+GOi<5Dm4(jzzdS>o-ZQQIR^N65B<+c}vtK6Mf6kMe4XxHmBh8X)-kR zXk3Hn^)DWc>;B@=DBs7jpS4H)4Vn*)JrWmt`;oZlm?Lp9dTiJKBX)E8oWwc0AN6i( zzA5hJ`a_%F-u@e8?1Nn3g3~qNdI?FM_>DO%ZR88edlE#h}-z;(N6n5^!a7K;~dEk zKMM;ZH?&M0FJ~ccUzB$i;*a#)_k(G9=n{429Y=W`_J@R{j;H=cHjDskL8$RHz&^B zv9kS&j5)q_dX%TPS>TtVU9p?vHnv~!`N|!0ycQZOd;MfTX<X)|fLNNKsct9Rk)SMMOXdZq0KYMr5Wi>|wV2YKxo zyvo9_-e~W-JK18VU!lQkSKBg}6RaV;y&^ZY^6HMbS=;K=t8{%`d)@kvSYCJK^3ajj zfGkmdeXja1mxq0KdC;8N!IMH!QP1o9!XJ|;#Ui~vLu>Cz?vHy@Ga{mOvMti+%c9HW zQYIoIwx?!9MbDJ_BB4*OenpxQ6&s})anatBFfO)_B%Yk&`$S87^N8p5)lJ=|@jl}; z*jBeNcy6$cMOueH?jqe_T-1G9eO%NHk{CT+l4NeKtCWk0ddvHNtNf4Exw%{^7x%9G zlesxfl-aPjSH1FaH+s>CxW}XpnVSnnBjc{q+|_Xhz1*m{8}+wW#~t#bad8i5?iyCr zAa0ocb}gfg;(pQSHF3HRIyV=suR58VJ1h{Zb8~;{-aM^UG^%%>S18!`mASd#&PByN ztlLYd7u=heIDOg6+*~jk8+VTWwkdxr4_1vft9Q_=szKaK`rGD=Cd9SW+!o$Ob#5*u zN*g0uJJ&KdS0Ukg{?DX(|6LOF`6hV(CE81V7XO{Z{5uaydXlX1+JgSOb(cqLROcZ5 z_Z*a9iAG1rFZ}mvRQI#~GA(?cMkChy>bKI^{oc{8k7^(zPP;YyxU3De=i+}rTkA88 zuCI&gh0<`L*81Q<$+=3St2Eb(>J($c2^xJ!fBU6IFRP3GuF+TOqVW=Hc)M2huvXPZ zqxaNBFVyI2`Gx-x&AnTr>+7O=I(?1&KWRdYyf%NA-!=AHCf2XT8+*+X=hp*j?6pa~ zV7k{J@xidy8uf!=uPqvQmFnR(69K%S%o&-$!`QfR+My;{<-s{aFIlt>UA<*l63LsAC{zMHInqc1_~q~uT5XGSrU->L|?OM5@@G^F%syh z0o{jT5@@a!v{)svSrTh;g9IMdz^xK!5hLsU5*Vm~JrbCxf#)SKO9O96K%Z$XK9RuH z8u(TM|B!&pCU%j3O*JUBo#`JJQ7UQrTxleywPRh{nGw}d5k)=$U*!66F}^dVN&8$V zKkFAP;w84Ml0^R%k~)T|)l#(83Q5&O)-JbLmSmq5AsdK^%GaRYa%XEx>2gTcGvwpf zuY2Vk{}73JEizLB+D3~tpsjYl2DBYNkU(o~*@*Q~UNa4sPP^AkH)uec>30oiGbPoN zfHu=84QMl6sR3=K1sc$1TA~4Mrk5n(Yva$+Lp$H^*JEybP?Fl-s{iUjQe=i4kiUoD zYk-p(VIjQ_eeGnVSjzSD`@?d)y7a&$=f6AW9X`7q6Pn$Q4WHePJ9T!uUfs-b{c{=w z=eBPM&TYqYGFvB}<#_9dMdiWRKqjDd=9{?@&j`(%YyD@2O{ljFW?VnG zL2$CYRj8m`X2JRMvy){bryOo;Z!2x!~> z8t$a1Z;41>^#KWsz93(Y}RDwJYeWUrH*lq~4Hq%LNjWnR5lr z{`<^%7q7rXg;0T$Gv_@eRX;kV1_j**nPpeV@`9mPHZs0Nr zc}sWsAKd>*3XQy0FN)fx0ev}!88hfn_m@=;RpC!rWnYF$oRyAGlptGssN{Of82KM; zm5EI8tQ~Z({Jy%~xLcz7Yrju>c-|5t|8K(}x1wAOQkR*FcsKMiXvI*Ie?!DHgEfDD|j@zaI zZ5@e3ZPS2$=8N5hLa;U|B*}G4l!QWeP<$}lNl{+bcIW0)q7yv zHVtKa8Qv8ey!NIm43+BSd{0u;s)OYvqi$&{A-Vk&f_0Bm&}-T6o1zff%y@4z!MevQ z=u1!Q8^29MTD$y0((9J9BqVp6f>t8?F-~!6Fj=8Yex%8YT8XsCxKL%9E=9aWpB?>V zl?z*ewT)Js8BA8tCW!FmH&@ghjPO-8SL9YkhizqaXe(j2idIn|tK2FItRYT<-lEyT zw3GW4N(;LwP9{y_54~N~uCKI3c#>8oEw7+^6Ku**fvpnQE~}h&g_mWO1{tdOnyiwn zptpi1E9xn3aMu^CI3NL_iLP2*{?pSN>g-h<78@N*al`vt{#Xqr-FVnMoK?$n~t)k${NAE7A$*Nc-fP0NUdCR4GX zy4Pa}Ce>Z{36j*sE9G54+LYcUtpRO7@4DB3o&$L*hfc*Q*S+pr2QPoJf^NpU?lqt- zJ<|7mJ8&6gcphmCdhy7P3WSp1YPu~L(6mt%#d}ata=lLFaJ-! zYb_gz@Lr|=f3Y(Be`{cPzu%wIMeGT?B(-mMcIR##&+pW(S7d2ouTGH-U+jE-k0ot8 z*o!;f-?qaNyZwR=x3uXPS-&W2DG!!Jo;5XcR!U?-azwqb>aULQ_dG9gpwzNe zYiZN*l8ZaaE|z$;EbVyyGOv~*t)*9@w_`z@HnkJ1n*ce*bTQoU>ZFCFXPV{xJH@c@ z@6)Ye_JTC1``=ZS!gfncdMoR7{(SvI=HpmwN`H`9lkfeEAa# zGJAOcd!B0gspg~qrJZHS95vkh^Hdv3t=~J#h56ZH?pL6emfqI?ej@V+1&vPigo>S{ zSbK@xYkIa<`aiH94VqHY4%M>-?BVl(S5?p?_T(YY&GqbPgVlvB6!Y~LgME3$MI(aN ziZuN@)lPGQ7C7A)m&UPP1wBq4v}ePphrk049dEczXQP)0gRg zQf}aX-=^}kE9*ZnxYQGRYVzr~pO^c;*ve9dVx?`hPZGoP*P9rEU`OZw8#_z2M+q&V zu9bGSbW}F9BuF1nKUs9YwT!NDvR)!<_;Kh!wA!zPmQZ~oBq6-M6;j_iNz?kY4MO$J zlyG=`I(785q=lAHeKRB>yuOy__4d67*$Cef>1RC6ot= zhu3#d>Ki9%T3-`cL-hrF|B}FElhl_Ox`-t$RNny!hu7D=Z}6){>uV-!sJ?>|*57oO zRhPZ;Y4eU;3!z2xbXA*}@N(;02kmrDFZYWi$j|db=@D(D4MPz@twWbM353EL?3EpDs~SDEv5v%W>$w>T$@f)*XkoQP^(#_DOwe7ZzGVLB+7<^3CYz^XYV-9FAud zsM}4DRks;lpAMltDQTf4R9`3_!tnI}3A;_*my=7VRe~vMr+I3A*bOH|)XwtMe7$2& zE`PVXl$$4P`R~|WhW%W&-@?1rPVR%Av6D;WX+{Wtx63^96iZF5M^0DWqVeu^vEX@g zB(CQ`-_dHfIgW9C7dMsmy5h9*C8x!8%qp~K{d%8keTQUis!zPSZ;@apDQNPUmgYHE zq|GWU&hXVm(r3;*8ObRQdSadSS`M!+Soi5YQhiH%rB2TX@2YBn(|g03cKQq5mm$Xy zFQ*}!sL$j0GlRCJntrv$<(aaP`8w>T`MVk4!~B;S*XNOz|Ag@`6{UO^X*5kAtSIpg znl3l(XvJ2+aeCd}c8v=@s3_&U`X&A}YrOzqF7DQ!Ff~Kz~-bma*+(q0=e1Z5T@l)b= z#D5d@#T^kV?{8w9q8!gz#CD3Z-L8x$Gv1GJhw+OUAEzkwO;VH&SSHi6iN(Yk;&S3T z;`NI1yRD4hN!(3*g7`FXKk+T%$HYU#?-gZ#{BkWSb|PLx980WFl+H#Caj~Mb!#d(k z#9N8?5Y=Et%RNVYjrcC{An_aG&%|TID0wjH?;8@ED@uF!C8iPOHuvr)IUEnY=a|$X zk18)Nk3tW%|D^X_60rx-dwxl}K5sSOdwvOyV|)tna$*K?7O{j_L0m*!O1zP{iFhmV z4&viPeID!fpCP_L)c1>~zd`(r_!aRm@h9R@;-5sFKhxibY{MHfE^aG{MWqFT~vy3&&#_Y=M6uGIG)%aqoF7Si!hw9wzanjIShK zOZ1-8lE0PlTZub~_YofPsZzNn~%l!|?b zYEP;05yWxCNkp}<)ORMS{3H<~z+IE9!-%p}eu<`PSY6-2eL z)%tEG-a@>ccpvcr;^V|x;xoh-i0>0WCaU4C)_;tsVO?X04T(*NXA#>H)!tXj_aOEo zrV!N(So6mc)f!mi8ALS-)_5^dZG$zwf_M$_THrn`^!doQCT2`m+)rsOeH}CiCYgN_ic8nVDJCJ8eO)9{)E! zd;R)d*i$|E5)=PxpS=~jGxCV&?ZLU??|X*lv$uSAjChtsuJ}LfeFs<*PrGkI0t7?^ zL{W;OV!=ie#DWS4Hl*6IASlI3RV2GR*s&ohHY`}Nqhc>8Sg@jEqbR*5KuD;8Kyqg` z6aM%=-*>-r&pFS1o^$S<=h^+e?>jT^%+5}>%>HJQ9vB_SjMH*vAEf7O9kYs2a%K)d z@_n&VkwuIf|Fov2NH$4Tq{U*2qV4;)#Y&muSk;>S*e6u0H#5gO_X*VUSrEwaITq;d zlM`qUXBzbhit||zWDnj=}tc#1g&`C_d! zI6Leh(>ASPKVya#)7C|-YY?5nwo*Q%QOz*aa~>b)q2Jf%G2Aco86V`Kf86IW+~@je zS@}7sii}kSSz}|APcRc0a2{V|KUTFyPc8VE!aSr@?V_Xkg=xDpMXCCYs@7PJB`i;a zV`;Dd*uhcEHfVwQ*a^=$N+KuuvzedgEJF2IP*=P0!h6ZkvC?Q+qbiN}eUCfF8h;83{Fef7)&r?47XqjtSFw8#V znOd6YK1iQWHWQ7-Fz3Sus1>mD{XHmMgccxD0 z&s$<~*iTVjHhVWRa@c6fi!vYX*no-N&Xf(|j=hap1wn<4Shymi4JwHn0X z#3AR86lFn&Xe>(&9U$xzFzPYq6_nw0vU*NDa*iJ5*^Qihe3&m`B)bV87n_3ys@Tm~ zRpzLm#4R{6hl5^+*kXLt8k`)Iw-u{eoUbUhjV?t#e=GqS)Ox|4vMs8Kgo9qwU`BB(BOgBL=oTh=Ao5Mk`AM6mUYH-j%E<2QV z3a8P@>k+0#ze~~c*b<>L6?zJw@_6JoT?U8_n zBf8&#X_*eF=vhcjLzx_rx)Z9JaDti>I(tcQ>rsM|I-@uvxb=95l1@V^dLP#e_Of6w zrz6!{u3BOhjSBXNKzZp{^zx_~w2r}?fzBct%F@z@-qE{<1bT$4KcYEC+DvzPsuB9+ z%Qz3?4B^%p=fSk-OmGV(cmpHH$`inOP1;Nkd0y1JMbM1ie_&ok)Kugh&41EC1NF#x zXC%`SN5K}2f)Q%yn$VNk3hT@+P-QYvVqJ8MU3RFi!895uP48|@CaR1)`ZkP^OE?Xh zuE}PpF_~y2OqbquI)f#mSz~JGboOGp!mR9p225s`g6O2Qr++eesOu`3tiM*z?7Cp) z|M}!0`D7ZjU?yG#^Unn{JEs)=ZMjUvq@gZTid5i<|8q)Fk3XjrX({ILpvgYkT_*eJ zC?a4(cTUiO(~jg*cXZ`bcY6I9gU$*Juu0*)l0G}7XH1S4TWIQ?U)3Zx4o8D;#F+YS@K#}MSs69GzqD89&y0_x%DbgMEp zz}u(g;6!u*Jq9;OmPc?JZY)L!GZ6{b<@O>7Wwb~$+4)dp!QrjMInei2xIqpqf?IHd z99U)|5>UBaW-REyJi2lh2 z&V-L#;UppfeRF{^8uSE|V7a1|h=eV0gH3_}-SMC&1hH^qF~Zo1NH{20IEhF&B3CpL zk#I(?XeA;+&P(trf}#L!@QB%oNI<6tmVls5VMhWqqC^^rNKlb0x`{~8l`DpcNazDM zSSxb~lW5Ts0UCsa2Sg+y!9}iwCnB#XC{Cs>oC_SUq%M=`4??TNu`Ep>b3D-%rtpLt zJhKQE!3~~SA`uBI1~rSMKSAM!6hD`6b^ ztjG%s)1V9Ufw3@|7JZ83C5P$KCCkrOSReX)$*U1&NLM3Tp2s*53G$QYr8s%0_#$XV zBf@Y#2?7D!kQt#^Zbl%58(l#pu<7Q56-0u%T+v8Gf~H*2qUU(&Lj`(8zb@3lp@;yD z_QJD^01f!U{vVu(gbi{fJP`?Z;Rb)v2-4*C;LdYZ0&5_5;(_w5pp$wc2!$J*Srd#r z(1X2<5Dl1^4u){AL`!VB0q&9OuA!@L4-@}C!{qLKtMh}c{vTZ`_9X)ntBpppR*q&F zjAr>6vy6<*SiSvO8%DF#jaeJ~S?b}e4aO|>(F`Rva~Rs0ckaxPGzsnglI)N=g{9_? z(4#YsPGE^tBeb(XJ3H$ot5`bWkT=d!Gd5>M%w(xeG~b9~=yK>RCP<~FLH|Iqa^3dK zd9W!PRXh)YvXWov~vuFq3@VZunPBMihVvJUTZ)HsM#!N5#*-7$- zug;8MPe>wVgxFZY^;-Wi;Tz?{YxrVHH_AtQTN}J4av3CEgfH`>MHKNDXZjC*_%gVR zWVp>3yejOU3y^kkOD97M@&0$=ivM-Eh&ucqp@_TsDpu;H$;S>|7XJM&Vt@Zzk~cbg zVSz!A1ddMGzoK=c)by|NkDl}A`m+Cou^sFi;qU+V^>*d!8OzDtaHZma@IZ!wY~9&s zXpVKT7hEKHWhW{69}~6L!IiS%!njc@85>sy1q6nNG2k)59@I(TM%AY~DLU4F&E}@N zAkE^2l|o$+<)?oDDF449X#aDncb5xUXA5?%LMM$ImP7wCy3n~HH#`iJ>iy&rBY4I- zv~H>cY*4s-^#3HjH@emRLw>fs=6`~pt!VzPtJD6sT*{W_Vxp%5`0_)CF&Gsff0X#Y z!?EuASfY4%83`)_hh#g$RDA|x7}WIOhSH#o1Gi~#>-v<_2o)WA3GXFT%8ES5#ck-%NzqBV#GxU`uKoz<51l7ezpfnXi#U%tL=>7e8H{W= z450|9EVSLis7RNo^N%^qk6=2OJs1KVCc#&AD}@44QTNO)GKvm|>1>gJgW?pvgL>EF z*w&?8bYYyLowcFdrP_?^&|e<*g+Ng*!Y<9l2<{{2eL#R5Rk=Sch^Wl2{)*rW?h0sA z1cg6^uE4JL{~H`;MY#wOXSr)&{n2tL9`($>!oP>344bh_e?=|+S76CkBkDA;=oai$ zVR=1i4l-(!G`K^Y;z55!(|#5G37Jv5Px@Ot8g*0z6#wVPA;q$>f82xrcqTx~Ur$3w z>%83~MgDC2x5wPxuo!iC;IOMP)ZrmtM+ix$4-vx13~Wc&E3_sk{0Y*0Fw_STFAOH7 z5sitUH9`j?go%b@`&f(oF+!NnAM2~J9)a~O7|}9gDBS_9qs6?Ceg^9_KNR|VhV_>? zJ`?M|Fcu+%^=Zdw1TTt6x5c;+<7R}=|3!@NFg9R>r<=|PRT}Aj4gH|s9rA~+kqGG_ z4v3?$Zh_GjBi*lIJo@dT^lli@coWjmP!q!C7*}Ep!5D!N-8)e_x_?7Fi1i~FlQ3Sz z_yFS*j4v>v-z)O-86(~Ap^okk$WHfvh~-$Pe+N*n$2$FcfI9tqfXGDs5+WLiLWl;V z5Tef>2nS#sh7k=+A^RANwip#WMKnr?;?ai@gf!0^qCeJGVGP5#5hMM3g6XzleIG`& zm>u$yfRX;4LH#1uuV6%@z9=0U{X&?EF&*Q3jP&mk#-j!NP`Y0j%P=bVigj3Tz}Suv z-EdJpRgB#*>SFAJ5q%&-=>}sQjnNY01dNk0I%AxPk>;Pn{ByCs6r(Rjntu-CH)0(v zB#6p8jPWE!`Z@vaSFnBqBh5pHcJv_-<$H-y!HY!CvB<9AMJjlZmDo;SUtoL#*4r_{ z8zr4j4I_Qsf$4f#&a2 z(L=|v2_uP-=1W35`oN3g<1nH{K#_h5<5`SXF(zYtfRX0A!}PDP{uU$6n}l|n{|=Gn zO+qZd@icD|>O8F1V{FDK!^lF{Gnh^tqb5e07Z2@&uuk(Pp-%JTA=11_h~scP&6|X} z6V~bbJ$w&QTo2*pfi4F|(>MzEcl4Bm`0$GBC3?`1zp+|a|9ki><1EM7Kr#yq|C-M- z5nM9yZhjzN4DWf8-PX{TQ8q>Oki6P)Kb z>&Fa?UKBGtIw8h4Ixl9hSZSpGu5;0gb`2J@M<(nliOz$P%E)ITrY2j&VWTyMS&#`+ znq?lNF5)P`^`1FL9c-V!aB}0vF~&THQ(6Wo4U31!5;9o~xH9v$=xKa))(KUR<>;&l zy+HPei>H`v2)QGM!A_1)Q-Xfr`oXNa98bu28AsRL-PseaO08hLAWgw|v5Xnt%JycC zf8F4we30|d&@MV29t8`oT0Gm}Mv77NSsIr_57>qDQ_*K>M5|NhN3%s*Y*bPe1Ix_x0=TEZHkJj@BkVkK`S5nHJVrrX7FgnSz-SkGHAx)O#kt>+-f zf4LPiKjv`E_ZU6e;vRh~rWY;6K}nv9Iqpj|DhnN5VHRB1dZ(xJ1ZVA-zR?~r3!@Lj z9FNY5$&F^(Dvn;11u9iw--DM37}!i7xTn7%_k*46??Gukv~==X=x&PMWjc8+^aTwu zM3e?EfObf6p)Xx%-m=mV`iqW|D*doUUtz`)C=FYAKFUDfQ*2{ti)tRUKwgU$4XWrd z;4fZFCQ6N-d@!#CT_iBCg@e*t&xXmB&@GH*gIG06$Kau{?CE>H7>N#B<%LW_3X{_l z<>#=`QecqR5{Zl)_B05}KG4LDV!naNmC@85$Z^SsvVzz070Qs;(pS!F$v}w>ILN4^ z;I$Zb@>+sWcB4*SOEfH#-49bb*c^2KW%uvowV=l|wlQ|4!I7cZ0a%5+7C#g{kmj|( z;?L3X9J=@moyF4yT%@BAv4buk33FRGoIR*EmlOrS15$BJ*nP$L1 zHc3twUP~UQ3Lhq#xxoI_$!qaKj(>OZTHr5{!Oq8tIh=bawg4Zs2K@)E>_V(+aWYYC z(Ldz1j6!~j6}*;&PF~ANHAQoKqI#UdsuH~xHv4oZuZ3=n#6Nj0XF7Q;@K6}+vz@#a zx*q5LF|UQD&z#4+mV8)Y=44nfTu74MLlw zR5Yt)I%2hOVJ)=L-C-jXT40n8%|6kQ(@wNaV9W^^(;IGz7)WVRM5D%i4x`L*bQDbF zf%q!g=s}hTt?qxsY=ZIbN>Pv-QG*>Lr*tl+C60ofEfi*=`7F9j3s`UVXUJzkwSc^d zKX#~H;D_)TaL-nSd=^v{d79hMB$sd+3i;u2n9Kr{hTe5LgC!z9Kh0<9&2&UvsVC&K z{KL}zC-Pa;VgLA(-qQIWu!!EG(}mvB^DlY}r2G8!PqcD+OD{RSrT3pP=p?}aTNvI# zkG2EDpr3n1t#$r$)5eYGJJA%u!=-vha4N1T<5DcNk#R$-g z77MN(ndl4!ciQfSU=D2$W76OMqiDMaf+Ms&1SBE>RS+^K5ZtFlcLX%Ak`W9Nksv=< zG)zMW9k`bttOvF*OrS6kZt#z)5KM&|TnkSr5ecqxg-z2u==(4uTqO|+^evbX&Y?*a z=mG?n%tIhQ;6>mQ=yBMpF&7T zL4v#vVd``plq*Cc63`C?CZiIOa1w6NDFW1}bao`j`$gvu8XXjePC6G=UrR2c%J-3rsOrXY z5mnqpF1kWM-3^{HRHsn5DZvUNMD>Gx76Gc15+hVeQ8_5X$3e)6liO7gqB?b1chV5n z2i}WdVAFfFLmi@P=&BEaiIx6eSzfX8)$~6@%6Y+Hj%FE6l#_DoSQ`GUZpN&L(X4I@ z5OKv5?f&;H9GWo$SvYYhDd!GL^CzU*sD(qG4QnI(D`WEqlrvV~Y5vdhY|v54zh^;b|MjGs&PIf1;h!;Z{!d6Zoz?y0q#*0R z{SF69gl9p)(eXpSm%sl9JF1o9jCL-nsHjgT1LuD(^9FsNLF{40e@q*9xt*cAnS-YB zHqLg{9V$DOW7xY`yOm<0@jv`O(~8@~|L5E&npyDxF%%j&aD(r#bQptC0g80y(12t# zK!*ZK*Y&AG@oX{@+Tmxv&QPWQ@8jIGL+9`>TRMZHTt{f>>QBo6mJ6S7(7Ow&3n~}Y z-wSSvJW!-LH`ZMY3UTG%(oKMw;eW$)21UB%(9*Ts93uw(*F>mXWLK0ce<<$E&Txj` zD2@M8JL?n-ZC(BKF_DkOBY*HSd#6A2-B3{nC^Gz^KQv~q2#UC^(9qT2urB^!mQH`i zp{&S*d~AS`!{v{YNbQU}4CSu=Y@t8YuBd+Sb3muRi%>@XP=7$-42;ZHbRMXqIJDiu zs7SXFjtijiQbkatdjt(Id$7V@1=Cq66o@Dt3Yl}vo2oSVNmH|W~(U(C6oA7SL{_Wkj2fRxUs8l?R7D2uetXB4FT!+SmISBP_C zj1VfH5W;U;s6QdjO%=AI>(zfH=LWsVBTj@jMjwo8F`}1t6b~?N!*~GWF^vCRIX7qq zEIPig7>h9qG5$~G+|b{w;c?Sz{J;y(4S3-}+?}Tw(-FdWdQBf_&&77dw`eia;XRLD ziw7dT_6|f3criovO$cHBQy9}RR%3+S=8td3f9Kj5<9HK{BQTm_L|-jXISv?SV4RI{ z4n{N_h0-m@xDsPH#z>5G|Ay(dVtqHpSd2$8p1_E{j3B?s81G?3_abC}fiVMPCdMp` zIT(LqEX7!fQGl@?qXeT2qYCPuupBhJgs>+@J&foxDYB!{C4?g|nqfqvW5_-pqdi6^ zjA$qd#d~5zUwe?QSThWL?m;>|7zGhv9esI2_PrS6FdoNv3L_ezLg~=J8NxdlA7Ffj z@dZZ3nql;3R+#=Lw&!7_f49(Hj&%XXdW{oFt5C z7++!hfblcN9E`s)mSf~$q}Paq{+h8a!^pzFb9IcG7|{nkRQ>>r^x_auABlB(tw^Y& zDcvZY14cBLAL(e>2ZUZ2Y0eg?kr`Mu{I(_|v_#NAGFcxD}aB>7#S8#G9SXXdzRM2$~`cZIlw6Wd` zBbvXD;*BwyVjP9h2IF{)ju@w5M4voSetJzah~8LVhA|K$`T&g5p-->~0mdB|cVj$& z@i4}d7|&q5gz*|idQCIv?>^R3G1Aw4Xs5ZB5Hqp;JH{N0MHuNd&R{w;*B{kSh>>3F z4C?Jzr=NpV<!j^i)3bFYiZmiSd1|rH`dZ>+!$yzr|t5+g}J$n4P+r% zSlNynGX_QcYcA3lwD?9BF46!-KZfl+<&&vmEq90Icbecuaycv7DSE2Upf7!Lp}xMy z7r0-hpQY`hJ#(AS3m=9F$C)v(uQPKH;w$;2*rsZ@bjLBG%IFcwS?Vs`u+FQLnN(JC zT-2~$jBXwO+tAxr2C_oiKxDiStbS7rCTV;Ecl_>w)K5o2v}*+LD4PxL9vA?876_?v z;~!J=#{o(FXSQ{zsxJ72{_9go`^dL=!J|Nuf77^w#V(zYP2f1z^hHx)@xF40H zn6r=VfsUd`_d=6$_2|H_!%^Gc@p%q5kq=JeUF8&WHa>5u{C zf(qH-b{W`lxJVY(CIg(=d9qNk4D4cmmknr^fo@MTWm_6#U~kwPS-emNG)JV%=GV$V zT*+hE2c8V*B;1t=%VprON3txVSO)aeF3V=;%RoZfS=o*p88C`GAzS}V2F{ormZ^P` z0h7vD*_^jBaOrf6%;SX&jGVVcCVe6Ux4ILu#rI^u`gMeCO|lF;Cf3VFUXp>yV}fL- z6J_9awXZDws0_?HzgQN(ANK1-^JIN@%D@60cbOX{1BLHq$ZR5HAYikjEOWIC)Y;m} zQ2&n<+Q_sP$N=-Qx$Mbo8Q8OIxJ=Jc272k4$V_Zuy*?SqN=C}Sh#h(|j{!39z)o8h z+Dir;o782FYBKQUI$QR-T?&@2kV?gMQcz@R}5)-p-MxoRk8$ps&)@eNs?j{874zl7bC6uchVdV7|ELQr0plI5X{$ z^sB2B*vL|(o|B~Dt)rx1#kwTvN<%5=7<@)5R+oY!`NyRbTRVXH;X_i3$`0_s zWuG+rdj|+$@05;y(E->`qoreSc7StXQBvWF4q!hbT)HTx0~D34m2L>{0Gks6qz*nE zV36l>Y1*s~@LJ7VDzNDQLFsd(p9XY*?weet%QQN`9rNkZGtKQ_QI);)P*FQjIx|5! z_I*3JHs4yh_f9*Q+rvzH@MJq+ycs5)vArE!rv^%IuZ8Jt45jbqwgWXmFKN78J9v1p zhqTAwb`Z2gO*%oN9T@gvN&7ZPz~_(c9hY(?VB5Clj*90JFn*%2Bm1HRh#Ghuk$WWI z%C*vt55W@P=a=8{X|4qHGsy1PI$i>Pef`qG>n8!ncfapouq0rC!>f)r6>XqTTWZIY z_iZ5W_JfX9H`>7IpxYfzac#hNz_ku^?K922(4jfE4G7~-ceLBIfk)Gib)4+e2DUK{ zcGR@C0{4e|I%@M;LBHVb9cP}jg4&^=gLSeMq!vbY^dVY7+|kgEeD7AU!fj2*oC&R9 zoT`5ZSHBf#Jzv%_r&SDi8y0pHWQ)Pe(Ow;W?~6fVg-eHWyciItojcBjh{57{Q#ypM zVqm8^zN2o081&Du>PX~>0h=1t!61)Z)bL>mNtU`J4w6nX){>d)Y!h~NHg%fA!yHD-wbB0 ztZM&0y%{(em9%de&v7%o%*Y{hV?WSek#cJ@;25SatYHd)nDsrA5k*{pW2UiH9L&#B#| zLIk2ePik+zF9LUV+O~V_6an63%l0MnMPPtcO?hr*MeP3lO=-&)Pm;Tmn8xG8sPu=tYq<>8j!Q|ghYv` z0kfwZmMolF173?`CB7OpVDjx4iNW`3kQ%f_vi(Fgup3B7&iYn^w7dw(TGMLabZEV# zx{eP%%?gs}-{*scY(GgGmk%nRE|%=E=YzTXZkUQT_lGcX@BDKa!B7au_gLmeVqQokYwt2Xu&9@2!jW?0J9$W=<8;m6ORh8hy zH9g6?tCb*pg|@_HO(hs+)J^hhR3#|-!Il`-Re%$*(zfomD!_ti;s?U_+-&c(%{^ZVtVGw_oP0`w{?(+m3d2&M?02TkHn#*c z7$me!I9vkCz8`9q9+dLls25(tfZTr^$1}dp)ZBZt_!SoHRwm!MPK&)9uYrwu=AiJu$ zHNgHCFgYh|?c0x*SPq4dwdu#gLAHe83Xsz`90q(Bc z)cQ>82XO5l*6RH1JE+ZB(;B_{JBT~z-@2;LcQDq)r&ZKV(+nr31(wisNUX%%vzm$l#G9d2$ExwfW5u{B0DJES$ zf+y0?VpjbJ@b=+5@r0uvKyK(u@t}zxK;6hxaca?fpk8@j%-Q}Pn4Y~QRyKVPT)eM} zQ$D@};k_=1wS(V*v!73ijeEWWUw0i97vFmeRHq&g&sp#mI7oMkH@3Y2(GRzYXPtZl zUWHQPEW0;AV^pM=QiPg22a<#RkMnP#8W=Y^VPcc$-;?wI99!zj-6Y zN9Mi&z88jwKh~#%nx)3#yZh4tx39i<_Q-Ug^}VO~$lEk7JzfvN)8bt% zJ$MhmtCL$>oTvxj>wL0hM9&AHTxVm;%S-n`M`mzK_lfs`!LC&;s$cE_yQwQ$(7TSm zY)Ok&%Uy8j@%)y4yYGUG2#=P0!@EFgKC8v`<{dDhW@<~Y{T)DEn$+U>Ed^xw+P1t| zkpgu4S+=w{-39@o0=(MbQa}zAw zqS5kZ-c68cr_%DHJQ+B*%9;;{CxeW;tf`b#QoTUh|2JYrsbTd$X0-HSqgKW;0QE6~r8P)4Xx@RWN>bdh?)`D?r3~ z(j2|z3P^r+w>h@^6%Z1g-0XVnGJKA@-28mtWxx@iZ7#lk3FO~7(R|nD5_quwaPzpd zByeQJ{^oTvk^oT|(>(9%MG$a)OS53nMX+!g(QI3K0k|7%XtrE^0nCOE5ry^Vf%~DL z=7~|~;ra7xp2a*50=q3~?iOXX=T6WGmlS!BLn(0 zOYKg9+I;Qi?&&ANtb}gOpBztuXpAy6Z7;dHlB~^q%Y3^08@^>rqgCC!^_I z<`J+jIIStyTy%Thr>X~yVKNt=3#Ix=|+>q+jy|X?^2VBb37Phe70%t%R@jZ zKcVT>ltbX>@%W}2sRzOBd9h8?#~%cTdd4)x-#-AjUp6-#usi^Q_HmmgC&z)MGb5T3 zP2<2q)%8ucF6;;1uL7Gw`|k&Sn|+%qj>m$~NsF7*bz?z{WNuUOzJ1`rL${_t)qSvE z&S*Lty%*G3IyUWT-2?gyCpHZY-2>*`uxSeC?*@lfnKy;{?grUIhc^w#+XV)c4{F-t zu?vKqGir)|8w1`i(`#BVIR=;-X*Xrw+X?pPsW&x@*a;*@*-h`y?f~oNN*lfOc7RG9 zapS(d+d<$LQR61&c2Kvky0Q0$ZGfCr-nfFl73ioHHm+E@6(ncmH0plc0z9^TZQSUz z1xV~aHtv478C;XSZgd;58Th3>Z+v|!8Vuk*YOL)M4JvK#G-hlD;7;@PM)w8^?6{lM zxOW8wmWQ5c-1LJ44(17sdd?&mAvn|+aGwDB*Y`CB4k3Wns-2AnN4P+9*yct`nG1SW zL^Z~TM}htq!W$QrZUPp*>l(j$Yyz{40~;mJBf;8&<&8f_MS{a8y&HW`Yy__t&23EN zYy^@%ZjG@K8^E~i>5ZdHA^>&Rp%IO7eDIpsxb<;3=%-`TICe-l*!0D$@zjAZ@H^JD z@osx4aGE`+kq8I{_q!Q2HfM!^(eHaV4wx7Ml4G-b&RY#OPRwbj zbzcppNU|CpK3D~G9)D;U({B~1j(pv)d|MFsF!p)F6n-FVw}%a1+ycS*dnpY%_X0pd z`1J;5{Qz*xDyiWLdf$x&joL?Q1aATmh8pb~H>4 z@dFmg(GA+)eS!blsD}MEzTn)*@P_BdmV=7wwGC(5e1OHZfCj6@K4AN*t8RM1NNQg*N=JP1%O{!{oLMO zVAG(2`k^77fLoeff9-<@*nU2%zG$!qIOg}E{ta*kDT7|uFUxfUKT4m~U$Jxpj0+Fz zFYIvzRx48K(fHOnlk4?2C(Z`9%P!VGi+2GX7ZU41%`D)t@_2o{<1BDv@S*zNCuRbj zioNyKq8Wfn+EE`meFkXskFLLZdO8Rh8dV?PI1RK^hSi(ToCdaEURzHlIs=2CfO>AD z6L@U8yne(CC$OBqsDAIMsX+VMocctOBY3ykwcgLk5$qm0y*~Gt1MsS~uV>cS1C!(l z^|_Pmfpnd9{fYxqK(U!w{h89q;G=L@{XXl-Ano?R`jI;)fv2H{^+b*xNVDo)Pnp_* zPmMk5EutoZvU_UvN8V2WN*h`AH}od}Q`-(v#H#UNVQaHU@Ms)3@K`A7t2PdNwdnTnF(CH! zGg071E6{7_Ls8aCOK@>|im1AWC77gsUG%`)0u+9@C>nFg9PHYcDDtZ}19oo5MN{p} zK&#dv(a)Wu!LzS>MSZ`H0(;|kh%^mH0pEGiqI)Yx0*5|PqV6|GfDw6NB0ceNV03b= z=KyPV)X!0&oU|_slv?Oa77*?`KG^+0~V0U4T=%&w5u-M;KRB~wu*fwms=#5}7 zxW~5_EwLU9>aI@^UF4bo%k|cx)9Hf%Wnm_op*jeBZx|*@av2CL?++BAvCV`?Ls9ro zW6*6vZ&A6vG1%VGL&RCuAE>3NiGH8!2M%vxiF_-JzzC-fVS=d;;$?9tz)xb%AO?iqO+m7xW%}T^PHuCorqMC?xLd0FPUVLc=C) zK!zO`uC>wzDK>|M!68~e)VfzV_+}3k9@9ixP6{JR4e)o@|u zISugm{aT@JVK-nI8z8LL?*{IAEEjH>rw*p{@)o{2pay>A%n?5L$N^y|U4@HPIl$0o zx-i9F6?_`xAbiYK0lOovzQ>2>MdNZ#stqCw1mx57~rjny3j6CM*V)z658C9QmwHabw%YJ)BvxRx`~Dz zl$V~UZl-5D75j@{rxqijz9p8`MWwb;gH{yOovLr8h+#Q(AwyfK!kVnQ7H=`-a{EJ_ zSzHVCGU9bzpI6P4)A;9gcUqdLFVcr~j1f)L%9km1(j|=)JLY;_a$EzI?2=Tc^|GE? zu6?G?q)9~e|9QNQH$+5LBpj+kE~RY%2}?5y*BETE!z(RBiTEwws1s&1q~ zEwwT%yv|@&4YkU4UER~DYHCwQKwXckeCptf<#oEbJnG&~@4EM@JgU@XZk?q~6=k5~ zR_C&!l3J2Iy-x371$FhLLtXsya*F9YvF>F}8Ra|FrtW;-GAgsitj@-{lyXclt&0jR zpUks|#)_q_)1*s^c0LQlnzk>uhHgP$gdMx}=DF>TF-B zAS3ZNwW_d1aO~YLYSKlKz_1~YGF)9P@G#7ylr72ywobWJYjc4hYi$nI@-#N)I& z;Mk=s%3qKq2+sUMy}ElwAgTXMjp8N<#`gJ4ow1J>47U43_2a|}UN6t2E`8c5(A)8m zns9itK>z9oD%YDU_>%da+Bz^oFjn-A8p~TJaMOK9HQx*r=#PC%J>TFfII{2!6>qm# z@S2-Jg|X)eE}nW#E&bpouzCK9@;W#}5LNV&@>=L9SkHV(Ej6|i=nZ^9MO4}df*sPS zBgy81DBm>dMZ|Ey*e%bg)`=#9q_fYc3G9A?jI>lL=7XN#Sm9Hu=%BX1Q2K;&T+~hA zY50Un8K5jc-!w+>q_tn?Kca5k64&;Nct}l-tgkgV_<+irTvPi#`92k`T2VXv!#&F4 zb78GrX*WaQXsmHaB zyKYhr&Ub6A&L>l|HIr+Rn?44U`QvxngcJ4%N36(@8_t{YU>hMKsMDhCC1=lZ7cdi80 zo_=wjat`&YJ(6>dDj&b3cCz3s6~~%idxCYAa{lOEd%4dUO7-x}+Q3nX)Q=@oYjf>S zQ#Xc8s%@WpiaJm?wl*v1B(?dWMePFe1VwHhQF|aRf!a26a4m8EICZ3F|JpwHk5Tu2 z_o)qddz31?s8bt|cZAYiuTiUCbC{ZEt5QpK#8c;)jM{k3cuMlVwPtbuLzGW^L(NaK zgVdKLwKYmp4p1&bD{G3};;8S!qMG1k`>BA(c{M5PVky;a-)oY{eN@WqPc^gl?xlkC z-qxH?*h7shPOrIsc{e4w`lKfC{x0fA_`RARFJq{ulWx{Dec4GRbFS26@y1b>B+$lkBRQ*>?-I;Puv;X(pSg)BDMq=F!oV zXyL{h^gYYXB&24QBSk$Htg11aO;YBMR@7XaM^JaRF0J{rj7!{R2wc_Y;vIk|?jYXg<;IId<%Tm*Go)2e30(Qt~)9a&>^I*eL- zVMtBPg-|MJy>ZQjt07eAc>S8NTfx*$W!;*_d+VvoU%J-}eX@@Fc|x^DBW*3!BY;_R z?$sJN`R8p)WyHXna+5{kK4hzpSL1l^sB>8}Yk3BiEmj zHvg!e@Ove7;>G7`-+~pCQ|!Cy2}ORCWZ}!|jACCZb#Q7mt8_WFS9HI+zSM^bNWE2k zsB9VKw(DwjMcGoyaqflcnzAL-)B&ff&zCKxJZq0uYm|9YYaSh_9#*=DI<$RHbyM*| zD#K%YbwtquN~IsDzEm)u^5jQW@BTfHx_&>j+Bk16rL%QSbzt@!YMYyXweNQ?if!mq zt(oOX#Z@h=UX$rTncnlNCf>PIpEl2~p7h#{+Uz>5Iwj4OnqpvIo%>`qrBOA$`u2Sn zs_gEV>WQ~!QSUd8u8zDmlX~hptUBQ04C;x&z-mt7bn0!DLACd>X;ksOUe!JaoGI0< zJ*xF~J5l4@)v7mdnM!RkVpX4va-=f&?fjrn2de+WW-p4zcp$TwI%g=+KU^U=4= zDC08zVb@6%N086YpK3>)f0E759zT(qwJVFi)qDaaoA-fVGI%_dZt|Mnpg)d^tAED7 z*Ta@tllG85oIRGB7n{QO5L;6&i?8!X)Qq9rh9~jw7g|w1;zWMqS4)b@ILf1& zA5P5}7sy}dX-XBU`tr{?45K#x^ycrh97zHvH`$jHy+WIe+G({#4}b;r#TZe$*jD6F&ct5%r|ni2pj; zkg9*I$M;%mKw0nB<{w7H#c8B}QcO9M))3 zJDlF|e$VMnMfFPOnc8VkWcg#>u)*D^efRG2ay8VcYul4~c8we=d+ueP=Py-CYsfjC z{tFdqLGuY-{AFe8M#f=YdMumLI=Y{CCY(iW4%o%BSfoVB#%|?>Pi9hkIV5kD34zCL=#x3FfV-?I5>Dt>Q&ywUaYut>BHlCm{_Cm-5heY)Q?0-Un_g$xHR%omna- z%VTHphS|4}b<3Q1zJr=cRg1|yH{~XBl+rk!prV0X{>_p%`E5OU;lfCs!xa(P7%_w= z-X$bGry28nR@ITu`{?tcW(vr0{GPmN!)wVGPrCCm)N06u`&4-?ReVyql*!9`!y|8- zOR9pCs>m>m_XXVu~C zVsfb9b5*yyMWjpGyQ(p9g=F->msLI16p$}gq*k4pmQU)8eNgp#;BPWS?RM3tjy$s9 z*VU@9oLq8Y@`bARDLG_m^y#W^d$UQd*RiVo{y)iqLk?E8PyRt>i}zF+_5DsJeAr$k z6n!PvoCZ}9@3Y9+A)BhMpZh{ioElbjBY3Gnu>9FPo zS=sw>Wv>a>$;9eAl?iIsNdL4Om0z>3kamYJRX)9VnH;$4Y~{kROJwiKCn~Q@Nh0-i z4_996evur>i>+Licb;^87E_s#bdIDBZK*5_Jxe|dBr2~>Izx7!w4u^eJ&|19Gq`fm zk5gn$RZ!)mGbhQp&-^OCtvW##9a>UpXq`ZEgXUN2$&QhOCwo-BdV7>C(4AFja_|V5 z#GhI@*84C?rA?}A9~4inJYriJR&$W_USnB#`tAYJ$6;h;6cI;8^chmAHg!LFT+qLA zR<~F(^HtxGYwoA~9k+S$0-Xv0?l+@=#<|g;ctQ^l&Sw82@rJ*?-9IieWpW$@cai6>nz(lK1U% zg`p<=IbVHOF(8W|MVnt%|Q$<`IeD%KW+l3OMotayAn1h(tmipNWX$rshzE7tT|Pe#22 z6<_n$k`5;}Rq#%(A^V1fRowMnO)_V#t+3EvMYaqKsDOVnMM~RzDjbdkkiEVws>t^8 zCnsE+Q_)|0B^k2SwW9AQKk|Y1^a{jZ=|0AxV(_%(WSGXp3R{*B$t$z2Xn(epT$gHA z5gxUKWFIlDIBmU{ys~ak1y{I;TsqCDLjBr8(!^M=V)n`fWUE-K!oL4}vLH*nf|oOw z{C<^P;dpQknY&e5?mo+ltXnKD*J68;x;FLYTb{a;GkesOUkZ04_g9sdgORRed3s^F zTA2$u>qKt3^NCqxdib|;8_${KG}p}XT+R$Kf9RX?(a)!m+nDL)HWAL`_+O99MZ=v) z=DoY+ON$)IoY>@YIF>~|54>FNG1H!W;Bc-yTRNG1Zg{f1$DK)JcJtx#Hh()(_GN$h zG5v|8?X_Lyyv*_B=IvX{Yof=IdCSQ1b5^$G)bSh3yH(hb&vZk|haR&gXVk4KZ<;ZN zEPc14e1pW2+<#$d`PJ(d)j{J;`(Qg4xG`3OxjvSEx%`Nn6X$f6$3ifO3Nv6LPqwLAlg= z5P5>9TYji?0BQ7Ev;0?_F?s6@r~Ic~f6|LkD&NL8B2^c(mz5teBtKd;m$f<=kY{@c z%bpARk~^z;Wwr@@Nb*f-*$O8;a{KxGGDl%A@)XD}`;nkaW_V|n^>yk=%Eo>u)2`Dd zXX?H#dvZ*RyeNEDhPX@GnGef`Rd*+2ucVY!AJQNVc3dy>nb?hd?3+}!t4xgyntY~g z1-z-48YYxASgDc{@u9LYzm&=RAN$INZDEsNQg)Vo9>yZS@84Wz`k6`c)^N+LBN(LS z%!slkeHr02bbVQ1S_iR@9aOe&Wjj$(>|3@{T|&4&UtA_kZY4gPoL6S%B_`%axtAHY zG!u>UXO_K6Xd=#8Pc74*)JXXDoK$8~Tu)ev#+DUt6%o3hEy_HG2np32Bg(?w3JCQ* zgUe>DswIqr`j=&Ot0A1H^)1u5!6(SUJg*2TDnT|gUGdfQ2OKOcVdXn?a~IT zZ^Smy)zVj=vxvqo7fPqE{z63DI$a7>J`pDXcVp;%lNMd2OlRkC%kr{(#c*wJ(V2>z9}6 ztE3Zq+`LO!r=JsrW^+qVTR$V5wA@N-K0YN-rDRi^V0gK_Xwjo!%IUw?-C4alhUNh6r!TSvS&8LWSE-y+r zIwy&Hqo0-xIF~@=Y27cWu{cg>H{2{)oqm*9^y5m&Dfc79y$9z@wid<{gAz`a7_2)) zoFk5w__rS*#wAiQLJTo>Es2SX zCJwQtm(=P5Lc7wwMEN2~oO?f^z}liMHQFyoxX_S^0h=aeCpP zk`B)e#2!1NlIg#~i9G}KN~ZaR5vP>3OIrCML^@BsWNBzHAXjc6O$#&il4l3 zCbkqWEMD*IL}b75D$ai8NK8(iU0m7YEV@=Zgy{VnZMCl=P#4d#OaLXw1}lu4bls(S{TuclQH!(Q4y5Zr^j#LfzO}?$f>E z!eB`?H*8~lVRRs$JIS}EaO#gLuHo#8!YB5XTus}e!ipQ^T-`x=g|GUSaYt)@FPyi% zguA#kv+#tlh;Loi7}c{eydW?x{k~l<(XP_D2g(U;fHnJ?cPVl~xuvyzidE^2pEJ1IpVA z4;N)}Ux=u}wrL-^ss)jSIyc{Qecp!_=J$HX&Ah*+a0&5->w4b5Fs|e^w`{*p;fCq2 zxci7jg<8okxU+)h6fW(V&NZCpTIdt`oU7zGy|7n)D!0STp^&nF%I#(}u`uD{W9}$* zo5Iy!3nytGnDS&y5Oi9Zun@-_R>$iEnX}60{4| z7Tx5|i|JPQ^2rUZ!3O0*3#04YMn74B7j>0e;?Y_#tnf0obaF$%?a7z8ZKG-n1c`72 z->|ZvKz5$%r(RsJW!X9I194tK-m^2@{*~VgDvT1jCw_b?xJaDhj(qjDpwF)p+^m!r z1(U}maQB>jTG03CG48^+`vsR9k8me~TLpZN!`w0Jt`-y}AL33~a-jfmm3>@J7gPqs zaSu;8Rv>;E%Pky!upqVnKJFy_y#+ShJ>1)BI|_V%?&8|Ef&xd2819d%O$FI|c5rv( zgcbC!*v6gpc5Q*dl&#z$4+9F`AK%RFb$NNg=mtomIObj8B>TG-J~!14wCs?p85NHo7wZY;(@R73r^4B8ufaXKVIm`ou~RRf2O?$ z_d@IKe9ePyTu#lk{2e8;xtj|v=HIq-;r7T%%s;SYCO75f@%+JGr*l``Ka{^_z%;Jy zm3{ev!T*b*`~Ii;i{k*^AQTeXDN-tFDMcv_D-9Y(DD&>UhX_R_rAU-jM5z?+b@z2I zcX01@2d>LCLy{&cQRw^aFZi6t!CI54WGd%`_V76$3D@H`N=)jy`^*Il=`lA{-UGJE#L?b;jM)4yeJ zoOa8Zo*}}XxOAHnJ^6LcaTk_&^%$A$igP#g=y3?y5$7`H+Vi`3TimfP&OJ$Aw#EVb zoqBlt9OH`G9C}_QZI1gQv+eo!PW?>ns-80IjdAj7>z?Y1_Hh@UnfGAI?BZtgjC+Q@ zu8U*co!4WwZ*AO-lo@8`8TirABd*KNa1U3m3#m#-4RIoHB^(9DdTh^WMBT!`{5^Q`$Lk-rDT$wafof z^W_=cPcO_+P3mrT_vHPd-eO+uR`g6!?O(@t!`DqxTb`1->mw(q5ArbGO;3JM(V4LB zTLa_N$eV!fne}5-U}8kKeats%66r$sZ1EQ=4SBBn_P{6VAHb<@jonA;g^NDj4Ur$H z%JWCMaYgT`!6y%NxAeTD{yOH;{eJZzwc@~z?$;Oksg&JYx*c=+sNq}fyTi0S)bsW> z-5yK2sWGdUcXyoXq~5Sv(!DXQgId36QMZFsN3}LE?Czf1Mva@E?eaRM*%d=> zrlx-x@7haKQ}@3A+{OE%q)zm{@A|c=iK=XW+x0$5PGxI4yKd$+Qh73M*ITWWs;gIZ zeKwO&7w{UpUU`eCCu{1vY_HT&pTFjH9cK!ttDiHvHh$w%pFXMVVmk1s$MRluO<&|t zr|v)Pnz+xRO79eQ{mUpkzmeOuU|tQiI61S+#+62`x}4rMjHse^5L3HAC2y$Kn8dC} z9TikCjM|lK_KMmJz;~@Z`ht2k64`|!KBta^g1hi9%BT+lqr0~CKBa~Rgm*n!QbKh( z5!A)=d_r~b4(Q4v6;Zbz@$0gAQ9wQE?%5UIokvaDcc?4C{1H{@?ArCqBbT~!yK~n$ z%mZrq7N@S*;`>y$jSgK~S~IC{ZEd@X=ij3itXb8i*_}bftg!B?j=4<@w>Izc&ALUs zWMSNuRezI8GM(3zId+{|W<1^LZJSE{Y%tOJ`t&vG@wua&ip$AV{>(^c{)}Yf6=Svi7$QMQDv0Ef+&__w9Ka)U(4huRL58|lV z@7SH!%(2vtep+XR8=AVSuc9+87D;{5{j76M2AsO3^GRn68%k|x&+EK22&TrjWp|pH zfvCq@GdeMQ0n}~HH#^fJVyK(dS384mL{axE<2ySlBd9S7Qm488BDF+@>71GqPW{~g z>&)F8N`*)PouB+esNcj9o!^N;)O68>&dP%G)Wh}XI_<<~sf+4Pb^3e^pnetjblO?? zQ$N%m>8x})MV;aw==>gfg1VmX()sDiacUHAM`!L+A1a%>rE{v$i@J$x-)a8k7`1|9 z)A=u-;>TIu8NBB(^)Gu#=dIvFR0VrcCywe)ea$xPTwJi9TF(Bfj}*94x$G%DuzxRg zi2Yq}H{XTo!1)WWycy0R7XIrUCo?0K! zu!Wk(m+Ak!-$YHS73sqkI8YM=d_8L82I_qwQ@_u1Jylp&rLT#$r5cJ}>W358QlrGB zdR5^Xs#a2@hwxTWBN`s++4>dKd9o~h?Zh%FUw&IpwpvQP+jL$3euov6s!GzEoLoY^ ztclaV1udp#w-EG*t7g;&ElU5oa1qs_9io5AHlbqlG5XV5BkISli~5SMhE!^Au)faN zfNI}=MxVBR9(8c=gx<(~4wd`fOYasqOL;lsp|?d&Q)r*v^t{yHl-6&%^`=FWlttgS z>6b7kC}9(u^a|AvifGDCzyJL><=D(>{l%G4O6Qzq`n}fQC}{>3dXeK7%30%udcz~1 zD9)w^`aeM8z9UxHM}cm9 z+mWm7p^R_o>`463MakN(?Xa2FQ%>$yb)Xh^P;6WqJBaIblm!RtJDgp#6r-cOj$)q{ zimeZ$qw#`8DEf-*Z2 zgknk@BE2J9Q%?!PrFKNW6;e)65<3RJ)l!15P&-!su^U_P^>tf9V+Te zign$gj-}VjDcc%dJ1n!FQ6kjN9iqZg$_t%S$Cei*6tiB34zHRgl$%4g9ZQ8p6q_%r zIv&XjDDofH9a?Q3C1cvWL)`n2f;2Gc0Ds7##G20Us2j_s;H_uc)xWbS`D=c)XU@;0 z^lTVwUub%lvTxg`c30~=lyaA$_El@rDSHm}wO84vQ98W!?K6%yDEIwa+yCxLr9eZJ z?KQ5~C?Qb|?Y17tln7{D`w_21$`u^9ec6cw3iEPJ`;&mn6qD39?Qa9A6kJAmds`@( zGLc)-ekFoP$to^r?~TDzd|&0XkAtw3WsH06To{@%Ex6V0hC))NWhw1&ES$1bd!_w6 z0ZQ@drL>Qcz?94nxOPt}kTNljXg_&5mV%uDwHqfyQ;dzH+o@L~DNM`o_9uy#C|7KP z+T)YLDUq84+Rc+gDPg<)+5?kAD9A&e?E%R_lt;%8wa-mHPkDRZwH=gnmf{iV+@72m zKw-d~+Rt7&P4Oi;w718fq>Lxqw*Ske)!bRtK9}lC$$VtpUPkh!+$b||pF{AZ$DsT_w@iM(`L4Y$Q%f3~I_uEN%yi=*m@!U?49&FH|4>?f`Pt@sV_c>B7g>ZF8 zc5S9;05!V(jt-P?+#B78^&2R2lgf1`R^LWw&Nu9FlPQLg(1=`1r1DX%UB=$59=r+fnY>6DbY6i>3J z?f~L1nQ{G)?qcK&`Dl)-ZtuB2xvca3ywm;q- zH} z^0r;UZRG2($d#UF+I}Kmko`kWv~3Q0PBwyjwJkYVM((`g(e}pvDY+rbt!@6oVzT<# z?l#lWBJvn_TbrV-fV^F^sm+6%N51yXt_}M5A$ekQb=&cj9CEVRvbH`*HhJ@Ui#Es8 zS>%zu3)>u>?~%nP4BGy`@RK=_v)YqW>0~)!Qj6?PBmYbr*Ln$VkoQ0StZjahN`6%H zUTb~r8hNSWt=1HnOn&jUQ_Jy5B!^CDwKiK4$Qw-6+Pw=elTFskw1%H3WD{4B_NIbF zwm;3+ie3`PA+by??G}#woLZ&50KIS!;DElDx(DvUbgZOXQRYqPA;!IQb6| zt@ZzLfqeT8R7=qWlikWSk(H@97L+<->R_lJqpFClBO8aBQ zDe{)JKH8}7eq_?#BigGj7wyMHPx8FP9oikCN6Eb0E!uy1)O%I- zTK%F!p2vY*1i#I zGLco$D&|>|Q(B+3MrK%$tG+&It%@=y|1!yMW$iX4hi-h(N-$hVZa;jtbwp=GMu(@h zT0S=t|Hw*cO+7xB-1mmu+Pv~F>AeEm+A=atGX4N>y~+Mf@-_gqPTZIz z71>6$t_+zVSse^(9e4OadU_$SHREQ;a*0Wgyqyww77iHkk0S=)v}SPB60l3 zS`>**BzNSemQ8+gQdjy=in%3%Pf12)NiDudib?s> zxRx!3k4dM72`$3L0@7+@bc=a<9?4(}v}K9^L()RO*cQc-9MV?UrIrKQ`y@zuNK4d% zOp>VLY|EjLyCgUD$rjDZJ0!)ZcgxDI{|9f&BP}cQZ<0Ls9B5I6Ungx1a%tIblS0}- z-q8}?lT14OXiJMrK_V%QXWt?UPaqBS+O!z2xl9V0yP{=&7lkxzZ`o4wkVLxgZQ5cJ zLLgm)END5f3`aVaKBr}|7ESVc^Sk-cJtQfniA|(PKab{hFE^5`FmBENa_9p&yPL-??MSNHZOusOT2lMarsl_# zHKb|N_02b&R*^jRtZClVx13ZIwyZh+-cr))s}{{Sk6DpwUMy@r`O|^~YcXh+l$nz} ze$Q%t2Ah(0te?_!8!sds^!u)%u#HF{>=#WF#E|sn(Xd9haz4pQ)UU~r%^_uf>e84~ zW{G>ObsG20)5KACjmEBhiYNofHN2ExM8O@g#(d9DVhgiYvut3TIIo|jY0DTT1}vm$ zP8|G7_or-E4ZI#5&jrI9$M_t*G5kP=TD`f0KciHVInJv9&C*AXMb z4`~AL2#8B>xM~_)_{3qFvu3oLL+t2t(rB)-h(n7uX@HIlqJ^uShOVIzFT}3au!vPe z!QG`A?3y>kWBkRMcXh9b??y~CW}p|ul4S;(&x@WD6OYZRlPgP!RP>};eZGX4Sun0{ znS4xakbhR+&MzdcntZRG^~fjQ+Sspl7<@=vb*@Won3_YBCbp^bHfIwvUaQp~S>E`B4&-J8ujV|(c#n~b*@h^@prtdnlf;n`02H?dP)3Q z;_p5ub>#8@;^rlr)WE7!MEp@Zwf%_`#9rKLbMEtt+yb2O^->@7soJ#y9jt(%DMAhBwfa04;zQLSou z;CkXOB}+vcSw~EoOH(aKupw@BsZcGkTumGYKU1}qt{`^gKT(}@TSn~BJZ`h?@g*yi$Q{B z=Xw>t;4Og!TBCa9*h@H2xJ-49*+p2_W}&J)rYG2$E>cONDIhN{dkE#WHluX5>d zGhv`=N*RDv6Cy^wE04}J5vFawDnDPB6IdZ1l&35k37K~Xlz@B*;Z|d}a*uhO=@mL~Z z$;tytxg?%&@4SmL+9!^%^X?91Wh0sJRk20MJWeDu8EsG!siv(A|$EGv&q5q%bUDJ1u5JE#=Z___}7J2Igac~{ylbIN z{?)4qrjqkbZ#S0R0q!mWmbP3Pw1ntom~BA7HeGHeK63gTLOg zxQX`UH=bm@u<4QYBtA9Bpvmp}Pdp=cR&jS~9BEc*Dpqiow&L z@HNH5idDi7_>`f3h4HTUc;e=6#p@@7_*9rqVQSfrXTH`b?2>!&#^Z9ux3Mlf#YLhZ zMCtJhDFQ{cMu+F}*ox;KTKw%fbVcCnX8aY;*9z_$HU8d>=ZcQBCcL<*SWz)4!!KV_ zpx6&=z^4V~C=y%6c$-J}6!C}a@y)%r6wVa_e5rk^qG%-_{|KC@5T|hPZz`yYCu2)_zw0{x+&p&N_j@pJQp|=r?fu{<&&-pCuH3)K4ZiCW7#=ERp;}M=YM+&6g)0h{msV zV9A>cBJky?YI*11aC{*9l{_yh6u*A{Gr6@W7;kaviQIcbAbxF5o_uG@S^Vk#Yt!P2#INahN>dGreTz~`m-eQzw~);?DFq-j(6>|+c3=i^55$G^?+l$^Qpf9BAp zp+7S73S<0)^Mp)qxBx$#I4Zk%X+C~R^-=bSF$cfRW=NJ{K8s6&^~v0Ue{jFpdRZ}l z5|?4Dl?kmUaK6DRSq|(wZhcv!%%Of1xAtef47uVf&fSwQLn1%ns98*zgZKlkYoJP& zv+_OeqVp?R9dZyiC%H^kB6^FHG(VOdTG5MpX_qIv2k*ksFxj#KVF#|eE<+Y&t;21y zOq2D3T5q8r*tXf^4q23fD59B6}XGz&$;WlNr$(aXF<3**Zfh?$rcH_AN++ z8}Nyik)I23`yYnO*i(EQ{bP`f=EubaxSx>$^H?~uJ11n#pK5TQ`@Cd7572O5b{&>A z->Sq}T-z@LbyeWb>-Na#jxTYX%{ydV%5&V&xGgejV=3;l(q1;ctOUohT`OA;c#JE> zt&lCE72s;5ma>XDdARp0&16QWb8&76BiZV_Y}{+%T-p2KOq`eXbR%rfUEC~aqVaj+ zZJeGv+F00>hSM$n)Oc#e4cyO|p~jk+6x?1`Ut`j6?c1~tnqdS2}h0)H6CA2z@^anjkPc=j&8zg{7gsT7DQAxw#>kB6#A=1j5ic# zzVKP2><$Pgjd;@7sf)!uuE}eBx;7e@zvw~ZKW~Z?b+<99A{_UdnbsKe;{xuYc}nB_ z1Hrg~*ei|Tr1Q9&TuS5hhBLUcmiWd9Gk@Gc2(t0p*^{^vLU5yN?r~h)@|ec`J>EDK z@?ztJohR<7G`JB8Jc85PoNavY;t(#2aI*38*8@1D(z|iBvl|Yv@kk?OQ2e;$+sg8{c6Sv|(eH$A8)@{b^ab4H=YQ6)`{@%()OD}tz z%SWq5=Tuu9FJmzTRfIeCGRxohb`(LreM_G$JEh0KBVV%REC|ue7bf{qQ{89Xm~fQNmwr z)Ma@?I(Hfy+%9gAO-^Ca&VmM^%P;K9+w2B3_6OEvgw~*cJ%+vM`MTlH$FEqY$Ilyd z4xj&5Qi>a((IeQd;DQEb!F%j5EvKQjV-UO4BC{dhsvir2r#DQT>cw_7rZ#N8(S^ls zOlq*I@4#+Nj%#54X~P=#5gM#rTCv9N=!UIG4c74?wBb*g5{sIMZMfPe$F`q~Xpk;% z#Ku%zXsGj-V3#aD-$1xtj~#%YZWyc;V0CiehJ_P6?3c~Q8a_I4u$!(QY`7Z3#9kZP z*Pwey#~OG#H}tEku+NH}8va>hh`E~@HXe9|4T`jD2uGJ=qXnxQPL-BnGuJL__@ytw zzKgeL2s3|z4eeRjKss889d|cuI7Q6EzRv$E?J3X2-kzS4ZtTg%W`zHcZnDV2*6_Yc z2an#x&a4@c1`}>$A@PIKlxJz!$(|l5Tz?(=@=%A=Y*7j}v8Y7~a!!L@YmrAvN5A$AX3{rL0RB?C#?)rS^A_So@cyQeQp{ zyU*;gbkk=r7KwT!6|4ec8=LP-Esn=vz4v5DSCb;K!w+ss`<`CJzMQ%$z1R|p%?eMD z-v1knEfSEWDNcb{)q0$C$Az<4+f;-!E5#rCU<4$stU8I^c`90(+H)NHr7~Q)%)|$) zv<{X=?(xJnlg~(FB936Ex=%=L(+*)hk9bQT&<|i~rH7@GURSL5!UNJb#(S~TNEhiD z=iOLc>kjGbu$@?~tD{tWZ5#Gy!3Jqog(G(V{B_bbx=q+(@JeaK>;~)(m6bHiVLi5Q zx4Cr5>2=uZhsM%G!W!(0zw@N!`75y!z>Fkavh&qZJn9JT6JFSc3ifKe%># zuQ@jN?|Vsb_#!L_*e}s18DlRfyCln=8Ddd;bQ061dD!wijf6M)7h^PEA=$We26GcC zk^FP!wzmi*8!!ICOuBI-yu=@vp(k{S>C-XHFOxTtWes03PS|ou=g22aYG;Wg*mMLl z|5%|UWBYqd>C0S6V!$8?sVC z09u5Ym&O4S$tWM=jq{WAnR79Qy`B=96ALrq>mfPfSA!X&xk+w-sxda}_DIsMy}=;T zwoAO8yu$SV+$`bn%Q4g_d&!8t46{#ZBl&;9g<0vgLPA*b1hcNxQqtm7h&jH*Ofuq= zhslXIlCYz5F$+J=m3YQyV~T^O#W!;@F&9M>;_Fozn1egV#2$)t%+Z2R;_7!dF|dX2 z#l17B7#8WRSiI~S#&M`q4A_x`sXN;y7WgD!E(_J-)`&Pv*mk-235kq}$QO&ZWDqdd z7YfAiGAu?*W{bgm6vlg)CSI$BW4Z%hi!(k#FgfDqV)h&mhPb;#T(B$_LoF^4yE{c; zN|xk`?;p8@8BNR-KMM-OM31J6@vsogRK#`h?<;{Ax;jaG;Qm?6eUHoHz0dtIxo?Q# zPu!E3`gIs_sQNg@;x0^lZNM9Ibq-Jr`gshq8WSo0XAHLYhl;~j9m25A28xkR2QalF zfARi9u9%TMeqy1&3&yR?Q#?1y8B?*`L;MG`1LJekO2#h^qsV%ruQ%zKv=V(0!aJ0 z5=%@iF}vr^6AM=@#zf<%MTE_!80PSV=$(rRW>?sl$o$v>j7IfIH10nibN}dj(cSPl zn0Urp(Fk}3eao>+G>!j_t}Sd6$r68|msx2<0qH-`S=Z&F%$zaw-f6MuPVrat3|b)a zs`!NdIK&p!Fh8KDL+PUax*_x)&1;cVF@V17RW1Uy^`R}fB_d&OH=4DxP}DZ8N2iqK zik^<@(8M)aqHR;H=-ZjMMVPtGXqoX15z0h`cD#}-+Pp-8uKamfl((W09S$dn8rMnC z+XgYBN{4#%hETZZ+%^IFa5GR;xtoVh@{JNTxUtb61Yx3w9t<>oUyx{{7Y*(3CO`!9 zt3*#boDd=WE6`JgUZTzCU!YenKP)N=d4`V8*e_CtKSisJTtuA6C+Mie9iqtCLiEb1 zEg~T(5B&?XLDU7!MNfTPE2=_dqu0l-6dgflqR~B8qFdMu^t&K)(OrBxI$mQe3LxG@ zyZg--$w{ebTk%Z&KVQ=E&}98rN+LRxHC~@fjYq$6{!%|frJ@}xhU?eFk;X)&J(>b=34#C=_Ba#ZxiY#j~_ydE>h|%JP)8lx^VS2 z92O){FI<9h}gY&xF(;TDJxLQ+>AHe1!u# z`}C>$M;7+zP^C}(TVq?a_sOI6{c~*4!3y{Kg2|QW48MK#)}zbNpJlu1y@##P=;KcH z&b=1sRsT=9omw;WM_;>ocf~?de``I{DG}C`+xr?xo8hYAR4$=e_wY%BVwCm%pk9QD=3i z6%n;{b4OcIf__$=XTJt@JC;^=q(zBJ8m_4OT`x!FL!Z|nXbq^|FU58FC1R8prl9Vh zEvo&IQ|EZK7IlN1S(k?8qGG1g>z+ojP=Lhib<}_w)NO<0xw>qvL7g=t z)kUm+h5C9AQ)g#Vj;dS+uPdA=MLo;|*0m27qsncg>J*wHR9|UW9fhBdI=D5cZm|3z zN>~|CXZ+v+3byw|-AGav%AMy`cMWkDwfpGdx~`DhsI!gx>%JUIL*<-yspD+Fj+)=L zqweU+YpCon$GX({Nhtq;4RzPP#G`gV*3}(qr=s?buB@X8NvK$ob=|viJc>1IUZ>8) zp!TGi)Dh#5D4m%>T}KQIRg^s|oHzkSW!Ov!Rl5PGveNIu=+)7v!EIlK)$<}yzKjn- z-bffqduULYtO-G-HuMPRGXqf(0Ug4_1!qx_`WB(N5dmM4U)IEH$8gDEtb@jzu;Rto|B?x?c-SHgIS8>-LYnb5y{FX~X$6Jc-q zZj|IezHk$ICkiKhAapvn4dr|0p74u{Bg(V;mJqyR6AA=M6+ZrLkE$9^6lQkYqU;mm zghy&^P+SwD@I}!oR9rS%s7_ptinfCZE2FGY=n8=Fev- z`q@BX%778dxzAs?xZVI|2=@~PKADS}o%9q2CC(ykQ$2+LTv@Qyeqq|dNo2?4J;K`6 zKar^IJA@TeW615iEy9rYuSjdZ4MG9^6Vk3@t+4;z2V@X%rLYz`gslEyB@8|>fZTi4 zT=;5JAF_XmiI6wH8%cXSUwEUh16i?SR$#$xL#k>g1?L{LAeW#1E;x%(BX9J45tyB9 zLfRre2(CKFkbTnwf|@x}q%^%pP~2IMY+KVII6)U67ge+fDsS_Ukb_D=Gmwq^s%#Kc zcrcK8m+A#xD`-gcH=f|(=o=(FktulI_zHPmM-{T4?=oAP8IA4yo*#hCkY-p z-bP-L#0l7cZz4lNh=K>&ROE$EXu*#1tH`7TnBZ!BBC=%(P>^*d9_d#aDTvreMSgS* z6AVuhk=0Fsf~`$BWN~DGz_AF8XV^#YF|06HR z=iV*?M@}U2M%NC(y;~QN8E8iVJvpqO^rcc#QzBq`)pZHOWrR+!U z8TeXT?z0cMhB8u{w{#D3o5j1@f2J_tS#K@9avM^5NMG9(?}+r*wbs`9Z9>lZ|IdXl z-+y%Kzigp zul0IvhIHOlQY*nOM4pxx)Xq6*guEA%TRXYH069CIS^G*e2buZccI}!+GYJ2kH)?%j zej{Au$+bJ3ej$#=#@A|pd`FOHNwqHgQAB$#w)Skw7sRFAh}x~EJ|fIipjx5zFk%QC zUAv@v5b=Kg#oBcxZxM@&f@?=0J&4HtXKPVAI}x32Cu^%Fbco9spV~LPR)mk)(OPJ- z263R=y|&*+i3s-ES8Hu1N96VIsx@elB1{sTYAYXz5Jjst)vgE=A}%uRYTeiI5uWGQ z)Y=TP5$DI2)pE)hi1a&4YOSF(#Fwq6wOh7TB1p0YwST_7LO6ov)}~dLBMc3v`EB?z zgh|N+zk6>9!sW;qzi6@uajWkWe;p_P|L?r#hs8ZaRIcggpLc(NxWet?o6KY)$e}tu zm7jrlIHln~k55Mo<|_DE2X7*RT%~-snH0o$yO3YNOGYqBTs|-E3gYQ<20wTIWdxU5 z$=@|aM*I$b$xmex5YdyR{2T%n@jdr3AFvyRsBp{UkB-6+_d2ur`(A?)1#x%z`(Xe? z%bHvKf1dQt+7v$N-6aGwB9UMDI1B-r8^q_?_?#z1dn=kD_I2G^b7cSq08257FZ_;c-42FF%DVC|C45ga9V80cQ|5!$e{n_ zE&gSSSRMMCM}K94X#V?yw={YIqO$ZGZ_o1i2=elxsurFB6tT>m#__nW^fJYaDtxAn&!I7v{%B|O{( zZ$LfbY7cIQAGOWqj`lmkhcy{odCDd@BPop=xn%>q(m91oZ?c8A4qo9(Q8sY9Y$`X~ zauxicH-T$cvkdM&iQ+7jvpj^zu2}O9mXEjP#&O=l-fdpZeH79I3+`FUB~9pIKkr#^ zE${1KeD6hE=&n{+XVT0uiPTpWXEHSEzlXm$b%y;E0&fcXDVEdcP zIFBnbVIeo4a2mWaV2_XFb6)k_f?553!0{*CfK^rB{d?_=V&t(rhRak^AJRW`38_UuV-+uVG}GTDGLp&62Uo3wjf|-@gPn_Ed(an7tMj4 z1HvrE!#R6CM8i^F1#@_pBVZ1ovz)n0!vBA2bc!>-Gz9jc+lM1|4TLSsJ<2)SbOsi5 z?jYw%#A%qy+?7Ka_k&^N&YYboKCnZn+c;&*Jz@KfZszFA55vM{*K-sH4#Hk=Y&cY< z8*Bq<1!wruUYKmR6~}Va8TN40jPoaP2Q0h7nDb zJwEvZYIFV#dvD4Z)ZY39+jYrTXrT5fdouqcwEBJ#o49!xx{lkR@&8s@W zKF@yx?Z$hvv7WD>zOF~urxnkkZ~q)%kDMumJ{9a`AL)1k&APga9dfA<`r5~dz5U%I z=+8x)*maN`C`e<+w)&O@HOyYaw#VOvsxK^Ok4>gSC2K9&@$omI?*~oUjdN3>yUUH( z%_+&ySIBwnhbC8`XZFmn*4~bT+Wr2;inbs_ZG_`2Ko%bAo%)5faTx~s@Z<;9(_92} zrPUy7U=I<*|es=U4u`fvciYMj3e3ap4^6h9tuO16x-6Sr8YR%8E^2UsyXF5-?;BW)z?^18p^!qtbHRcHGUw=gNL3dVg*A(Qh z$v&2S-~{A?ZWpUUH4b@O?8KVz`3A{CZDP#|KS8kW>seyA50C^C8`kmacMyhdIV;_< zAF}GHB`c%22l4`A#tK-~2?2Q+v()!=kTYiUS>`6K5Kz|)b5WuiQeHmEY?x3$R*=6l zk02T$H1DrW>Yx}xT{^SuCgoEf+V4oSZP zVvgMcL%PmJGf)1Bg@iask*fnQuuu(Gw+u(b6vY?wm9y5Yu_UagaE*LI}-w<@RI<{dWT|I`SZY+g;0i1H4BW$2Qc<8tpTT#BN<;vRp5^EVT_2*3hNaRJy&0F=L2aCBg+$S*BcW(_^jr1)pqbIX>m=}!mZ%H&kJg_F`K}a>A5vbo;~;+Dy!zgQd@BS**i5{ z#2WCWy*F!mBrCvMR$Z&9wOI;YKbue!Nmv5*9iY_IHJO16r1+Wv`-R|jFHtoj>H@GP z16mW?JP-UD52z7u`U~P-h^!fk{{#AYD6B@(`U`YvLr@K1%MZ{`lQT7vgi#RZ+liW? z*3Y0tZHguV$d9sc})*r2(o!;Qo~=& z2Z6H;YQm$~p#Hf32g>Ri(9PK2^v?O!pomjH>74VgK{0zr=@&|0fU?(pqO*RMfhLUK z(>uIMKq=#I>CEgR(9!NLdhk#lXuDKLXY9!Z`Bpa5byx3$?mlXwGg|I~j8YotL3X!6 z6{vbT19cOW7|N&X_$i=dFBYA-C>ccCNuvi}NB~)`c}-`PQ9(sU<#hdbA}H*837vBo z2lDDGq=(%`fi5W?()oHAsEm1^-n$VDTJto6F2uxwgm=^E(fmkIR(uLwYa}1D)AmOW(z^1Wj76 zriad&gH(pg=$@X7{(pRJLH~Nw2xRoX>J*}$4}$0y(63t00sWEBrK2uP1G&6u+Umkd z;EUJ4Xx9gR0A-KIX>^A%;IgbQv?tInz|52nH2>Elz=PyLTJ6{na5=1(_GQliaNQ+6 zt((*f3_hc!rE@xgwVrC)%(M=8-c?T9?$HWd=_H}qCaHm@wnADu~YB@K}(1Xho|q}es_fcM^)(Q=H~z{g!rXiA?NV2>uBCc0h)JTA?l#Whp_ zhq#%v?+ac4E30nPwtANVUp%`(+mKQWY%RD->lGCOx86^nU6_{#tWKlQvJd9~AxU`J zy@V{FKN&?k&C3ABqM$Uz)Ggq1Ab@7F?*?$qrAV4F{u)pa7)EQXOa$IL6+}D!kKVz3k4`Tc#@V5AOP+6`q2EJV1U)zkJ4JZ5kSnQgR~VZpuh-QSDMW^An@|a-L!YN zqk%HZ?KD{9C7_q-78-3{7;wyR1MOd5RMX$Jv=rhwpl)g<&7#sDXz|0E7B+GMNcp;$ z23qe6v>aJTa|!bVb`BcSL|KP{ExmJSmQC)!DgB@7^#*RhfVPS1?+09fI?Y&h3T_uL zz3Fpx$BS)1Oyh9%=l(6gRPjJ{-3kYwT-Z|`>R zv1LFOO;+u?$qM+fQe2%Cz8HA&wV?XVy+y#@mz?T!sS&WKyr$am&wSwBXO-1Acgz7+ zmAPYZo8kw+`AL5Dz1dN~lE*pKHM_n5?20n0^I}H;k%hOb zkLC;k)CD)HUah=Qxtt$%s|?ga_e{B50p{RNb2NQ4dmF2Gmo?zRA=1*mF+dKKV& zA+-AYxEx?v1gI{tZvgx)imYCGUIegt5?1YVO#pxv2UQ=Sa{$?JO*UawpW{MEdXRN zwp7bP9s+pm4b^_B*?^V&b=B##dw??Gs_Kllw*fKYrPb%n(f|RC7S&yDsQ^UNqU!a) zWB^CApn7X&0$^X;-0BHF6)>cqu1X#u0_uBzRjI9U0L|cdRj&sMU_SDt>NOMwxcv1) zl}9!Ru9uucMKwslo=`+When|M_bCSCyh9n7l4T}J><_f}U$UpNQ|JXBF-nB)f7>;1e6 z_S^;FbGoGJo_ZJHW>8@jWnvrP&!vY|_BM`yLeTxHjAIS}3_7EV2U!omQ_`wlWUK`| zPfn={t62pwO;4;+b}j=v&W@}4zs(Z>C?Zz<+^`rBR*tE9b$k&Zkp{2Yh%^GU^FdV+ znezb`8>6ej7=L4zwqC4S(fKEKrYEE-cji~@(vfpjdfWfW_8+IKx{r;oxKK7-rQ&9S8D^;HIVWo#MBrYiToEY>i7Mb$UDBsM$Es>-OXE;cCFysG~PKi0R*q$=K; z6APsqRCVrV#PaL^R{lO)9ecR>cV#!`b?nc+pOshczKHGoI$HVeby@7_%%@6IWpV62 zv*F609}8n&uNnBCfXa&va_XrxbI6I^;oec{ek?22?PP1^w#bZFe7LIe?d4msZ{f1a zz=zjkFUN~3(`&BA`rQ#!rZiuP^)2F5dVGnCB~{i`@{Gx`?RAxvf9&zG;MSLw(}&Qp zjzeXY|9awVem$xDkD~kjr^5f@0Nz4T(v;CK8d_2s68E~eT=!mgPj_D>DG@D|B9$oa z-rK$Ibg!h6HkC?Kr6Fk;8Hu7ntVMOwd)-9C=by)J-L1v}%g|*3tovD>e9)={Ne2A4( zI#wj(R$(g7jRqwb#U@tHo4zP{fDEZjSmK|2A|s}9L*%?<#Bo67CyaM8M6t1woH{!> zt7>g!Y3}soM|W0L9_PC!Q`(kQ0!*&SKHnEr)?Ri_cAes1`SbC(A_OgFh{d4pXy4ZUfM;sfs zePsK!4?Exo+t`194>PuW-EKR80_9|%nl#ShhI^&qdFtLd{Y>w0EdbZC=qod)VhCS7wbKERau-D#DItnBb_UTrM z!?|3*o;|{MB%I~2pUf_Gpst@{Us+S+@Oe-W$eOg9P43w4_`eaT8^6`jJ%0z=*PrcZSenXi0MZ<(Yd5p?bduu% zfXP0ai**b^sO%vn!qJK$vA0}Fa1>E-Y`4}}$FD6Y_WR#J$FdAKyW4k@WBz^!+dpEx zqd6~@T|!;$Ko&)@m*uW-oaRNaM^sB3r)6R6(Q5$?gl;W+<@ncl_Pc#f?7O+`_RPVt>|?q%d&}@2R`%`J_DLhZ zSi+v?_FsR7SzYc=?6$FAS=-m#w+A@&vjT_>cFM#a*5pHVcA{G+Yq9Q%-P8R8E4!h_ zF7tTH`qp>W-ZuR;OF!LV@0!`nD%@bPpPk*rQqc_ds5uW=odp^@&+8tGVU^pB-nUtk zn?&|ppE_3WPp;j|_bO|2{%QMO-&$5=T%ld!d!ALDe$;-zw~Cb{%C!gh+F5I_?zf-z zv9O{#v+cFs<*Xy_8Fq`8jy13@%}$%6V)5x)?9XS*SgD0f`_x$?R^}Oseew(*%levN zzwc4P@|=LNBi)Nw=T{`!#cs!0CkPO`c49uOI4{PY?v%^AVFlR#j?G~OHE*<||L$hp z9J9{;e;<;!EW{rDeFuw+Uv7Utn991Dx7ZH)yqOhL;cwsaiOIVDa;`n`Bb8M&!OQ-$ zmBc!}YNmb5OC0MQWvX4$gksG;>1scHAI`FzbF#@X;nkbfN z(~pXARS~SA)UOo{mN3>a@#hLu*;-cotxpw7c?c`=+sBFu{t8x#Ut2|9aS*E>@w&qE z=t34M_j$#x96#3dipLe4%(*P5H;omUTfJDz-5M%p(`T`cZLF)v#Z6;*Y`aonflgsP zlGap6qb9Mg-#uFaTkphb|7EYJTRxT*zSL6j+wTwaCfQK&YxXbZkz!3nt=lj&U;cMfG#Kuhj3t1HtgvX9(hKK=M#60_?jbD<}z!Xx=Q(~>}~ zD8OB2GINO)m%%kmSQVz?!uo3Fw$8+gJxeN?wcZI8zvkGOk%-s|;3N}s_$aU<;a3^6 zttPx;PPdx*`}4XA%S$;E8nC)z%pEcFA#p{8*9AWFSjm!#ABIw9`ptj}iJ+KS^dFk@ zC;tTV)hh3bMVUvLl$2Q&)9Htq(^Vc7^{@lX(PwTI>o@LYdQNt!$XJ}k+!8&m;{P`2 zr<^~w#RiPs>m0%T3Q10$lfL!6#{0CKl8wLYYm8bvFDC$U~VL{Ebyl7oy$h% zb=ox>e{e0+Lt1NdYYAZro}RPC-CV(hx}ULuD}tD7AvT+^k?m#QMCQ%K$8DFNPGIIH z=h-&bj$x*0589eEzZu1E_u9sv_{nJV$+G?0KEy~NrQ52|0}Ow0s%_PVK8DBhWZSN} zpBQUqFl_tAwKGnll5EjkZH(z0yzNP23**s4lr6CG1>^b@xGh}pl+g~0w|VY+#MpEy z+IAtSkZGjgD7ZL6HFF*L=iZ11~j86%C$Z1{WU8HJM<+e&R! zj0Cv9?R1Hq0W6toLuObQsgLH^UZBbuw>@Us{MYChc=S|T$V?T(N8oC68kRCOPwGK0~b-E6&8vYp|3@rm{SF6_}i_pQo=WX4?39c%Cs z2BYtIz4e3>h0))5)vEhIU@V+gYt6rgVU*&}Sr;o1jFpN?D|a81G3JBSdJP-La9Lus zo>>*mh)UO4Qzru$mDNgXN7qIMdQ@UvSig=D1QJ-6s#Y^XPnKGT_N`=OJub2y#VloX zdLFknuUN!5P0zFTyZAG<8V_3Uy`Rh2`(>{+?UEPc()ujx6TvLT>Lcma-#ex;-rh;I z_JOA`u1?!*)y$v7Xd*MLUOy)=y!A;|!s9Uv@n^i1Wcp2yUyru>9r;OLkq5U{5QgaB z#(3-Bl>>DCtQhMI=RW!@2Ef|?rij zbuZ}l7mKZz-Ja671q4{vynje1@0@4NIDe0xd&$eXtN1qkh084K21Xq{8S7!a8G4nz zQ0r!$IjNTJ)9-8zYCT5>hmW&PICF-sFZ^REE2yBaZ~kdL>w*Ly5Yj}>&Td#5F#OhR8ueQzn;EujCjzOfX=apWN9mE>cP-%4hw0P9Zdv?k2k5>huUqO??xmAnU9v3sw~Ky1=z<0FD4m{_Q)P)! zZ=)j`D=fd#x6tXnW=mEii>}|HxBTA(o_9@csd+=9-}jJP@~t?!gC(*|%R$i_s=1cU z@o@SKm(!NRvmtZ=sn9}ekD({nj#|c50qLRtaxH0xH_2<(pUY; zu*7u+)B9oDEw`$c(cfuOERzl|rn?NYEYqO@bT))$c{h7LeMm{NWPk9c*M7xX?*BK@ ztK*QC-hI>Q9~Dr`!)SMU{8zALue&S#eH_Tr`O=B*P)1n1%f`~reA{4|vEvV|8xm@H zvhEiRuL-u`#thSbd|zr&-yNVmgfFt#d4053dOu5k(kGhtZ(oaVU^}f8GskkEuZ_0R zI>Vx_ZlQUNpK2*O_=2`F$<-1T^OUyttdqsz_K5b~ZLFoc=^o9T{M+0uy-nj?`C)c2 z>S&d-znQ}qU!{%9=rgfJuuTS3feT#UGp1H2@RyYX`cUvPc!|zW?rHxrNv+`nSZd0 zX)`O&n~N8ppm|TOGI#Xk({NiW%ue=P+O3-=b5BMNEzM7F7OvSt1LvyE&fha>_!gNt zqGkt8zCmOT%Solp7IDqL!#C4ze>-I^_`{&tP=)3vS1GjHj-%#|!$jI__rvC^KrBtM zJ;(fi51P=p+gx`8N{d^XY5trSN85gKyZLQYG_B!NidirgKqJPp%^o*4(&n0IX3UXw zG_Q$da}r=R4YCzy4*I)-R(S_$zH&K;1`UFlJr69T`4+{Q*M<4f0(wDa-ygm-IxNzB zr+NCD<>@l>YO@Q?v39Zf(&q8BN82Qkk4 zKI%PHd-jis`TGrZ?3`aFsBEA* zPy1lf;_IpAJ*}owQ?F6;-n=wL+^MCOf}WYGkDRAAnI4%2H&jufQyWdg0~OTK-M3BG zOlIo4H#bZOhJiW~eZ^$()Ka0=8dKdv1@+1FYLnrZgj$m0FePphP>+1Dn67*+rJ54T zP2Wt#ROho=(-+zas?t!MW<4W{v0$_Id7&uNZDsH)-tHzrYsXHokIP-X{V{(k4SAXZZoZT zj-h^^zQq(?h@i&jGEE-gQ0k*@iplmFOg)Vwn%p%Y>X925)Bi1S%L;^P(S(guS6PCo z<=k4T#u;oPq=ZnnXGNK0b5>B(-)%CL-CaU0hi@?L$_b>-ytKwNY1snm#U;U}%`HAu zzG$iGWU(hzKVgw+SNIHS?=C-6K(9MB^}Vl2CUd3wBIlT1K%A-0*JhaB{2WVNv~sG+ zX#7JtsB|@L!2hC5oZ@WaOcr8GV#*l%K{Z_fHhkgKx&_OCKr2 z5nqg-x3*Cl>^;WMvsx&R=XV;<)iqP5a^D+4JDVs4<64bkpNEv-?3c!>hP#w$ollK| ztXq_D-6`8O#0@7*)n?p>z*-E`adad!>nqT`0~-GXY0&Hsu~-{_z`6V@1m_gE=w zCRH1cEHF~;9CR3^_jDA&fW^2kTSXBkmmBBJlTjYO)EbK$gcJZ=X}p%frF7ho7;C*w zQ*Nvi7!TGJQl42$jZSF=lzD!|M(m6u6qV?>G40X;3T|?~F`m7b0?I#R{Op=V+46Ir zkyw>Zxt^YFEGBKEpgMLM3&w1rcu~@fu|_7v^XV4jeK?f@Phc6nhlrG#8&u;e8J3b1 zMlwzTA}OI~u*S*`C?z@wY4jxgG4^>Rf4s2OLvF}}F{J#UAJ-E!6VGpEaq%AhKpcYWdI{b}OhJ7eg81szI z5>JZ#wU_bs#u=33xLL-;R(FcG{*p>1cI@ws|=S(3qxEM?8$5LFQ#~VX8|4ACU z`nO!;{3~fz_(*w^aVTlWh2ioC@dHV}*9?}IboVCJRrZy87Ih_EUGb?rW$DMHua=MH zhwr^jqAqDGr*3Zkh zCNbvTEFTEGo&;4~E039gA zf6dAAj=3k2Ui%#@Ctl1?x>t6joR7^-8d!L+T=ZpsQle>ZIiqNI(#NG)dn>?Fo|X1ViedXnoUN_p<0q@>P8_@wdmnDU!M zbP_raQO+NPC%tM+C|_CxNfIN$<%RySNvEDimD_89Nf*fx+#{hsPy#Ui@n)F8WJG zgGLN1=Z}!T-y1ea&JL5CFoTABaf9TJH+_a%Eq&zREuRc0c77tC`SQ^)ZG1a9ZGW4A zEoviE#kSAQ{8)y*%vI$;lxN*OfT+mWv=u0Xli&Kvq z+Io(YKmN!w$oA)xw;VrYm^(3->^Ez_Ayu@WJX4=-I2gE_3|Nz4AXa6Nb#-Zm-+=Ap zP3ROu>Vp*W)DJ9!lFTN1?V=fET{LpiII@ABO(s9*;S7Ca@Z`b(lmT=aMc!2nGcdg1 zWI=4a0c?mT_cuoyhF8Uq4{rq+(k=tYkdciBYg{-PdTO1as%ahh*u2$-eClfQkIEGW z?@uep+UOv|fn7o5qs@T^{qI1sGIfDLczgl*%Woe8!o!!mpW|tGBK0JP2hK3~1k50> zt8q81w7HYF!dwlmYhB4r@0<+wD^BFyyT=;5!DGot*FSp1!`~#f`llX-|4Fik4(X@A z{YDD8_eHPW{Dss<@74e8>mj`x?$mo`cakQb`k?@|J%(yOF>t+o18 z$3;@}?(_P^q31|D+^h8Vno80pV}<_DCL1XlXx7iVVI<|h((Av+l#xbuY4n;qDw1`w zLO&fQBk{|{diWzDsT#=FBhg%vdrOIa?(?}eEX|xQS~=s@{!@PwBRqqD*wT<97_*z zeLVH^oNAQx!LA8{fa(_k)9d0f|7d|3-NSn&u zk8LC_jQFok;=pZU_WQeKNkcb?qsMNQ#qPL5ytMR2*{_Zo;@L-+%l6Q!i5=NBWmlRV zM5K3h+5JQ-@!K^=nc;Rh@$qJBS$w39*y(00J9|z^46V|YbuX6^FA-H`U1b8|!GF>+ zhc}0~yIfcXOhFkdbwAP8cew1s+ic>f z;6T}OYzDC)Vs9DXZWyO=hY_)B zqsvaLT}!Ng7g^S9Tt(b|YGc_KujRzV4eQFD6fY*Gwuh7*{Nqo&%2`o1m_CmPjR-1R z_0EepqbIN|3^j{5L%g8Otn8(*K$pL|5nvx7==?8TyQ7P+W%IC3Jnti+b>^UM z*6Fu|lAC=x%IGV?-t14h9jVU=^1yao+>6JAAJ5u!eKGe5CC6HH(N^}d{ZUiZp97Vkw_ciEB%Tt%VH#8r(e{C z%q}Ag+^p8sIqQImBG0wM`f1ia3vD2(7X6|Flr5K5TZ0N1S~tRlb;Lv)!}mJ#aL z$LbCTEGA?R0Cj|u{sg*tlWwGcE}?+6LAM3#Mfm6ws#9K^NjUI4Sf`rjL4cPo)1@AD zBak4Ab^p4Y3F`3yIy!6|VgA*5x}wTI_*eV9b-6Qt;UBD-t&7+Vf@fK# z=)3{F_z7Dk>B4lK_;-FzIzOim_~F(ux@Re^_*mI*E$ZG&{6qXtt#tV_Ja5L3)>`ri zU;6lqws7DczTtGQHW+;yzX95%)t9iP?FF#~Z@B(I+x5eMuQ+^H`;nl<4@BP5nl32t+y7qIhIvZx{#P$+1$+4T z8M!sui_c5&k&)F}b7&F1?5{(c%s++)U9)O?29Mx|0rIoUJ{6Ze;uuD$e)kTKc1+)_{JMggC%J9 ztecJBJsqt5TRIJY>t&P{**zJLQb%ahK@;(wTf(#i`FOnNinUtTp}#oP&?@ao*a)uS z(sFH+ei*ms=n`$$?*SYW8mPUE?ZX|Lu|S(?>%z6S_-H%Ff5heLJ++II-r~?ZW@uMe zy}~iqP1R1C^c-jX=c={PALD}WI%_@8H{w3?#%U3g8*rVJzZw*)4(GjiL^HqU3hw0K zu%>3pMcnGkgPOVQYTT?7pEa-=2QC!dtpQK5;!e%&&`f5P;}&$k(P|8%mA#BOd3%m1@p}qH&iQLe1%8a9qVIt|qiO9`|z0X^nAF3@-9Xp{9Kg z0QXi~py|K85m&qGh^B7#I^2`!|Bh8#LU8`G_GuoTTaI&dW@((9mf-f(?9@!e2H^G; zrD>XV^Kj=WDVm*wUbvOPY|S&kEZqCCbd6Jq2ky}`vS#cXH{35HUUN6d1xG!A)=>72 z!~IT7)YRVmgMHzjpy`;C*Jqoew z=6z60h)1#0f3~W#G`ZNNO|R76pY~%9*`BLU2k*vCKJi3-e@_OsnfXBd;z}B}Wz$`? zeL@P>XU;7(63W7gzg<^f<5IDRN0-&VUJ$WS)*AJgd06bu6V>V_HUj&KU8&AACt!1d zHg!vXEcU#^)}a`mBcYp@}FvAP|+5*wb$S9=x* zVUHk6)w3T3V#lm3R==OV0DF1z3H3g_54O5DU)>^|jqSRZt9EUjhQ(QO)J_YgVE>)m zqkh1ei0w$-rDht&W1SPy)i=8SV%ST!sXqseU`AcHs5{bzF^_tgYD>ic=Iwo|dgGT~ zOpu+V7O(2URF>k@*E2t0vNBQX^Hr^wOblGT@7qg^Wi3SQ9Qq71e@?8Lk^Knscm$|E zUVRU9rFD~f|IjT=$Mp^Bu+SSAh(1((GwU*@`@|}>@7W8OTWQPHz^_%9H;5(bkPtg2 zI5be*ztfDlGG~E$uU(HR{Ntm3(5J?feDG8cER|y(H_TAK-73N)R!mh(%efdAzMI;w z{S@ZUJ{R?Fze3DP`gpaFb`&Fz{in*8=VD@(kE%Ak+>co@+J8It>$fw?{Sq?iS4SGo7jz6Id93=?4`BNX4Y*y;W5lAY#6!zE(A!$6#vF&8l;Q ziI|JwO{(q76EMSp4^;zOVlg}1@2P-VAZEeOTPkWxIL70{4OQH%^_cMcS5$uzS7XY~ zUsN3_T!8^=~YSb|w}>Wr#yBme{2TcLWsWjhLPwk} zQ1vsvp!+pPRC-Ad`gO@c)#67T=<$d4srER%M{iBbR`J5$peK8JgO+F&{+tdyAP1;gJ}J?f)8VQWzEbq5!|PQrgaCam zbB$_4eks}~IaoDVU4*`jU#8mIbqpx%~!oRv=^-k@KNy` zyU;s4JyqWCccAyX%}}LJPetGO=dR*JC!@hbuBs#1bhJyivucxpjGpjzoa)wd96Ivp zU!|`z3SE6?LVe$91RFX zXOw(U_M?N*CCA<>9eGR9-3MPQBPti74`(+krEeFYG25Gzb(4M3?Bs{anvI@l2j!mf zz}D&LFx+kBWYHA#UwEBzTm3}z*tn}o(ZF~#5Ll}$o%;`UDeSxwpD=>TT2rO$*)xpV zy27r6mJOg}i~lRvf7FYb=wGhfGunx&^3^GUi$9=bo+{-FbSvuWbeVEf?n~5scad_Z z`6=qkB%U(;*+Z1rsYJQy-(8e_Y?1Os&@I%szsHmS>~$1xBu}|J_Y#W!x)6>3@cX5|iz6s7B8Dn0HB zQ20)&^2lH*3fw_bUh^tOWwqm!jZw!@tshZJLuwxC*hjb$#yyDI`Vpe6tJ#Y>`7u`M z^llfb>tmF1mPIhS6u*sCobmv50qVc*BgOhWAJqC8BZ?dP*(l#R z-xc0>rlBI{epLW_C!-Yp{ff2j6HyzM^eBF;8jqT`vQtrr`HNf}`a#jT`xo-S#)8C5}S2mO&1IL|EXz?eJKc^g3V6zL5uHJ_g&$)+@q(ui53mrMgj@5e=(f4;F z9e^xFaCZjsJZz_;$7wrqgp{Vp@=rk?Oi58RMzWBbcC!_OWGXW3C|%L9hltGLCMirj z46;{EP=whNks3QjA-xMh@~eX!Xze=Wtxja4A z(yQ`!38jbuW3BuOtq2i+{k%MN*D=J~msRriV@D8GgLe4}=>bH&t5puR?Lo{4G|E?A z%S31*%H$nSwj643vszvEdMx>hKMTX%bUGPhzU1J<&x!Cgwva1 zc~B$*5%c4O{3Id)abtRcyoM2rII!}F{Cp-5k)3c*UXUM-ux{BWU%+37Sa393eyS`4 z@l>55Z#cUgar5$a`IGv^h;Og9$}La*5sV+na`eZ!2)9{G`Q5K`5JRh}a*uH{5xyvr ze9^S2h`gORx!VF)L|_R@eto4A!np!2kB%6FSacsE7ePl8kM_pOYe?S{=evRAmXyK7 zUrQt9X}kLpr$IN$NAtT9x2CO=lQ|y}e;2QopH#LcKC-QppRl}4eD`3f9CzVqV(^zm z@~`y|6EAxN$Z3!7CKj%qFPFZ#naIQX$PJ&aCBEL{DL*_^o5+yPkOz%9pBQ*~s$A!G zCUJ3_o4j|nEph9(iSqIO#>7txC&+u3>ki%Z9QJCmIquWW+-`iTI57vQx)*C&q|cWu>JV ziJ6yQ$yk!K#MTebWlq{Hi6QCi10LS@E~v z#J)PCtmoI##H0V|;$CAGC6Z=qWS-7`iRnOvtkcam@y0fZtYDgFB3dYreVsi$(f>L} zw#s)(Vo2{PS)|{@#N62@Wj>3>C%S@;$?h)w3xB>NPX-SD1%E3&B;&6cf-k(iUsk#P z3*7c~w@ew{1J9hlOGXBCz_VfLvM$g&`1$?YWHI0t_-riEy2k0@mJu?D+pOBu?8;fgUYs(&%&qr#>>1YcK9u5 zj7&r|!!I5H%0ANc@LuaC*;s}ePJOdM*3Xc^r%YKZvoVG6-w`3QjVum)>CP2039A?` z)&$9JvyQ`~n-%f$I9>LI zz7@W6>{Qu98XNvJ)J>L4rNMV^b&>r|BEboY@iGJ%3*YqQ$EE4DcG!jKN2NQf%&-lJ!_p{=9`>{N zfV5q!hW)s+S4x!1U~8STr3#J^Ru!EgJ#&Hs+nKjrD$Xs2rCr-9P27DPX8e;ZeV&#F z^WVgju3#O6y~&|U@x;Bb=NCy*Wa2K^lwUZhPs|S3u?=YHg|Mx#h<%CDfM7OkO-+K7 z5lDlj{sc>RdXZpl8=|F&?pPRqKS26-90GQtHe7o62LyI$biMRRZwzc@M5uJA4FG%h z-{6R?H z{~G%4S%+lT<>$~lJ|85fZI7V?thbW=ibg2G@>;U))NSbB!Dh*=12>@UVNWFs(=J2Z z@*hd?4HeMQq??i_i%if3hU=2}S!K|I{>u{1colTXhKmyO zpaeQO|D1&1#)q!De@23MPy*%8wo6)TPeRu*Es}6k0o2P@E=dy}hHmX-~?4`o9)S$nj~==tTmFE_4gju!|$Pw15c(Uppl+Or}5=Pd+JO{=`G$ zNyjApA5luPUoZx$SAivx?V}0N10cyq?DvEK5I`~}VlV+D z2$%E+_9bXL*Gn9eyApt5p^~Vf_X+b)t&$j8-Xs9pmP=mOy+}~44w8H@Hzh4&|J#FF&&h`XI z^c!)1R!YKh#Y^#60xJPA{7l>#Mop+nd?Hr)5)*Ky2ja#5&%^6Y=!DJFu8H$cL?$F`za(Ci8kVrL;euG15SsAJzgpb6EI1)2w^BTI%F+bJ zYn!i^hnT~W#SJAw}i;u?ecWQgKiJDCEw9Q{qhzze83ZE)+8>1|e@+3&ey|eUOGtd1Ak`F34B; zA@OC%2MBF+zj*1AR)}lT9&wuUOURGfUEM7t0zUSiclW)voh zvrniYw|f%Ae6|d75gsQl00<$UE2G8nJ{$;ZCQ#h=y$IsDZ<9E_=@?|nn+@WEiX)I{ z;94=S@BpM%A0p0T?}21aS}9%}nF-mJzEo_VvmH|QbdlKQ+ZKp#Sb%uV1198!YQA{2 zkpgL&;42=VM}SO8nwg_lIT*WZsH$G;#VO>T(Cjj0w*eSagqdq<^6dhT-k)fSs*_~eE7 zrx3GfA+0KYX^la&WOYS+-6EanpOYzGE>ww3uXOR%6Xc?W70URj*t4~XS^eIuV`~;YP_H&OEi2TIldO2AtIfm$NOL3F5-~M@r|ofMe=31_-eyu(f;3v z__jGL(b5MA@z7H=kwY09|LY%FG%+0*-<3rWt%(ee_xywrt#)4*Ur0fUoZhaA4|@U= zSu2*suK+_tfrl2wGcU!8GGTu4FIIs>JRjfq)8&z(<2|$EkNbv;;1{RGU*oM8eL68Y zK5SB`h=6yAA3nTFBn=!F|MmNFk>l&{xRCT9k@WhHxXO-&B7Di$xJ;_Qs59wvT=w&M zqJ*GNaTnk|qWte4;x^s(6qVGs#*G8a6z$-=jB~B=5G|lSjl+aY5gCIX#0Pv}g(7$@M53LOip<2Jkh6fPgM$L&2iBs_H49M?Eu zP^dehk7FMBER>3AwLx;(%M82$$%0#|5-M5b}3q#Kp1h37@V@i?hAEE$sZaISxaw z7e2Vdh}-n`ny`?Y6t{(XS?Ec|$2GmF5$5=#;to^J3D5LE-p5niqW$EhiHp*$xl zZd$8Fm$6Mqj6kZ%J(BeEcXvM zIOmY?0sbd=!{7ZvZ{Kg=qxpM;;qO0#r@CYbL&`saTZ?xJN4I?hfA-ielm@>A14LVe zZbL7@O+K52=$fZsla?vmaquDd+G3iJ0=x_Mw3CGkCfo#9g%X4{4OhV>moUP>;)`G# z2r1m0SPhLTQsHMwt`S$0;>p|=pG^*A9xJ>SG+>V={O7?^jj+YTAl-5Xj>#)vUN9Du`WQk zCMW}py)j=ny=NOZ5#}qrZP^SidND_sn8pB4WX}>>mnDJk^iLDE_Ts?za@>U<4xm+b3x9_XU3}{UrGPZZ`POybi&LY8seie=m4QnGF6J z@m8?M+Xejc!E3>{7h}OA)E9zS;qO>_|5HI4`bVtO;m3lMsb6FJr#=v@zuy<@rM)Y7 zQ`i-IeD!SsKK4WG+M9I(!`Rl?#rSK2yH{Ssl0RJ%)a`GIeVkJxC|&y?_QaHPg4Kf! zv3Z&^0*kFK_UanD;CsrI*i8)e~Y32zKoA|MZx0edMzMqaok2@u(aTLa;ND2kZQ;)`8 zU3pBf+dns!a4S#1Z`l{ShLS5dA;^kFeajIb;OVhviuMXVJEg{A{j&v(tL)gY+6;kd z4=t8~-XXZXk`#NdCsk0>iHY5Fbc^7KDlvAmFIzAd4~Z3>qYF4wVqzyDD1sL^BV(_9 zA_|5MgvDOS#|b)DhsF;2q6PNum9gm;5(Q9AQ0xjcRB#0!7#sXKPB3B0{Mf9*7=d5C zSL{eYlwijGnX&cPA_Offr^Y@?+9=r9J}GwY&vk-c>4ew{!5YD8#J`v$A*%$)2_rG0 zhsy=g7l&f{(}DzU>0e?_PFf@|`}f3bG5QO9U$n;@i=8h>E^dqY^wCFf6!1FcRQ?>n zo^Q`$vi)WWfW}8Ls_WAPZRC3~t_*hp#{E{z#ec2><&A4GR<(=ZN_K5b8(@NO8>zffL4vOnv;D zE}WRQgl>My#iE$B&mH`>ZO39Zaz5}^_#TOYt!d*UALPVnnp^k@xw~W5<-Fv31!u%~ z%zMti+O{obdEFC!7-w@#@s@}DlR!qy3b#gnd1|x0w2ULjJ`! zPBG8@c>I|~V`73DOZedRqtQ3Ai}~>O;b{51LjE%DKy=NW0)AUWZ}gn3JpR_6j_6Bs zbNP2f@1nJLa`=BiEz$R~_VQi7Jda*GKb!wq_BguzUIyO)Zj5f;vx6V{^;WcNz&5^A zc|AJ+(H8!*_)F0d2ig3NZ|9;n1~K^eRh7{PnkoDuh&B4(Q4)XNkRke32%djZrHOvj zhUVXmmq+`SAo%aT3Zt!?VEhLPPIPW>Jf90Ljuyyb`AY|mMSq5X_;Try=##%9`R_po zqPLpE`G0$NM;DPc@COAM(F2p#@-IcCMN4W!_(`3cqYKhj@|#K+(N(_7`198%MF&1y z%m=mMqF)^jXMRpXk9gWB75^v!d^R z`prX z1E578I(Sa+dO*I?54`$<4iFaE#v=y313h+m!>fPr8pOHwlIOJRIf%FS`F|DLk3p}3 zn|SWE_du*q4|&h1w?M(#M&7Qm*FgaC9bTut7Q~xzix(1q4ixm@1`pHg0F6I!l?N@c zfc&B^@q9uIp#0GbycalvK*nPi>;&CKiFrF0ZUcEt74R^(lR@(P z9Nv@^Iw-a1G*9J12Ia&T@tjRq&?Dy)yx4dIXzQ(`Jjy2sD5l^D4^kKdVn-k1xi0~L z8ph@DEDd3x9d&znb5lY=#QZE?igPgNI4FZxXb1xR7`KC$7ZV7w)u-~1ALoG#1zUJO z^1MLrW7)jj3uc0tE(~7dRd-O}T?+39WfEvvF^M-iG9I)Cj^{N?{zf@@V0b6j{fc_g zgy7A1_ARPU2;*gE_D6w95T4DwJL;n^n0MLwG3w?!5U(u$ZPX_{fXD238HG&U^xr#A zqkgXl<87YzFskqCTAsP~PSpIG)x2By`Y6$%VBW>ASE5kS%XtMQHBpF3LA*sv&qi?{ zE#zr#RYZA;{CR^6Q`CFPe4h7jUDTHVU!IRx83pW}!}}H@iF#f&i>JHKi?ZiT=LMyl zj%ox= zhG^o-iGES%eIIe3e({Og+|$TyKR!E(P;-ZSf9|xXlH<3yr>fneCgSS2fl%kDhJb5a z!TT{$cfVfZzS%np^r)-hj!yXwlyT2-zm*LDQ<+uV`mkQ$!4L;`+oKL((^wm~C;1(4 zN0W&gHS!t=D>HC2OP>RGX6v~70v`jLW7S;Z#e2X!PX%{s;w@lCw}h+ya1B^?Nyv5H zTMP6q;c>xk=YY+OQZ7yH06t%HikrB`0`zh@$(`Mx2Wnp*_qf%h#txtHntfqRZ@=g$3_ z1!Ut>xrBmrpm6yXZtCn*pxbyh7i(ezZ@r>(XK$nd>nkbTGmS)`b0LWvNW}n8)A8Jl zemIc09>WzJjt8bpMRGYF(ZEYxFz#k;1Q2r_!kxZ)129+$=8Ef91ChI;xx?rcz;jR_ zciG3qK-$6x?#3*CAoO1t*Khn>;GtLRxbJwLz;9>QaQFF72ii+kal6k<23Dl5;I58x z0S?401@2q0m2E_ah;Lh*=4#2)#z`b{H5MZvJ%T09a1Aw^RT#K|5FhAXs z+qU>UAPPE@+jp)7U|KSb+Z5dlz&N{exlbMgK<%#FCGI0`WuKK1*?<}Mo^xvK>40apCeG=wRKTm!N1X7RY=D2(eNJ5>4R8j3m*e+}2spa&Hiyi{ z0Oa%PIccBafFI+ob8vg(0phO99Ivs_fJ65$a?TY+0Lsst=PaGM0WeE^ma|{E8gS=e zB}cPp1>icXf}?dT2KI19F3noaHxs0Wq`noEnHHAn}ieGq-6PK-I4NZ|$25 zSbbl{$^769aIF?|nA^qzmM8?ArC&!Qiwd}$`}@B~hU_Te#E%_}^u-r*6otK!a6lpF z-qg;>x+TXrPekt`4^GeLoSEAane#iBlcs+jdA0KZ=g-o|k>Dr$IH_muMb5aqn`2*p zD{`T67w5s1Ymon>FFhr+I9@b{zio8a)(w z+>yYMAKn*9QN?kTo`a6Owqi9WOAd>?JTI6NH7_pm-_+%tPnxL6<70z3sR5fJ(cczwZW`7_ zCU^LAe*KT3GmVD23j=sbq_T`{jA6`JhB25i%wUYAY)K?7BD|3zktCHQ^WSD)EEOtC zNU0P>M3jgUZL*b8ghXVEsJwl;U+#x{o_o)^_dL&Ye?MbO$C_@vRQc;<$DOS@sS{+P zBcl$Jdbh7ui$jz3oK&;w zqXUsVEgfd`I=moEN>lH3IMis3OVt@K9LAMLrE!%{9rno&OG~U99rTt5q&0Wz9Psn~ z(qdY*!-2^@=|3o;!}Lh6bRD(S;qj*~DSYdyLr-sqwA-w}!K&kxRQARthmN*(={i!T z!~Nz~>G$F^hrvfJ(rbnyhwZgZQilSL!aOn>Ca0^4jXUQN-^5U9a^qd zOVOD}9MTFar4wq09P;z-Nb^(oJIr0YEj3fz>mbd#DNW}GIvhS%B7L)Zr$a`1v2+~R z>hN1yDE<7$)8U3VUs{&v>X0wYkp|2;I=tgwkoFz1a|qyNO6|t29CW#7rEw7!4#u1` zDL7!_a2%0HV}lJG)*?bFy+_yK3(S*t`Dr<Bo!1tgY!$QhANf zETeM~QU%F-mUC9PbVRO;m47i*nwRp5<(?NJwOnXrSr+b*<{o*%3cb2pI`s7+tLMf} zseEV+E2GR$D%)GZI#;<>`p)+@>wV1@spx45E8>x-RLi-DW!LO3O{vOd`L?-8A6aCx zO5Zq3`>tfLe0v?F9Xb-0?I)(RD1*n^KVl>GT??^#Cak4h>||EjPfMxI{0WxyuZ1)| z<|wN}&P*y8jAjKXlcY%j5iGJ6QM&16D9f2(Af0dxVqGxBOOMp-Vll0CrEQdLEImhU zsq7Umme(ebAFLZ=}Mohc)QJoQ*d3YR6(br_aX*>4HeQk^yZ;FsiOkrGR%^{2#BOMxZqo{{7V zSFxOjen{H?{;{{8`7Y^+Td+U9a!gYHW!hdw<*Ve3|9ATrxFLyl>xlg)^8ra3Yrx*t zplf+)b^{yn+mv7(dUnYru1ld11R4Um*J!3D&zAll^KWQ&IdsULF z9B&^`QY2AHiLsBazbpx!h_G+!$dzz{!|eBsUX%#hg6ut(vm^)Y{q5s4&PxohZ?hjD zXGm(aw%BKFOqG~%-R;i?h$V@0&i36$1d_}9?Ct;KaV1w?)9uakVF~O+wck(;NSsPd z?JvGMBk9sMvS*DZNjCBH?Db_5CFkZa_CDC-lKL=p`v&WHN#jc;`$V53l0ue({fWpJ zNl3{m`v+i@!R&JJ{s~$1EJ3J&y zgjyzH%2iS$s$|+LZU0 zyBEb*X@*SWGxOr?Y#g(sa8?|-0>g}dHYHY#P-B9V6XNW4MP`r2xcIl#8s;(9sM!93 z4AXz#uz1&sKXz=vpxEcYyxnB^Co!RI%I-?<2k~pmal6Ya--|>3RU*ESdc@7YKiS3j zb&A)8y|-f}y%C$WblUk9y%d|8y|TOA-X@k!Yqi@p|4dvn*JNi;Xc2n{KD3MSY7#%F zzi;;`p+PKfQ1P!hs9sFr-m=SoUMsd5yJq+8XSG;uYoXmK{d?k9cXI4}eeQ~*G_&kt zPL+v2C8pcGE-n?*K8Wm+{#lqqow;_=E3S!S3IV%9^DE+=a;NPGdkVyugU9WLczNQQ z=SS>*+`A;U{kM4=hO))!sr&7E)iTA;rvJ06-gs90VMn0dhqyFx`@J1@n=VVl*;-re zmR)aU&)&P(Sy^(#W)6;a_d_A^p1NC zHW=HTC7u+o(bu<2+MOWI1a<661V_cI1~u(;>te-TE-1U+$!Kw0;X1qb`cdNeRdRL) zyCTGX`&QW9<%f%v8W(N(b)n*7{W;q!Qz2pwaMS zQ^7@SO0Tlj-QX<7Wt7_rPdbPvf84NjDr1Use2Q(EUv0#soB6iMc)B=E;iB#80Ghb# zz&YE_G>UkkQEEHhY9?O53v4}QO~swbufm=*`CkQ6f4RG+nV;OiQoR`Z@XFp^$%mb&DMCEl6YS8 z-=jsmPQ3G|yRCEU8gXj7v#pK1oVdiq-u9U5Dsdh}xBUgI5Fhb-M*lA<=__gTy>z6inWnYS@rmZ%~9&Ms{u*pUucqYntS8p@a-YiO| z-M4{JO`;gVU7M(#4I<-#Qk(PH^`d&aYc^{?){1Cp1vbt4_eIFpOEymAj!o8?8zS6Aw#}cWYofxbQ#RMv6^rCHCD`Qo6^h(* zV{P7L=ZnH;584EM&Jpe19BxA-T@*3%Lu_o~vP9E!yKSWR&xyER+ifglGDM5{-Ztu9 zsiG}EJ#79Rdr^|tMw_Y+0ue8tWfO1A6UEOlY>vkvBGzV0n@6>vXfT&-<0r=!Ma&r4 zkhdj^T0QVKUYAaZ)?L!JxjS+~WcowhCd?{9WbCSJvpeOeNG40c=G^mGQSI0&8*Qx^ zk)P9F#!z^as3m=Y@vA&Sq&+;%*uESt^0NERnA;L2+9Miae7x|VXjA`ZhSF$|NS)Tl z;MfF;>ftVi8^>Sd-u;TPrE`bqCh0jN+t5$+Bk2i)a%`(e?ZrdJx~456b$ktjqP|%) z6Ia2w5bhx=YrMtqu5=Y`(I{bf$ZZrgA1Gw-{GCL&>Kq2DgeBUckj41CXeT-tn9lgM z#YPl#L&VsfXDzb$&0#E0S&BYx0T|z1DWd3{B!+&LnW*=B0wZsXBrrFP18W@^?;Mmx9|LR{2hXk-RbR7YIFBia;^xVWkd5*p1$QE&DO*;Qau(0{ z$37Bu3}`bBcrFX&Ej1X0mwyW}Das7v#b3g;?Fx)(zjHg@-Kbw>S>|+ zy#>0=f0M$LRWtPQ>T%&S-|uvs+Be~J&Imm-W<UN>g@HM*2zEDKnn}+}ek^>ZmQHu=dno)ABBI;c z*9kjIIP~}nHNxw&Z2He%Rl;DWBzi+YrSJzof&TXX9bxF(Sh|IFneYxSivH?Usc;}N zoL=+(y70%H5c)Xln(*WA-SqvrSA;j*x6_F$3Wffu-gHV>zHp$|gU)Ws5pFTqNY^sH zC_ERmTY#-|$5H)%1mViw2im0xh2)QwP3SQM^R|~pVB7bHb2Cg zb;?b6ATz}}bacLodgve=+<(}bZDub#em&Bs>tQFf&?{KWTDM$Xxb*Kw z!$o~np>SZmb=X;D;gX@e^$|Hm;pT{y)-5O33Qv_RSsfUY7xKsEth_^33lq(MSea$li`CugKLYObN2^-1CBeK^uhqKC3j+6q4y!_qpMvA}+N~hLi~yN$ zvAVhZLy%zm*h(j1Lg1SCz^e1xm|*t)J*%$0qXKxb%nIKqjTD6+K6SyZytezBf3+8KhR%@`G0^TBMbvEOT;Fn#p zRmA#N0_0mwLD#h-p6*paZ;syVt*AYTz^wPoay z;NtWSD@<6uK*@5e74<`{AS~9?O0xUDAhXoPivISV;KrDPm7#Bi;4;b9DyXeoa6E!$ z^?uWBf!P%^tD+}21&sqltBQ@+1$KCXmExnTg0x_))oq6>f~OZWtg>qh1fRQ=t)AQE z3*M=(wQ{S@5!~G-YqiGaqTrv*gQk8jOCbMzffhkOF979dXtI?Vf{!lWX@=`NQ?YQv=DA*y1q-C$zEof*7qiyEy6sW8Wrnx9>7dSEfX~;QW!PfX~G!p_+Bg?myDgvo`t>q(EB|*sM zO3S&9bpj>!ZOiz53WEH~5=*-oIf2?(q2(q>RuF;DwaizO5#;R5vfNO#%&!onTaxL2 z_@xg;mch-7eC{mAvd4dc??M7BFOAOeKLsaQmL$#aL(&s0mldb@_06%CIr$U(6-x&# zVXJYz0VUkBqIr~WvM4oYVypQ2qA%1B6%~9@-AC#LpF8}Xi5_bH*V}wKd77HVYmHU7Ih4b-&l#eC^tEmd~1kWW; zr>Zqx;@ey)qF(>+0)JO$E>-Y5lkdMen|e3<9G^+gpc>g^@R!5I)K70y`Ne0s)GtRR zd`c5QwM2>d7iW^FPjB=2U-geuuljKLXul)Wm)~JN35cR@5QBW(vT*8eGd6$bV+eJ* zEt!8qF@U-yCW-IH+D;u%OyoC2c~cv19p~e-J*cBwkMToWHc$hn;`s2KJyjzkmd`g} zP_^hW{J3pY>i+I1J~PFXx|A5nAHHcweW!DPpYRSxm3g#}KP-=-#_tQ|+tJmi7V`h` z4~HpIEpG(zIZ}D*nXQ3*_JfsF^;v&@@aPg{CTk~ONAo8|$8kHqZsQM%WYCwtA@&<( z6W@n__2L)G7Rna>kCu;=3!R>P>}(H(dfJ0;g72WH7`X8)|wx8x`?tToW@VMnoD`1 zNaY8=$)X6V%=yGW>6Fw^GQY!EOzB@o;)nThDJSj``EO4Hlz>n}KIv)_1zxYu-}^d& zvQVYRKeZG~sobZ_KVcL_d7zBt@7fwpS^q$bk4X%n6h~_E>kD>M_!{bb_clLD_E8-$ahD(nz5+b+6*LjgctR zoR$1T>V}kqjAh<;7LH;%{F}FJzZS*%{30(~tV-d!FYp>G*HaAV=XkF_$Whi^o8dLA zUP-YJnBtu?U$UrJJIV9fIcIU=!8mW|^rQuJ_!}>@Xw;$?|CQJ9e9+=##}H3;=7Ysv z&LEGZ-D8n%_nAlA@Ww*v`$rxwvdy9+zmNA_(rod0$2(qr9)m^@oS#v))I@v4=;F!5(+JxGun7Z{>cfpdA9Nb8Zs?zF1PTEM$#;N z?>*tYT`#h5jA`UW&^Q(eh7G(A{%nh%@9TMts7-`Z#is1lda~R z8;`W;eNf3ejoN3?nsArr&Iq=UrIhn#0{ty`UvKf?lx-F}3vTij3cW0%gRb*@pSoGJ zYhL3C$DJ%ryuQM_uJSLfA}ZwFw6?Y=@wm)O+ihV%U6scRJZ)mJ^5G?(e7?Q~Ht7N{ zvr)%_ZIi`YH==1_K6{QAwiab!RGz`hF<)nK;BXqR)_1kV6j{ovi(fW>GAiN~p8sV& zcvZlQzCUB`b%4ji^nEw~W60rM|2ty7FbMH*gaLDhLV$PNrO*6%SPJjX{x0(({bb&2 z?kn@=fm6KBl2&tC;Yr?u=S}AS$g(`n_j>aY!(%+U@_lpaa2&6Nde{8%)mWZ`U#WTC z!5Cg<{8jTOT#TxVHsubS*xQw~%2QwaV-5)dFRa2fFY2IwtQ4^k}$CO!&1Cgh= zf6VN~8be+?IAnI}ErA!8-)|P1ug6=g>ovO-t;>se-(hBBhvii-w41G!!|*0Fo|+kV zX!6!rJvNi(tMlZ1ADB5GR^^RG-!rpksqo7AWo9XBm3TqL*UglA*YUnTE;1Xrs=y2F z&ox_nLY`N%lx23peKl_ZondC7xr(Q4EjFVJuiz1Uxn`&C{pGHY2F#SXzqx(fB(n+s zMQ&u}d@en9f)7V{8*Qg+4$wo^9a9 z`t*^z+a7XVBf7}1uhen>ro19+rqptCvRcVSyYF-Ha?wIb4U~6XcIU7rC4M#F3ks*<4%oX!3$q zCRd4kfP8HJEce-ly=42YbZ+GCK=PK#RPMy#9ptNLCEVSJ583;ehlxn=|by zkLLD#m^3AvkK&%09yP5x70F#I|HbtDe+Rgyu^&wvT*J9l@Qq<-J_X z-EF3S=7Rqv8=FnH_3hyj*^f*o9|v%MWz?AVl=ySYuU43@OWVoyt-WQ+JGq_P@#31P z@7`@(hk*jquuWUJqPa_^52@bVhBcX{2QXgTK5UxlZW&K*pM}u$?3g>ZaRXwC?R4cz zcBGh&*Kg!HMBf(+9p- zu1eJ!)4k3ZZgq={sSg#+_2~Ic;^H;9wO@ad)}qw7n!kRKdRC&i{t9EHsc9wd8O#uA z$Cve7A*r7v)3uhHV%JMrY+1wI?b$(csFCAp1+bBaX1q~^|E4)wxj(!&?s zoPw*aB$=n3oTUm!Qffm7hxyo+bg=d{XYWfINmTig6Vqo#TD;xP**i)k-M#*t!~BUS zRb6?;S(L$&|IXG%Hv8!aZw$u~F$?lqW{C6{p08){8%BwyuRX{$7uPQJp)@4jsUohjr1 z10^Q^rCjECelIlPu=6+z^EoC9Kn_PDlVwr?UF57)OgDLeWOELqMJCF;OwN4*$KyTn&@8=a$^zEuDmK;&xjuqK6b`JAK4r$@=0Yq_>2UM)$S z^H*smD_nA|6tZ0$?nv^C&Oh6m$0{;k?3PyeazpS@8x`8gBIF?g?J za`<-)Cwy>?iRJ2Oj%ZBA#7QZNb7|(caTYp~lfLxRm_<0iiCZ;gY(@^}FxHJ3AE1YE z233cQ$DH6Vbal9X2h-V<&fU#vL1s zX~+)Fceh&OrZhiJ*Op4-f?Qut@%G!s&u{o}f&)v89q(`9{N7t={HJ*{2a3osmhare znTp9Y4jOdlcpOVJ{ypW&flmpIM^?CSO4x|8uF3{ZB`3u=SI>!aU6g2ih~mIO(&LRm zCwq=(R*dn`Ry)pYPK0s#UKKd39r6MqC0-&1x&K6dn4Bm2h0Y>&1pJUxqyhz`hma{ zm^goT0^wMmA!@%GM~+yXB=W|;AujZz#ElB0$X`Y@(StaGT(&(x%ybz-%$R$Lw9r8$ z&pwcdN%@Q{v33x>a{3WxM<3#|+7C#y(5&wbHIj5H#2_gSNaYYoUs_X(qt=MRy4ZeNW|ChL&x zZUaWsst=G}*FGb8n;OK!waX}SPc@R~^2$hqeGmD#vDHZNN(CanvB}7{^$w!7q28!} zvJ6pmt~R=_aT}R)ykpdFUy3|(xM}1Yb^|%aDmGH&mmnznd?Ssrt4OBZ1*6FBD~O!! zStI%7LL`_WF`6b8AUW1NBa^N9NHYyIDmjsh^iWS59nZgnbXXiWl0LhDRGA$ynwic* zAk!$L0-a36&LrF@$Ne1AZ4_ekWL^pqGmgmpKX z(h(u&wVaL0HwlpI8cd_QV?5-VsBahK&n^k z7=`alL0n`sjp$G^QuSBa$geyJQD0Ips_9Qe0_Rs59acJt@Mr!Q#{BEFD43i#td2g0 z6pc+8`dm7SNJqvDsclD)eS<@WA-@kJ`2K#wZnGGqUF!J z!lMYps=dXqY-&G}^0dLQ$RHf4Xsk6H+!=T2iXe68xFQ?K|+#a3>W`wMs}ZwFbuNxM3`}*hHDRbAo7Ry7|Is7A$8$9 z4Ly5Zkf4yQhVNB2B18V3hEJYw$k77&$pUVPJB{2+8^K)u3U*0J+&WU~q-3j}*P_ zGw6!MBiyzw1HWP%vc2h*f%X?2MBzcJfrUO6DY@HZAl{2XtZvjB*yW*-s|D2t)Q=j- z>I-)a;&s&#@3fl+GQp}y3a{AU!zC5uLQ1~Dst-y?{_zV23A&0%YRp*!>yULwRJg>z zF;4-p*uyh8`$-=8unjbz>&qbtn@$@Tgv%oHj>ipxie->+`VoVHuPcxma+JYc@-nfrZU%23&%*bHoD8bv zXW)?cb_QR!Ou% z7`RRk!&#}y20XhVI0I2I&;kbGlc!c0%sl-JZ;Jh+k41fgWy0t6r2!w|tGlQ4eG2+u zhWD6$;MhC(_J$$-a_e4LjnS{a<4iXkYTB#s`m__ifa}mtQGE;7skZCO1;2rx%eCmg zyZQ=lT70DcYx)Izb)rT;+_4=#Hc+9D6+DN{x^C&~bv=V$KD(xWSpO*;Tvwp45ZerQ zmR-{SQQHLD6rI;MRA_{e%vAltT@7%ZK%jrP=ppNuc@^x#I-nn$TnSHE?A71eeiu$51nQsCy#p_(?a-f&DT9OL zeDv?t--53%c<47Pm%@YJHt6ez-hkJ9u-9+BQv#!3()H_QufeDWivHhS#qiHNBz-|i z5&WdcKtJqv0n9$HtIyqf87A`3`tt>Oa8)8ozv5>OOgpqrzi#s-I6G*yzG~hD_?!1K z;qFWpZ0z)lkiRJt-b(#4({PZ^5{q+^LN8OKNAV9@Gyx&st;x@m~kBr@Rs2Onxw&GlwJSuLy$s2DJ#Pdjny)H>!lKk9NblkJb}< z@cuCFmK>oJ*a@${w1V(*U^_g-U&K4O`oY&v%;M*-_`-qvC-8sdx57XDzT$nOyx}v> z1Ng}{FL>I#5C4v`8QzBN!lN=a!I##&!k_!;4tLBw!ygEAgXabs@nF3Ryy{gQeoTKO z{P#f>KA-Che<>-)7mPc?mFI8Ze{6GrtG9!~3wd`2EUyaFHAhfBlp${AP-bXANWF@jfHGwx2dU-J*wgtJi|R+`-@m2_`3+%s~79}9r*_cB6{T0D_+dmIO1z&gR1^N#`O0RwOO4|pa$orf1 zyj=&N(#x)T%-T=TC%&UzJgpyEjs`f$; zPVKhVvV<$% z{{jj>Fo!$-sSV2Up2TJBc@8yNkK%rJJ%hTigSb0>PoXZE54g$~%~0cL7f#me36%5d z6)wM}5!zSPisQLHhS0f9xcY`iP&HhSb8>nJxgV;=Db>|M4cqSENcImPlI=}g+Wi{n z46YdGW_urMkj=-rS5-kjzGdUiGVVd^UuWPf?o~jVRbreb<1VC_!^L^tD~F~)0N2VW zgC0jF;WDdkL2RD{T)Ay2WM&}dh?GSL;cY0G73D8vz`{wfdp>SBvC-;oRTn$U0=J(r++ zie@;s;ENDAZG>|j$cC8RdbrexEa+1$21ojS9y*qb=8L0P|WWt-IK8?(7XO} zUDL&6$hz@{t_gA)I$eB4_n1l&RL;-SU4JPNdK;as`@{GoG_*BCSHI#o^o1tYz3iL- zz0%<7Mz_a9Hx}5saNtoW{{1Q4(UBt%ss5Pm#e`U>E&s6Yg;j^45GYc2C@mWLus=*U z8Gi`!+7zU_@Ag5c*mRffImbw7a=ovv`ilb)ane(_KX^an_1Z;u;rl))#IsZS%G=QwT$1(((V;bqsJ`RFz>FDXc+p!1Q@mEV%aU=j5?N`+m zCGLiz8`kRvtoMgL6v*iw&D#k%z$#p3v!?*b2!h zeAS7Ee4zE;KI;T(c|$9nzt@qJdO?FXI(3v>HbZwsFLnBQHbF;Yp6UEN>;dWdH0p$` zc86*#>U2~uxk4_=RXXZcE>P`cnNC>i28i(Ly3U_aXDFepNN4z$BUGK5tAkBExKQAcbw|I?;_xNYhfJ!wa&5)KDCqsW}_y&yN(Ht5OEk^(s;4I*AVDl*Q{THd;a3 zQ)6^8Luk-KY=jQ*iwX(1hU!$Gr9kT`dvsV-3+VJeK(b<+8T9VEj}AGK3>mj?(m5|{ z3WeR=sN;Rv1QH2ZI)0AE(3L2LPSJZK=%y!C$0gAaDljqCp`Z;Qj=Z5xWF-L#7}nL9 z*p7#=PtZCI(>UmPAxh_Snl2Ot{sZ4w>Oc#7SL-Oe)`k+Cma!^v80eGkFKjqU3u6AB z#;(4j2|@41v9o>}P)+qPmNKgbeLDXMTXjwq`g!afR&0ZUe)+w{-tJX~#;Gr`dZ(43 z7fMgDeKC00rt6I8ANBm*ly}y(Co+=tY!Cakm`LB z+mpNm8kio%wizyhtL3Ayifs#E_uzi)rTBR;^U;6U6WE`idrkm0zi}2EO5Bdsh@JtD z?()X=s855FG!N|8x*y;koK-1Y4*4 z4NMBs$6l)W3PQFz*r)qPz(jRT>;}{@_}>p@tbE-U(7H_li#<39{<^vfds<@vEQS7P zn?C*o`u;bsZ4}!N4l<{-V{|@(`!&b3Wm@~duBk8DLnq#YHtip^HHhy(?zJB6^tU}= z3-m@i29}jYryovLgzcv_E2b#of(=O0^04{I#(pK)Q0howcj{bg9bge+Q#$u!29Ji z?bgyt&`D^fT@zjbR)!O`=dpJ|tRr3<=qLx{(AwGo!ZPsQ4>j#GF1Nw)XNuZCmP$cX zp}clk#ZA!o^h)izm>Zzk&Ls@m_&TU>F^75h=^7|6KZ&_};VRhI{}uCdM=@AXJ%B-! zuYmq(eVDM;Lh$#&E{q5%0Mj?V!pLs845G2En5VzFILJ=ZOp8lN~oOq?_5`nAsIf{lP3yW_2DW-#8Og_>hHpIdl$Ou1LphDLM;| zh(s9lz6`KFoP)8@PX{?HHsKf)6HlgabZ(xd~HSf`Bu{8!^Oa7*syP!t`4} zAa*AM^JNME(PmVPZ6zC&U1f^tIhg`}?lr(Pv(A9G%XBd^E0e((E*c|vk_766pfI6= zQ(&$2It;uu5%gNO8uL^AB>4REU#*IF$3a&0g4Uz_1Ta@Jt)(4t4Ezy3uJy<~9<;I_ z)~cM110ztMwB~D%fWnbpEe;e5=GS#-g?SwYuVl1qiPd7jiw9e@Wcv<*pi_g^v!W<4 zP@`6>FXkYqKUSf|vWW!WKf0wgx*`HZ&R^5|(z+kSM;BJ+~K}Y2a(^Z1@k{m#I`Cgy zqqO`V27uolg=<|E?FK)d3(;~7^amTGc57Lf>;f-1`Dq>axdRMU-=a0vv>n8Zx@pyC z_<@aePFnq8+rZ#-J1uXTFF1O@N^6bGR&c+)xfbe;H`t+UtQA?X1+@Hv*IFO%1p?LD zT7O+OgO5e(S`HeX;Ot%{t=3@=P>a4stEk!?G*gh#Y7@ADv=2+@4Z*G;seBGCOLYNJ z$Rt{0)kg5!?oo7nmor#tHi*VucLI;B_<+_r;|S`$?Lvq6Ie-tYzCzCsS>TqWR&?hQ z6KwZsLd(9k1D*8i(Lk{+SU6XO-g4RoTzFcJ4)D76Hezow(35GvSID?;xGrhs=P9JG*b0iF$Iqg9m5!2{N((1XKdkR*Q$ zE&Iq6{MZ|Vj>{&2$ju0}dAtdzn-Yp zZbI*?)(0IgZbVOI5I}Ye3*8or2P>Qy=s7Pvuop!|A2Pv#KL$x?%4%KkSET{kc>oK} zaCOo754FMm05sY=2LslTQD~1OEl~VtEjl#-4Q_oYizeD?f-;x?YAT>Lz^g|WG?_ou zKu6bU&HJ6IV2j4MCZ`ewZWtNT%s;0B-m31`TytC*TrcR=tly;s2JPw4Y_L%T^UT^c zRWa+qjz7(s<%?^|#}idzD<+eK+c`!5356v8!!9ex2ndV@7@87=^%>;9UJ>*j%- zr?zPt&&&bwo4qu9-pvA#wwq@6;~9YS%~8|v#x!uM##XaFV+sfr&@_ur{{ZX*%{2S= zPXcnLM9sZhCxE73dYUx5??A#cjOI3jaX>3uO|xEc3@D9M)J$9$1*~o5HG#pez%BWe znmsQ@0BrZ7#_5`2AhCE><8bj1@H}Bcqcr^spyc*d!#-sYa8n=9(2O1cVg}!9I0bwL zcy~HA?zw*g&I2zslC1lIOy6f3V*QT*U$0SPLgfPxJMlo{((-%2qwbzY*2FtNRaB<& z`9m-8GVr=aVtWseLMqY-sp|#^3ppC;rCmT(bEbw`ZYSV)E=}XJAw)^*<(AfM&j~x{_HYAUT9q zkD;6gelbw$+E(X)-7@RcHEhlT*V|>)L+mqvsjRk3W12JHnqZ70pRqYS#9As zA6UzMq;}y94`|(1qbB5Vfn=QuwN?oSFdQjW^Up+phviq*X!$VUefqN6o)QRn<$h7^ z^&Jp!N1anU{{R5W-%Hd=n%RJIF;8vn>l7gD2&i`d{TbjI^R(K%;bdSy_PE;0>C=G9 z%UHFGf06*J?1O5cLK5J)Z=YI~#wlRCd9WH&KN0Yo-=(&WauRTD@KqzTP5@-#X05ng zzVakpfhh(uYut}ipL98 z%K3djtjbeW+3R7z_TC0ndE2>g;_sD-hjn!?{{l7ziBfqbyHlRWP z?2`i3DC1zDMtn&%%pnNy-gRE}+V(v_CoWZ$6%`2hjqp`*KmgEq8&dVj+6|CSCabpJ z_6H#66RO!QyMQ-q;#4d8cLJKPqf~Vlb^t!v;i_*{b^uACA*#Kk?Z73{ZdEfEKj7}v zHr4i^Z9x5fFV(u^zCaz|rn;266}aQ+q{_MB16)MesqSs|1`>N|s=Uuz0I$nts>{E< z0JVce)kZBZ;3XBW+GV{NU@u@)8QVMo;v+THp_olT16NUXK;QxRZk1QHxaJOYYOYjm zdEy56d|X7`8gvEfuFRsotaJtNF%zgrybEyB`YVd*v=Ml+^cfWxvH_59e2;pT>0K*baz(T!@M)wgooub5O%iZGg4DnW*wH2JlQX4fRZk0VIDApr|xDU|a;FhId*6 zPomDCMiZ@o0Lzmo`&=3@Fdv8d=Q0EK)*nJW8=(Rn@P5>4MJmAZ`VW;#qW~9B0jS8` z7QpvzKa}*0IY7_df?9pW42TbRM?HN`28vCcQSYWrftNq*P)u!8;QKu*)YlCpU`4Vy z>dQeBK*7ZrMM*aX4i4x_Mj2)<*YjD%X%Z=ai9_^l3@s($FD&#_Zk5I z4X;E63iJWo%_Wtm6$GFoZcYX1#{bsc0hP2+9KhoBsc^)) zK%IA&O6z?cz)J0vO7Jii$nANi;-H2FmU9|aqMfyYUHj@(Mq@BQp-GiW#YHV(=zE#U zi)Uy+_wIES#)2l`b+SlhoTv#LcF0wk+Nl9>WwKOU5q02vOPb11g&J^CBvg6(MHM)= z4N+0mPz5-eDJr>cC?NX%NtKhwRe(+TM^*B#Dg)a4qgBwoO2B8*0hPYBN*bC&inb7?E;J{Ll%G8c5Z{p zl?VQ?i3%T->3P4|YudY%WqX#`pHp8c6HrU+@*SdX*JI#8{bf79sbFF^sPwwOvxO3%dK2xrJ-5&i?}T1ar`XXou00Y z37%nBEC`j)W>2#*4-n$Vc7lC->t1Ep^E>;sYM}B_-Z=YP=XT{=Eo1CoS>DQa@?-4fJs!%c9^cqYxDCoo z?kIcWGgG;&ny>8Y2n%Jd=LlPBYNGsAFw74APEgKj8)6g6u*&C^hS+^a zHIxT@zpy2AW##0IK{jJyjq-u60d{ANjB+k!fPEdL=v5JND`BDka?RUUpG-xze`09(LoN8%iC+-RvISD@uhH-RzRuNKYWgJY)8^0N-5GNvlQ8T@4fftIQzU`sXi4+q$v%lkRnPF zDKfH&l07rCiL9U3_xin0|G2KMx~{HD7TD&AgxP1hVwml=XfeE2-!l=hPVBQu$;4gd&vhI5k&Tn}OaP}?) zHUC^-yvvSYTABkA+RX`ByK+Enk|Dt%;tjw!XcMe!v%z7JbA%@n*}$md6hR4O0iOr5 z1hKZ)faY+FU@7|=ToO4*_;vjixZJUq@Ny&*oPV%!cGAcM;SSpfrysurjv|`~OUoHR zrDLP+X_EnVK42rbzD)4;pfnKKKFOzB{Q?|M8sY0c_yY9W_4Aed z_Z-9sck;~-JOfADe(*)AKLZu_8u&C*Qh}{)6`wmc74+}?%GcoX6nM54@x^>j0X=u# z^W73l0cO^3`2K(=plJI`zQo?gKu^%K{X>pVLV|tRal=oMjR?8yCR$FaJI;H}c}c zirxpV1Q$N*^Y?&HjV<5u;9cMqW6n3BcNaM78SuoF}^KXiQsCfB;S$kiNGLgFW*hZO~83>7oXl>0w`GD%4ckt z0K7i&^QF9t2RsZeK8@Y+;KgY+KDo;`z?px`yb)7zpgMn^m(4B?n2{!VyGyTwCbsl11pE`ytUAM&!RUIy>F@9-Xb z{U4}Lj^}+Y@*n86kKql7xdi?QUE+=UcM;6|WbzLBUIbIO$h>!dT>!t$!+7uMUH~nd z19(S1M1fEBp1hY2MS(}L&b$#x=K)pUmN%R4{Kn6lIqxYZ074Z8yj!La(0x&h_p}=V zlGRjs-!wCUCFT@wq&5?%x~wSWP#Xh(U+k1~Lnk|ghgCv-5eAjbP(8y#GDE6h83 zl?FD4ZRNeZMg@0|^Yey>Q-RPQPTp6;6p)aC<&}4$0Ct~co{djj5PD#q=cFDP{Op_H zN&8F!@{fmk0u)Ff*0GO=`8pDG3wQ8zABY4}tt~v)lZhbkRz1(PZA6e^_KoLPYy{}t zRLVo-hya^w3wfN8aBwO*kLT`U7;wtcjJPIZZ{5dbd6D{ox=x4=v_UCv3 z{IU=a-$^fU`TZ6i^|zh?7eV0pCg%w#CpdYM-+O@JaSYFAB@bYh{*POx&>g(khW;o8V?EaRYu`L)<8RmFFAnhfZN=A2@W9l;0^A&M0=1uaFx4K#2&nOe1Ti=nH{+2z~Ig}Y6mXvBylI? z*#f`j5bg>UTcCTxkK5pz4G=f*;ND|y0~R@*xX*3C3gxBN+&SLXAPzC*4x6z8W~cSJ z0mBMx`m4d+$z=t~bIx*KO|%5$AVuzrVwPb4AsO!4Obbvoc$nK$$pZL4IlygDZVosc z_i&##HwO=P3UPDvnt>zDg51A?%s^foANTT#DLAFi!R;So3JN$d+=qot!O4;(E~Ru6 z@PaYRbz9K{Y*+fjb*|DFAalRDlx>VbUsey-rC}qW>fgpCN-+ZWB$~PKJVs!=x0XvO z$q<}MuHY&VrVdG_ENweQ+O> z!e#hC50rjP;#xYc2L>Z=am|+M0-Q`7*BKjKu*IMHpzKcPn%=Gh zGrc*!cB3!?m!i4(R?0T-OuTfq{fH7xAb%*wK54>t(qb=uFzr zb;3mrBwOv~!u>l3Y&Y-ZI*@n{2-Ixmx_#^%DEW_<%j%md2s+2k<>{dcwy&&lmaMCQ z4|$86!AUB>I&_B9PeBDt9UkY*{eBi)`aQ^L5ONl5ebUV-OE?Q2+W+G8%Qyq}Z~x9Y zseJ}KYpCHY9aIK;W6C)PFDQe%nx8qX_bCHjOabSPFQ);yAeU3Z`8@1;&Iw=p{rdo0? z|BwSeos2mbsd8Xpr!J@Z9yzf2yBcR_sVtC;Rpu=7kp+s{@|>##S)hqM!FeI~Bry6Y z#c6AM5||OiIT`CR!0fmv=j1aPU^KFw^NoQF(0nSuSu!gP6dZXt_a;dLi5+;(dNpYv z(74J`J9+{vME~X3dGiGLsWHuwd-?=;yEe*^Ja8Pu<_~bR#2yE3VO<=K3de!WkyehA zy~n`XU?Yc3%rQ{@sG6f%?ih%+E#tV}a}?-qDdu<_a}==G=5t^aj)KDfayYX3j(}j* zOpaIAkAU6(o^kv;bp(9NeZ+Bl=r9NgyvG3&4}&d|H#rK<9R@i)*ErNB4*`Sw|8WQ< z9|HXwpIR#Vhd?BO%JFtd3g9ckIml^JAPxj_#8^v#?Weps#yO|5XL1D%qc z?8@Hz0AKG9_FU0@K=FP9`v(64T+OT4<6`!L|Mm2Hr@k{x5Tp_;@$&fug9=k zl@OWez?%vK_E8}bkN~vUNk4aiU?o*{i(9*Z?u-&UV!jKA zy*$bOZ}ToN=YEvEv_Tkr6_I3bj}rz7En@6y#=^kix-k19zc3Kj-pamOCj^Gp3G60u zLLe=llYQ1$2zZ8K*#`uKfY_mB{DG#OptWxf|Muoia4l&9pJ2HYoV6In7w^~!#`*g2 zr`vXbJ7w*7j^rIcmDz$9bJ+m~6Ijw}ZLHEd0r(ZQx3DI-dAx8xT@|is!hv4ZK)>fd8$#4amH`jo&7)4SWo^fxr1< zD^NWUjdxDo3Q9XK;AtLPf%;C@WqIPe>l4ZoaPM0zxcQX3~FZ&<86I5gM*m|@LOd!1K_a-zX!7!w1^1d$u$DtV2dDr&piP^ ziRHs@_YwdVnjCnClLA0+Z5=m_5dijiOStB`O&}#`7RQ;q3H+A$gS+Ct2^{SHjk7(q z33%V>!I8N)fmGu*-0xO?(9PM5dz!`%c6_eIWs&)TA-Mv_qstG#i7&XfLi`|SxB&NR zlmL1jzs1deBmjc#Yg|k$0Vr%v!-YB%fXlZhxM$J?aOr#!P6|%|=}Nb7%Rl%))%10o zNCqDmO}~P>#^3{-Zc#V`Q$Dayn2xhMzz0q>5pnOAc!6njFwVV>7kH}q;vApy0`fmM z+zT=u^IE)8;kip6_unO`};gY27Z;;9@U z#3z<*_yPw|7rV^1>dpbSv;sC44Gz#3M`hb`fCFS}N3d<>-~jaXKsJvdcA)*KwvWN=!0omX+if#;AYr7#_F0Y{4701TDG9NIw4&2& zm{mORCd#qx=*5ErM~|~H%J86X;2@h!1|B3o*vBRphX>XcB5YS8@L&_)b~Y(H{Kmhd zHn9n-;sKq;&1Nfs2ht~TY(so_Ffh7;Et|!GJ1Gm;={6kDv75pMl;FVM&7)ZP3>#15Vd2VZWKMffaQG+jNEv+*>ANr4F+Jx!f>p{Z2N};1_`X%E1Qw_IY8s z=CJ_R=8R41$ASm(wpd0J7Rc(FV_$#4f+~z5_ShRNaLL!gu0FM zd>#vScb~+nhhf2++efiR?pUC1B#C`tfdwt>d$A^3*p0h|FjiY}N?RVZMwhTEKuJo_WmmQ4G*6nZRUqVL%II7_<932DnJ~ zVLB=>U~IS@Gg62F#K$cd%^VC^x30%by}*Dgo4#R2lQCd(MG59)A_m-J7GkQRF<`HJ z9_Gz?3`qNvg&87a!0~74n1B!rc<1mGqvC@Br?)0!+*~l=OZ9C`vkeAlUATcsG{u1G zQ_+}IJq$3JxqxBQz<}m-1}5ta2H3iiFqsM%(6KWV^H+M~$JOA6i9dn?{g*v3R7ni* zQgOoM?!$nQ1#8Ty-5B8i+7u%oi~$p#`WU(G7!V?=iAfj4fSKmAn1D?f5OGZr!{oz& zd36~~H#Y{5mJegDb7H_^&H+p;I|fkw_F&p^7_huo2t#JWZ2Ubhh;heaz}gKy%tH(Y zAUYfv$&HWe>+1++xd{hX??rfIzpb3U(b24h8X)ct=U~!MSA)IHzpQ}fZ zr@wWVxuyq^)X>3y{uRAQ^*Z=BZq$ib$BX>Cez_I7D3QNp9{L@LFE(E~%U6edbeLSU zu&G4U)}j}0Tb3YhsS=Ak_(H_ixa4oH`#Z#I-SO|Oh}TH@+ogrK@-LA0!M7H+WjsPi zC!`mO>h2)we{1HmQ{xc(uRim$hc6?`ckuJqJeY`U*yFj4T_93zt~}Q~;*XG&TW90s z-H?};7a^SqJv*t)d}lPWea+Wp`dle!K@M{kNUKaPoxN}b_jG6oAq((e9a zERS1{gghT+gtN^L$9er=?2||sCj2U8XxJPdUR=#)?6_AmWY?0+XdU()Qgx1IeAVV0 zdY2T**q)dAyFA*BL6BAZjT|vz41Vbz90y8_HfP4*t}FW)hc+&!JJmKZHrM74Oub&B zS3j^C$f@h6-)7A9`#!0qzY0$1-!J)|ZWw-|f7`mXGNzNOJn`j-)& zK9e(c^gg-t-WfGDdO@Og@5Hhc{SwFT9&?|~bR_0t&xtFGv_Wz4o<#d@+HC!o?i+n& zw1GI6ZfVg>+MN4(*HzvGnv221uC!MqnuqS0u7@~B+G+caPAWl-CKg5OG_IDQnSK)P zJaUGY#wAeDA?`j&Jx{Xj&^+^wN^&4-JYF6O_}}K)|%~1 zb+0D1wF;h1s~W?P5k`+*Q*J3Dz(e{*NcE5iqh7_)}Tj~6h61Rt=lfAQ;t?D zw!RUMrnGAP`e{M*qiAOi1pP7o8N@$#$@M+^x&MTq6cyj?LyX7%jUch zl7q|No|g86mo+~A);RVqe7sxp+rygZ@E@DTDkZ#}!wXz*R9?tG8Q#z$SJ_a?8Ez8L zUUBeBdsx_k^A#`Hv%&(gk`>;{QDGEJZTY1mmSJ`K!plW|NQR~O2$kz9{R=(TR9q%u zRTG-->{Zru}s`3?nKN4&(= z{gT7x9ITT!{P~Fa(O@0Z_|JmQ%RxR{PJO;0@hzx(rLQ>iY+C0DH1 zeTP*C$4XrUvp?o_K`Pg3cPtq;$#HUL|k_|@#`$mozt;j9~ zRG)1tyleF}U{BG-LJ_&RfGwWK3)35H13Kl~KDtQl56G6e^wCXa!vC|)iI0tf`TpwZ z?FF?@&-(}Nzg$3>(en?jk|~&9+v0yAsq2Hsw+_G7JJBCTOrQCs7R!G~y&LE!w531) zL$aJ-U_xBJp6jY_;~C|AYX4VX>b8;h0sF7{CJEhsueRUZ*IQ5hy;#4HuVC6#o|J2k zPp!vA`_zu==jkT}_^3B5y?bdbXvX=`gL-WwAmbHR*7Ml}7W(=mIVj6EGUozfPI(;cxUPS(}L^q_HGC-3iv z)9J|-jvSl&(%x*n;OKtwZkmGGS;vf{#%YRHOAZ?^3u!%KZyhrC6}_;@33B)x6!D^l zN6H~$`tS?yL;dzM8U4>KHYeNrBqcpBDz>u6m6|`VmlLp`*vt3)UHCUU%lxm;?o*=d zy#8Z6d#QcePXC(xGr_J|Tj{FF)K%q7TXog+)Vm%YwwV)dsT(t7+j}h{sn__MZDi+v zJXMX4u}L$Ge`?XGW+T?E|8#L?$+|L~bzy-g@aGD2rn(Ki4H#QQ+2U4oO$xNS!J7L zFV>mWr$;;SXs;dZrlb9Gv?Gr8ywR?9(EsI+7_y{JDI_1L05S=8%_`c+ZSDe4Pl@gt(S0Gh^F#M`=HyCHhNL+@zlJqx`nq4yp1&Vt@M(7S`% z#{d7r|E(j5Q|m~1?>fR=x4w}VTt~j#Sx4lF>&QpLb;NY(WjTMOd1vl+pB zYeLc@8WHzh4TyA69kSW37QxL_BV3oN5V0-a5d8-g$W^g&r0vmHgk>#C*qph{xy!Bs%{*Qhpvmc4#pWCOZvTE+!+_iIIqcLZPH zK!JI}fk^&)KcvCf2U+j)L^ML(k;ngBkS&N4lDuY*oTbh%RkGwe~i@dj&Mt)pAh7ht2BaV#+ zk&1}}h%To%GAJyD+?NtXd`=1@CW<={GsUe);K|L%Qz?FAMwl0I;N(KOC-4ZP5sS!Y ztueW;EHnSwFETNQ=b8KGr~ z+pQ@~pQDeMHjE^ucjX;sB7Y*Y$M^z5hJ(xFLfnA4*|5-XJnl zGeVhsp97gU8+@6kJ3N`VeplxBfFpCh*On>PX2}ewHD&(#Xvp+_rpw$Bt;rnmJ;&_S zIK!M3R$?9=mt|hcKfz=JN0=#U2bmt2{YUvi#^2#lMy}g$#;u>djAZRjMpaHLLsY1lahqDtkpEf5 zSUFbC7(V}nu~J{ikQd5l+;z-l>`i{nX!@DXcu9E1czO0Q2Pq4ArJ< z44$#ejJ35Wh6q2C;kJ{)XcCQJ1ndrGNDKQh_H6cKDB@fgv?)8rNUJ3ys?da?m88#* zCu%WF_0BQw3M(^sf6Fs6GNl=jK}Q%thb1>AczYRxw?!BpnmZVqCpR<3Zt^i^PjWJ( z>amPi&lS4Z-vxT_g=u;t?>K$x`fs`lp_g9tUpw7zxrMId-$1weQAJNwE~Dcf7H|CL z;R8L)>@7Xw*=zcX*)%%enWyxp=acFFU+&PoR^sW2GS}#H?*GxR+yHc=d@5b1J%S#& z6h!|i=t~cjbf+sQIMU_Stm(cwrt~IVeR{B#CSC2U3SD1Xi5|V@Bz>LhDE;Lh33_a; z82x#gFnxi!mCiKbr=Jn!qRS3q>F#OEv}&(;n!ng2O`~O)W_78L_T)qdP2y(@ZIE0~ z>)iH@Ch)q1#ynR@lW2HHP$DJtDi~M0!_YZ#5XlHlo z62^g=ooqqPmNTR-RccaWtj|)tdgZCtypB_se@jx|xrtFf{Mt$7HrPx}{lHC)-p58Q z{O=#-)bAMz`?)cS$en%)7;dM?$Td@>88sB<=dTo@^+F0x=^aHm=oO{(;WNtps$|NS z>01=Vt=B2*(*IGm>oX~cb0kG6IEbP_^`blhP85?UD~cInM0rlqq8Ry~rRdtpQ|@RS zqntV6i1g;@|x5PS=`_7k= z2M>KDpR3Oy&j)3YaXcwxzsL8;hh*Z(n#EVh1=@gowVFhJs~1c@Rpvz&IqgKY%d{lV z?KC8h0uA!nfz#wkwUgwv2ZzZ1GkeMM>Oy3fI05p=4^DEU&^k%TW`XoM{txL}`2b1g zZ#!va-*=LvUKQzWz!%cf=zP-r(=1YY{&Ujj%4E{%=0uWEdko2;Gm3<3r;s)^hmb&} zH_1BRiIn)%k|ZB(KvE4*CuQrNB3<4mO)6iIBn6f4CNbi-k>;)WNI!&dq`g0vB3t67 zBIneHBI&c8ks%M8BkMJ)Bk%qG64`JeKQc@tD>5qkS>&3^gUI2kgh&B& zZ;5zBZ<5Gk&$q z=Og-!#v=Fxdn0lhenhlJ*F-Q>OCp|3zmL#*_$tC*>uJR1(Yq0fSFcC(h+mB0Euci? z>jy^+w|Yb*x!OfE4H`$pdTK`0^qh*gVSOT^?c0HfbcJ0JYmWsYez9{zD0?l3OO#B7 z-x2y99v{#izU5;>_#XE1@Lau*;f*ob;nd1!;jb`B;r_BW!r!@H3Xi@{4Ih6S9NzZB zBiw4vHr$zD9KNtuBYc;PQh5EDW8s3D;^BkZJHvIf2;s`AY~i2f{)YXK7!PA?=?#0o z+!A)7yDF^zQ*qdjdvC)WLej%XY7fIC1#X4~{JI>b{g57(?-UwVEbJBL*kl)W^OA9x zi>yXiS(jqi*NaEP>?QVvT`S!lX6?WmRyegDS_tMst@%bm<8F3_x@~U?ZAvT;?dJa& z8htSUfH>ColSA+<1l|fU ziM$$em&yotIhXcIta@U~WZlblAsW>!Vr0Kl@XHxo+PM{-YipeDMz>xIQ5?xbCE9a8!d$ z@R*N5F!!oTaM!hy!9F`BgEJlp2S44%A8h#q8~kb4d{A%va8MzxBgibYJ}9NFB}kd0t?2PI};;f(L=rqPW21!l=Oi-V*~A zUi$=QKei8?xo#A=N|KIGV{_@*y`x_Il_^UNi{WnVm z`WMoj{nctr{h#m9@E>xL_vc7C=#T3a_V3OZ2)FrGEL8hS)ff4apJw^K3xDF#d{Un(`Mlvd?DH{D#OF&5!RM>wx_23K%KK|$ zulEb}HWUj1%4h z$$Pz}^98+a>T%we`{ukpO%HmluKe)Q#8-OV;r!q=%aP$_%a-I-y%gi6`-krJy(7@e zztYJ|Alulh^rouUrEqC4E8~4$ijrHr4lU!nj#kfks@)m%^mYE>`Bc2ZbGrY%r`h8) z&u=#OJS_;(o(n}(&)0tbo{TLHp6>Yuo^G~hJShuDJu~8Vd(Q9Q926F7teR!=90E?Ccf*wtM-a}$12&q;*hUe4qT&d-GXgy2|`tFB#{EQ*j*WJE!*$Anea!u ztzoHdz0YZ%m>Zq&bdUIONmFM;W*An?{u7%(6u1f)PE@ZX= zm(z*gUDWrLy2NGXxa>Qb;_~lZyo-?Bc^8l!;&S|;i;Ls~V;5gO6_+{kF_)@dQI~No zf{Sh1it`qZapzqw?am>2RnA+v3!FJ^(w+65-gWL8z3g0ajO4r&mK7Y8bWnaqWU@w zA~sHc&TBiF19_(%v;$5`VOyO(dg7cOTFyB3p6hkIbg04c+NNU1`KecqC3O!RXVYRF zuOL*%3ueBK1AA>8GyiBgw!f2e45RLM3_HEWv11YIn3Xf-@W-dy;m)o)hs>%%hvShi z9d_@&??5lP;-KSBa=3``ayW6{!ol!_y2A$F<_=3vyx?;z{BYJYuX%-+$j%|2zQ z(%#Yaz5Vr{&+HZS676k1MA^^m54Gorb+*4bZD{|%Oxa#6`;fgDkC1(`3#a|v+286x8J_mGik`Z*maYo6Y<351 z&l+#BS&wVfSi3BJuny07VST{nmUSfC1#6%55bJ*iPS(f& z=v%W#D_JArlGe!|wpu$Iuvu5MPg*s5cUoPUs4#f}&$i}rilEnJ`BEHYkAndjwnn*aB<%3LJ(y*cT1s`Wr!XwnL_0Qn#D_J%KYN6ik}1t9F=ll~kJCS9@oo zRQ$xGNb$PKfh?*?_&#rwv;=dLuj?u%mA*$z-ZtzsiI!zI(Z4lqyfD*g9BWu*EbuJP z`213eagSb{@zHxUW4{4! zJfpEADMrt%t{d4fs7CBhyo_FcF*7pkK5I0(bjax9<{d`6BydLA3X_H!TJ46drWJ+( zcDaUFmq&(o-C_)--AIOYPVR;wHpYhAjZYhvs7V?|oZMn~Z11|k6z`b9$JrkSajhi= zK?Sc3Z0_ARFe3hEU}6+z;IiMz0QswHkXa#TFp{{}K*5<{a7SWEpKEMDKQ^;L|A2p? zexpR1{>|>2`u?{NeLEe0eb+@Reeg_8Ki~M6KF?nveNqy;KIY7{-m~@&J#SK_o|eE{ zJ>S3+j^rCtV^(1_i^d|o7*J}$F&>Njt*4^trq{|#=(q*&%q?=Wj zu6t4CmhQz@K=<{|0A1X9Yu$^#)pSql9@E{FE~G2W!LDoJGNtqBeY=h=Uxm&AryQLF zuab4Fm#*l1Qj5^Bz3QxUs8&x$hF@MM)L^g9@MS)od!PSmM=kVezmTfa=CJ#qopL!< zo0b!&9p6UP{=M$0P2FdzZKS5G?d~k8T|g1kwuoQVl72p{WtRV4E5G8CmPd2CmQ`1x z){Q|#OK{Xrt8>g!Yi3kc%XH|l)=JNIt=XSgErptK&2L3NH8V0xG~4dJ(zJ`Zt9iut zf~K)ykY@QYTg@8;4b9gh$29kr3Tckr!)x*eO=?_FY11(0FVkSOWoc~e#5KD8E@=oI z57Ee;veQV-($rY+KcSI!V3)>+4t9;h@l)z+YVGQ>GiB;E53|+3=_IKin!2Puofx9N zN5NhlcJ5)z9`@>ClOA^GVOt*d<6$EncHm*_9roN|vmJKXVS63+)nP*&cG6)B9rn&) z(;RloVVfNG$6;d}cEn*T9QMFr^BZ=(VY?glxnYAFcD7+l8}_nc6B~A~VcQz^t6`%W zcBo-%8up}NGa7cGVfz{OongZncA8;}8TOW8QyF%XVH+9tk745&c8p=G81{%^a~O7o zVLKT1fnfs}c79>Y7xsE#lNWY(VOtmWb73PFc5q?q7WQmmvlez~VS5(#Wnn`Wc4A=* z7WQ6Y(-n4GVVf29S7BrI!$wCHwo+ja6*f;{*A%u(VV@K>NMUCbwnSks6gEL&_Y<}~ zF&q6(*yw~EPT1OnJx$omgk4P7zJz^C*swgl(W(4ji*lnk37e9z8wuNxu>S}fkFewT zaHG}uzaHa8a}jnGVLK7_5n%%nb`D|75cUdTlMr?XVOtRP17RZ&b^u}P5BB_Evk!Lp zV0#bt^ghe zuVCW}cC28l3ihaAa|(8){@0G$=tIE<6zn{~mJ{qX!6p;zF2S}E>?grS66_$s))DL( z!DbQc62bNm>776T)z@`Z7 zhQKxm?0>+<2kdyjRtM~Hz~%<*YQS~|>|?+N2JBqGmIdrpz$OLkPQbPV>_@;x1nfY- z)&uN0z-9wxqssu>3$U*M8w#+K09y#KcL19Puv-Az1h78<8w0Q-09ygD2LPS_(CZJ~ z{m{=39sJO<4_*4umk*uz(0dQv_RwDs9re&d4_))nCl8(R&4PDp&^I2~=tD%<~x~HLE8akw*CmOn-q3;OhZnkbp-&e&bDGyCWuZ3~x?!RJ6*^v_#}&F-p^p_hSD{xGx>KPa6*^F%=M=h3p|2D=NuhTX zx<#Qs6gono2Nb$Kq0bXKJE4~ox;LR;6FM}ZClk6bq3;qpEups(x+$T55;`WKM-sXs zp$`%|AEDO~x*MUN5jq&5XA!y-p)V0S5ux`Gx(%Vf5IPE>hY-33p-&Jx1ECiXy8ocx z4?6syrw_XLpl=U4^`JKoy78d@4m$3j#}2ycppOnZ=b%>(y5pc94m#kV=MB2tpsx)& z*`Rj~y49dR4LZ`G2MxN;pwA3C%b=GGy2qej3_8T1Ck(p4pzjMhy`Z-Xy1Af#3p%!- zM+>^LpbrZ=ub|fox~rg{3OcBuX9~Kcpf3tKp`iB(x}BiE2|AjfhY7ltpic=plb{y~ zx{sjW2s(_QrwF=;pl=8|g`hVGx`Cko2ReSB#|OH4ppOSScc51Xx^ti(2Rd+|=LWiL zpsxlxX`puox@Dk020CJ(2L`%cpw9(5TcDQ(x>ulI1v*rqCk47tpzj1aO`x{~x=Ema z1Ug2bM+CY;pbrE(KcLqGx;vns13EaMX9K!4{^!fsaAH931$0|Le+6_@Ko13UO+cRn zbVfig1av<@zXNnQKu-g7F+kq}bSgk^0(2ul{{eIyK#u`*6+j;WbPhnT0CWdHKLB(9 zK+Yes{E*j&Og`l9AzKgmdC15^4j!`ZkY|U?I^@zJdk*<>$dE%$9J1h$_l8V2`gv=%6Dj_=w`AEn>Le3Gg zjF4A^Od{kCAzKLfLC6R~4iK__kmrNU9^~>Mdk6VC$k0Jf4zh5NcY{nDO%ddwuW1I>K96 zyIwuAjtJg=yN+@JrX}mh5v!>6BQMqw6tQWx2v5w|8p;vioY#=Y+8@?DMb?nj1CQ5!Hm@Sy_{%K5U_yQs@%>`4cC%*%VS9Xf zP506YlF8i1;tqZnFC(Xvr&jAMmyzAOey&#h{)g=RSG0=q2;)mjh)I6T>Q4F+a^p_e zs>RYGG7@Ra;uJ80f00o+$<+|^zewUX{?)0%1;k-~ZUyBR4xFDyG~bo1{A!;={BEVM zBumdBS;QMGuED-;26-&+v|_$(1~J;9x#DO&jqF`K%;FtVYbFt;f~Do&^$7$d^(>z_ zHi1mhE0$3Xf{i|o7^>b{zLYeEoY_ZT7S0<*Z1L_aK7!majO_Y$V)@+g5K{7T$Fj)e zZzSpZ+CP+=;FuUddMs-GZU5bm7%S%fQ~cG3%8m?P)?HpPyQKTG@a+jNQ9598iz&5V=^q#*61QNRGyjMRDb7Wb#PSVouFB zBw|}Ci{s$xE=O#KLKo{@%8-u@HjC+A?re{&k z#r2{uQms%t%P#DV+&%exwm8EB={X+D;$KKb&Pb1x{VY+%5lNC%n~g5CL%tu7VsSD5 zURWYu#Q)A%ZZ}6L;$1TphzXJ-UN(dBGBfJ>$g2Z4XEGk@Afb}f8QPpCQXu8Z;%GeL zRgvD~$7krRXOPb)x6iy1K8;8zu1=$Tjr9#Vn=`i@Rx3 zJ%sFV@}ACekwhH4jHaK__9HUEax5OFBV{*oD+)KgJ8KuRKX!DAlD8Alx!X8}ays-p zLBurs(bR#gO^8y_e^Wy#d`Ll6AdBBApm8A4L#L;zU2sU-!oH~mRSZ(e!NcNul4q8f z^nTbd~NWY#rquD^@r&h9x=J~*9i07W&6n;3BQ>c57by3P{@2Y z^FpP-Wci~GreF8p2}R9c%%z2{36u{CJ>SIKa`4rJ!p?f;<8z4HzZ&D zm1&-!I}xJxg?an+iHY*hMa(PJJ6JqX)$2Sa;QalEygQe9S)%rj`qeC^n$}wuXLQme zjrsF()E}G7RAz3v@1G>x6Q)*;35!3XKfTAiy=BiI;qhBcD@Be!KaM9b8yx?Pqg+yE zS~PPxLeEROh@ggD|og_c~8vE|68mMIVMU15+hf9Mf2( zKQnE0ZVdO+n;CStW9)Q~J9F8#bPVO2_y+8m0UzSWUUXSA%|^*%Zq4RQyod{nds2R* zsY|Q?yHnaELwy_6Pb!PeK$|%Z1T{v-?xo%ZGdI+z;w7Q-%I@ct_WR~A!aZ-O= z4>5I>d`9=|lVDDS8;^!}?q&LB$+P&Wi<&~r!Gr9hYBO7z!(QVf`|k@d%btB7LAffk zc21^%M9RqH2psdg_tlZj-0O_G^bi(rC;dK(q&kP@Zes=}g9>vD_is@E45jDoI1-&r=x8n^7#zYsdOs z#sL-6p%w8&hUaa?A#RO0#=VI>EdJ{e@e*U;$;9u2mjPpCrR8_qO&Wt>Tl5>{!U`US zGK9BY`#tg?fFTqf{#)&~H)Gp(I~Fe%L3L!{Z%h3)^t53tEeiZL(KlyIIxG&N9N8}} zT}G#5#h_D%mRAXBj^iZn5~Xd0kmX|2L1p!~Dk?v$6(**J`C0JWo!txU(N; z_At!pY=gxULL1S-k%5-`TN&l{jRPo;c6ET8;j8j^;9wM<(U5a_U|x8gt|=MJ;?#uC z&e7eroE-?SoS^f>92i(O9HE!v2rPc>u3i_Ny4c?T`b#T4BBHc^_T+c^#pw(d*S3kL zlKy9c(mxnjLe~j)?H{ixq!&%;uz0sv`WyPcg&q9|YhTh!Y3qHnJD<}tu|s_*2e&un zKD|vKukS*4B3=A`a^H@farD^zmsosUEA;}sM%ki|{TYLvQgyn|vx-E2Xe-X*=00-- z(0OSyy@jG)bS9y#cl@{ueb^IuD;RxUe|~|>qhP^(9xl*EIYF}I~PS| zy8H3ty?7~k`kCtOyp|&^WuuEWXc$TuftA*Xj1>{y_8id%QdQRt}Bl)eaW-H}PoW zPkfP~uHT}MXh|(~T|#&6(rjuq9jUgfRPHZVJ4##@sJD|sS$txJ%P_Up;#|jT+g>W=q*O<%VH@?zmdz|~@vmeJ zwf1LE`#7PD%28O^eqgeQn))Q0#WQ+8&7y7%1?|C+Y19!rpY}qHCsYY76Bg$v^*w>w zBPQ0ab2EnOB*4}F+UO!x7dzF4@{h*viB!L#;$Xm8iZ`54=6?lO_t!NHr@s&!JYm}EGD!(?rU!d48NdA)FI!TGf3$VCLkI&r{ zzXLt3!JAqsqKcKRm9`BOGlOgvkLlL)nW9hG&<2WpplnL;X_d2hL$S*=VR4$8@19Vu z4vMvY?Yc(^!gIGK;1VdE`=@`R{HB;n6vf%^%g-K5DkVHF{pXB#7-f52Jd5k(V!Bbd zxZHm7N7+&APwM^jK5s@*agky1o&sTNl+T~oe!9A!qBu{D{@^f?q1+Vz{sZMe^>^)~ ze7^ql$M}*ErJy|KN8k6&6eCOoiw~`(U@018jUT0&OXRe?BR@6~rpf6GTUp%b%h(?B zCE8%ivQ{hE?Q?C*)8%?{4@Vx0Ctb2CCV#&BUrX9*9(n&jP)qis*W{zp)-2Anx+R%> ztU#Z~+89)9$9^?muSD7ix9LJw~Tlyz1dZ1@i1RzUG*zV`L8c+;?3a336?J$9I%t?H<`m zj?91cJ^v&h+3vvY@6%))dG02Y#kZcHpC%bc8h`(FWP~I*s_;GDxrY?zEXLwq54^7< z6&O!9VLQr5epSDkR8|T}ty(2bC=c6r>?LVR<7Si2xfIfaa$3`7<9j3?Jr5QqTjy|@ zbl6I+snmf<>gy71615?c9DO-h{Or1_JL&m_pN&_K*^!7_J~xtgn34$3(pX$=O#4~V zy;@3RR-PQ`hKF0@sn{bVvsFD7Z+qp4FiAyLq|snrfaKqVZ=`(SBzcGZX+Sw#e%blR zruUy3NTXwsYK|`&^dIy^{)fN8;&WwY>LX)pTpP4+mq!}0>oru!6-5r^%CNXyf_Fyb z)9v_%rp3pR6;{nRV6w_ zwvFl5Q~E3-$6m|Si|gx0c7^X^@xPV)ijn@fKXqSyk419TwbV&}-X9r#|5F{x1-mg+6zSXQEx zn2PyX`#|pl@l;=NEzK{B_@yk3#TO?%NFt^rP-{D1#}n6R?zMLdFB1*D4OrYUu_~Nc zrM|oNUX?F#NtUx#uH2cp=ipQg$|HAV=@TutmedR-pCft_Ue*L$Rv?CQC9*i>VFPg@ z4ewRcb5Mv#XE&~~z-;>i7Tu?}mm-vNDp4hB88AB%=}{DMM8tLGm0V&l(NUq^}T(r^ZVoc(VyMA#kro3$Nm1eh;5Q*@XJ-#<^wKs zFh9+4pA5LjKh?EKY9!#&fxa%pH5-@p1b~xeU5d`_0g=Y3UAa6B0T~yrFnH&0e#HUL zlMK6_apwd~-B#*4QkNJY*dfB;phG6efDERYPT!z_fN%Rgbq=z*1*mIxbRs@lL&P{> zcWP#*N|AQJ_2%Ht2g0fWM}K-UxapHS4h1A=sdnnq_XL<@qMbuOIRlQCvoUz;jC=nD zi1UB#Xy%yq*ED_J;pO$ipO#p|;H>R9-uUlli|i=2?eZ@;=ifmoZuVD9w`B0wcMq2O z*By}T5OT`%FZAc`;LA+*FKb@I;Ihl+fIq+8t0!7Q7yU!-HazjwaPwzjzQN$NFVN5V zN7PfF$fs%fV>=z5q?8=@PrRtZ;J8;>4)`CD7kI+l&hOupwdqM=JDb1%x!@R0j8b$gA7$V7gm-i(Z@Gj_v2#zl+uR?GICC@ZdA= zuls!=Sljz=ruoGz&OJ807~|(k3_nJk__mcxehne_9&0wZ`yJhu_n7apt>0)$1cM(B z?bq`ARblyfPvmjGlWH1|4WwoK-tZAmb2<9b^0Qk5+|7LFY{FW9)a&>@6!2y6 z?9Fi#P&EVWwPHgb)e*WXpV!*slW6tYGSM$exmVBBX zA^yE!@{P}>U5Sql?CA2T_=i6-5^wTR?Qv#s@wsLJc{y*_4#7L z!r}TU6u=XBj&@DzDF%;FQ0kS zM{hHDe42i>cg*_07QxLoy(_ppTBr?K-pYqohZg_G>8tYudna2QY^iF#?Cp4&qvf50 zyLWE#ax>!hRkIDfZQs9a4wBLE9$kLWOtdL@5AM6c;QAB#_IL}ESaXFPhqupdr{<8M zjo#9OdJNv*?CrQ0hqg$w>6sxfxgeHi*8108&l_i(kO!b5=7E>1^0TJ&$#O4`D>Y5Z zde^+e>S#QCdZ$;9b5&!TAG6ol&TNKfK(=Ah^KF`6tlIAe*f83C!h4AM{eIWUKz@wE?{s2$v@hIfUV0aG#Ichv)9K0VWJ-_KO zw8i|vqo6Dgv6_<%AHu02xmO`6?Baow6ZOcG!0V~wG5EW+-ik@Z zBe1-@{$je6N4s|h!=E5n&E;`y*1P`RvCSTy&F1xj%?s`)qE0cq3RvAI_b&(d>fNMz z-76ND>ZJ9ZaPJ__y5XPxnx!Jj{nKxy4Cs;q6 zbj{3`sCgbG=bAIcQ$s2oaP`(iY>!m(IlL9;j7Kjd(#CG7v8)Tx+fxpUC1?LVR$V( zSgkL#=zpyarR!bbebrr^Ij(v^-~0i?cTw{|_=1slVs#@w=LMl~>a6yMXmyOu@NrPE*G?w&)uF7IUa zGCUjJ=NFypA1qc~bNl6-5b~|6@A81Nsllr%>!4hV^ct|bCa<}RkYJZXJNV1Rs2TI&Nz<@!`I;=r0L8y##|+|Ucp)a^>pRW)!;L< zb*K_~Jj&y@I1iN8Ro--1bXr?bR9P+c%SkXdf#LU9|M0ofxg593)4@$nZuusax#|^8 zQt4>;somUNUxPuh&MWw+$|L(w1f%Ime6`{*WHl_l~8SVt3M#Ivkk@?mGlW zouk{`^$f2_-lj}P6S4k^Pk5B$Cy$N_m0y_S<%(*CZ^ZVYrQ=K0s}(}~bsbYuTc;WK%rV&_mro-3boHgNd7s9LTc zspfEq6lZu&LfQl!cq2EIJNEBzXy%wI^ZmWXAtZmW4EaxXvJBY=wAYqZalN$9u`Vnl z`5xN;n2l$6QA&97?I-2j%eJy7*q44VExWcU&_0TOlHp5n{$^+2{EojY?WKV|R|Ip} zO0AlG%CVW-$fM#%6SQZ$-F=%h-eJ$`)^Piw*cyAKgCz{V%D)$%?6~d*-Ts={ZTE!m zxy|a>Y*(Uf#qh3hkLB7e{*t>rQy6RK)hc|O%?8-9<*+h*EbAUy+x;>Be(Qt(S-Zo> z-`<+!KW=wjq?O@m8F1#e6J5x@Rl~H+?)Z<$TQBn#ZKDP*GyE+*T_0^X z-gW%e=g~Ub`L06@uM5+^bX)c}Ot;otim+W6{8M^ziefA9Yp@jgUh;=bZTIe|D{VS= z+IHiC8>M?6$=QmkCow!QJxQFl(pS7nd1lw!@)lT>-ZuSfqtT_w@WVXV(re=;ELrHzx9QoXx`g+Y*f!V8f=+R$}zR%f_Ep$?(ZIY3karZ;UB% z2ghuT3~428m4|FT<+(6CGnZMIZ9bn?FX@q+vo^_-ED5yuX3e{}i{YOcOMh&g&@gi| zzpC2$wD8xPRUHM^XQN-Bq1 zhnu3y;?@;U^l$E(*=22`bDZI^*)uS2)o#UeQ|9TIRp5^eH*ef~XO)WoEk=HuyI1a6 zy)1rFtY=$jHGiU^`0TMHt1Ck#4DStf%-5<=G_?3eovoF|OaEe}a6Kzc(vIQ7$>0{Z z^7?eF*y$smRbtA);*1Ptt6los3{Q?4%QwsO&!%ovKYU}kJ^u5JB>y(cgJv&oAb(DJ zXTD|9WXX*tpLol!EonE-v0t&wNeTV`UL9R4OI>aI8x>#ASe_8ozrjRPv@G0moZ;Kq zkhasZ>;un@O2G}5rtKSVyu9((!n0--O!=RO$M$&z=Py`{S2;1fJ>f#9ETUhl6+NfRSVaAhEQ;$Fv{=Km zo8j|`id;4~RG%+w`}osb()n8-#LBPSr^OXKNhDV4^C*yo#QEEY@Y4~|J*3g0hn@i{0 zi2#OQXwb>C z-sRhMmJ*U z&0J)y82+L+Hx8S5L@QqZ?X}zNjI!wU8`4|NnttzOc#Xc4kD59={mb`seQla4@+Ch( z;E}2G=*xWMJF2DUn6_Q6$gdNRHa&kTH{aq7)ijLjD#L?xh2Pk;@{xP~h6n1VcXG}1 zB}@;S>HsZne22{VEC6t)(snz1v{^m*mN69c5JvNP}^V}@%vvM@-pqQNi$Z`eU*3nc8GEE zl}CBMX8nvaYbqJOrkD_2Qu_MNo%}1t@H^EVsX1p@`Kj7o8yg<)UCy3NRyPbR8P6U!lr+2=GLVhD zRc?=#3C=THn-AO z2(rmS9xYK>IsLW;m8@&oLi#V14`;1iw_U#~XipaMYX!BA>TTj%lU1vjK*<=JG@&W!$U&9m30>oOL99yyzsUYdb?Ux#;XJ1g}gIzvNp zPIn-k$S_y=svDr=m4Q59fhG;Qb`5$NDONXi?_;VNx9pO27nP+lkRNQ&)>HS)bGD3S zi}SjsS?e-{&YjXV@cNsMykRsYeqD~;Z_+CcZq^-Gc$_}Y^-m|gza|~|#DYhj>I~mX zPw(%j)d|RmOjj!@(3y?G(vfFO+#c8IqgkcbC|uA{rkqVb%W_U9k*bo8{9`xE4(W)5 z3#NO~cIwz9v!$Opu}&wxXk9w;k{x*Z;moI3U(@8GAD>zN{U*&!tMUvN`;#=}E9%#%(VJFc4su2qSKJaY>p;>MqAuFtx;IyjFy{iT6V|wGa97^X~=I@ zzI9YvRpCh5(9M_H%AtGHWKK3}E4}4PL*BE)KFQk3A#s&Nov!`id2cIp3TFe%gQu*?pXsPwN zq#}P>Kv=HUxiawKu3y`eUIkk-ue{eVOwD;*33-KNl7(I)C@O@OL5F0 zHA6T9Q;?r6^N_LT-9o37Os)=r(|yXSK? zc7H#ftZg5uah63Y8TsPQy4z}Oa^OsEbU&k!l(;dO;wq=1@?-<=#dgk4B4x6!eEg-5&7}-%~?^vGv?Kxf^o$-ms%JipOE{&er+%R=D50cXLEZD= zr3B>J>uO|C7wND}h>)98d;3x^;X&!JTI(nE1mxcfzFMoMw^=lScQIdWLU>n#s7s7m zm-_Yu$E9ek`l!M(J_%^5x@^~v zPkkt@s_%Cq9(n(y)i$b5o;(=eiT_r)d6z%_XZ1&w;sZP4kq_|so(dI=e>N`8FhfN@ z=SN&WJy^v{crXrm0tMfjsRSuLj^kN#LWOvGKQ3>dxJtAA?KtEQv~yddav&=yE-U=U zab1=0IQN3r#~VkmIOG+4^y=pEFm;DG{jtR3gVQE){tLwM&~oiK9 zB_98DRf+Rt)zyu86s72-8&^ZE?3EnGGOr?!VquT0l6YS5Rn2e#C84#{tJjZhR=Rw_ z^D6QyhUWAsYN(rB-LCUkv8h`7s_{&@Vy3vtRpedVc{)fDJ9yw~$`234E9JYczKStX z{4T%aD)KSLcZn)~H=B=Pb75BuoEVQW`EN<#O5|`1@-!Y4>sBa#_B7@}<9&rs7h7W3 z^{y+>gzm*4eI@0 zmUZ-r%f0B!Cqs{>k)_edC;8`}+0oeh$d#L z8TnTD$n0~TsHmZ>N9>cfM@9VjC!=f46ovemAv5hVw^k-2gXb$`_Pia53|UB*;jZe7 zL|)C<8F!f^%9F^>DFXe<;g{=--V*zRk~Xx65=X# zvA0xq-gpGd|2&_UoYbUVsC@_!0Ne>vQL_ihBI!L!3* z{G}25IPM*8j=UCuyr4x%VTZr?U5(gj=yUkRui%K%ZRZc`cw!OA7pe#j9$uhch)|Ga zKP<7)Cc7mj?V2ktA2 zx2!u6o+7(Xd_`C>T%&?T{G+B+IP#$S<_(H@=Lv+5b3PH<-^&$#C!#_OFtdasKk8PG z)#>N3#jv6eu40-`r@|sn8;S{X{Rl(eRGD4EVl_4I!{&pwh+W*?6SnR9)S=hzPr{H- zb}EjLv2}QVgA0!hwf}C3PYY%mP5{m0%nrJ%tFo{(hZ0Xo9UN3)cG$c z4Ea~(A~znoyTL!~UH`;E!4$W!my+)e${w^2LtfV2=fwy0Z4JWu_~H+mtI zcvCeD`C9kPX&tm$e>f~hMfxDq{rzEBFz-QQKY=jhaW&oiL-h9_mM}A|UQy+`4Pg($ z>P2NjmqU@?wQ?m&bhp@esD?s-D9478P*q<`(dsY#p~(B{*(WACU;Zrg+ICLS+^n`x zRkfu9lQ9jU$Oqe!`|LnEc{{Z5Y4w3WL}BRcO!k3UdUh!C#D3TEI>3?^6B^@Va$rwM zNa(fX;|D%96QRf-EBuk=fY+jDXu`tu{$qm9p_h3F_t$G%ha#_Rkx}{nuF|uizdcj; zTMlc4R)>Q9IRYx7$TwS7rMF+cNHTP|{pkMq$^D@z9|ZPisq6_w9@DS_Yg5f+kMh@!y(99D|6!Tz9O?% zA@oz+`+Pn=4KdaDZ{KhGwh-jA%{|e*m-EWK5H{7?z4tlGLv|?T?d7bv5rRCoHDW${ zr~agc*a(~Ly_6XrlESUJ_l{;{2=d?7tdcf{cd(HBi5ZbvkARRpgM%V(#XLih7x%;c za*>nu)*(9!Q$^wm8mFe4m{h%>Va; zV9md)!N}|T;&O>#eHA^p`e=gSXC5qAZ<;FD85|Ide7`rmwFE~mxCA>LloI3}vJLJV z<`!hLH4jD};Az8ed-UCOgR?eu?@6B42wr|rvnMZ1H5mDU=LEy{Y^aq9PJZdN$KF&t z_&42TPw>LNVB`({*|&EOuOV-6O!&4vaqBsP|49E6cv`q72- z1_l1vyZhu&deFb%ZM#+H5`&P(*uJQbKT|e5$Xd3Qf5AL3=*Xi|{sSR+5b_)Qf28q` zjrs)jJK6ISd)$NeO=$5CS~&$F@A0{1ZvJhf=Yy1k|KooreJ*Ij=5M?FgU$vaAM%Oq zHM=-uP6XA)5xVR5zoS9OlZ>wl?6*A?3yO|9w#)GN{-Dr}BD*eB3kD&7 zvf|<&KBh{ppy_}Qd@)CN1m*l};Tvh$5`?_U_3z^NwtW3B=&&w@?;WuanA&W^cbRWG z5c!rB3ncgsIsFKva&Ymf?HCEX9kj%I@ZqOG<1|rY%RFOK*K9AtQ_3IAuyrY1? zUDi8z>>_D_$p7rJ;}iExy-#4KYdiP)KKH!L4}SD)4)=BlnGH zvp_oz9qu2kMuEr|O|RwUUOu56D7JYm_tVHzf#1!>cKW|j4MZO4>;GzY>flEMbJcTq zf;ZBERaZlIM#)M9BEPhdi1AM8wR;1vcplsN)O%0hT($5{)git>`UJ#Xg9>DwHLeALn=v0M|={{@1yOI)^5i}cC&R$OHwvvlOCRx%gk>T{Z) zbEmU&HE#Ps=X*QPiPw$Lk-s`szk@SIXn@WZUBUUe|2@6taVjT!&TBgIS_djPb8Z!X zMlbQz<$Sa7gudqH5l-SoD;@c+6*<>&I)*%;3uu4mD0Hc%%aJ`Ct!MAjkq3KmIF}>m z&@FlyXBfwM!D4!nh8M?Qz5+V(V>1;U<7gAeq9?o(=2$wAMmJl#g@f~G5*>N76D{7e z58Fl4nZugdGstjy)14da(s{vjPNtmAY0;XlYm&lNY-B+fr4Ve-%1!CW%iVbY z3|qq`eLD5MG+X#*9r~479yU1xEjsdbQ;vMwp{SxxcQbggBd*~%{kG@59i6I5bmZ~g zUl6=w#P|r^w$Xh@$LL}DueXLfVo7m2@_TRGEV$!I-9CECo=rOxZH4K?(FxW#<~?-e z{WfuEU>)=1p`W1?u>Rb~MbC_mVtw_6jgEZahE?ZT4ZXM0>)TXWzbS2|2fy9V>acAC z9eKj#=l*SHZd$prZ*%{4+1$k|m$+NEYXr|-LH=;GbC34y(QZBRilZHRv^S4-<&ke3 z?Zl%!c(nVDJmhG{9qqNFU3TOrM?33iPaW;1BX2p{K}UP%XxAM1%+XFc+9OB1S)Ir?Ny^)YUEc( zJJV=S8tq0S?>gFnMtjd_*BSZP(M~hkV@A8n$kUE?l+j)?+C@hGcC>Sh_KeYPG4i^j z9b&XMjCO^Q?;Y&~qdj1>`-?pAXvY`r^`c!~+;`S8(BC)(pgyPL?9k9IWCUM6D~^MCu7 zXy+2`S)$!afB^M`nNwA+XHaJ0jR_V&=O9@@`C z9533#LtHD`w?mvK+N(pmbZCDL?aZM)IkX#x_%yTwhj=Zt>xTFxw9|%o9<;lL_!hLI zhW66XE*jcDLpx_^&kXhQ(LNdKsiVCyv@3@C(`Y9Q^@-8$7uxqiJy*2Xg?gW;e~EUs z(4H3B%|iV=w1b8AuF$R(>TjW)Dzrz1cBjz36zbWaz6;ugLi=LzjOq1`65&vb^l z^PIoVt~`{Nqud(h$0)}|c`C{^QND?S-J9JJ9z5 zogUEJ0o@$XzX2T^(4zre8PJCTofpt+0o@hQPXQei&@%yD63`a`oe2y&%&C zxh=?MLH-IdR*<8DtQ6#-AoB#dCde*9J_#~NkTZfT5#)s+69l;*$o4>f2QoU4!-1>~ z^QK>hr z*e8aaVb}|X-Cx-6g&khl(}i7J*tdn9TG*R~-B{Rvg&kMeV})H+*hht(Q`jqo-BH*N zg&k1X^MqYa*w=)eOxU}G-AdS>gdIuPgM?j2*k^>DMc7M(-9y+fgdIZI6NFtr*!P2- zKG@rX-8|U8gB?5Aqk~;J*oT9iH`r@~-8I-xgB>*3GlN|+*cXGHFxdNo-7eVQf*mc` z!-8Ea*r$S>DcFmG-6z;@f*mHSfE^0hlYm_a z*mr=P2H0DG-2~V_fE@$aBY<52*av`_Kg{)Eb`SG;n8CxG9cJk;FNc{p%)Mc@4fAW5 zQNtV>X3a29hM6(Ug<FMycbZ;SAL2ycY&4hV03@SX>6cJM9-Z*TCv25)HaP6lsb z@ZJS)TJUZKZ&UF81aD06js$N-@E!zjKJcysZ#VEh18*?!&H`^K@LmFMBJl13ZyWG_ z0dExW4gqfs@SXr~2JkKb-~RA@58v?coetmP@VyP+)bQO5-^TF$3*Wf#9Sh&8@I4CO zobX)<-;VHo2;YG4od@4?@Vy4#WboYu-&XMb1m8&T9R%Mx@I3?HEbv_d-yZON0pAet zodDkg)2sVmH&#EJS3kR!SHS1R6=1Tk0`R#NU^KG=`u?r}&OfUg;S(z$^T!JKHo5}7 z4zKQo4X%Kx4=Z5(o7LU0?iHZWwYnSDwgRM@RzOYd3K+k$0^XFY0PpK7;C|)`xSO~F z?4njcW8eySN?id_J}Y3+d3AH#Y6VOfu5OTNu7G0Y6%Zr60z~$&0C&C>;JAGSu&i4F zuG7ol;@C2f>RSf6&zC`C^D?+vxeT@!ECcoAWw1AN8Qj0L43?dj!9SB_kfpH<{>rZY zS!5a1vM&RXwaY+tatW{uEP2iAMcf&4Rb;P=5f@MrTJxc+SxFtyJDp2Ats zA2_d{tfbo$<|pzyGEIQ};A@a&sCe z1x*7R%V{7hI}Pf$O@pbg|3F{EKX57eA87XY2OgaG2V8mof%eJ2;LYQ|ASLTB*yQ&Y z96bFOEb;vXfs<39rgaMBq)h=ik10T^OaThp6cGOU2Y{MCAUfg?(6;yk?u-2a@0Wgq z(&xW{c3`m0vJ?H0Piak;JEGt zXyTawlV8U{@11erLX3l3n&aRa`#8`X_yzKce}NLeU%>I$FYtot7x?-7C%B*b6Uf{C z1TF`D0?o-E;6u$1zz=?a9U4Ety{$jM*52=cBmFygYW*F^iF^n8V`E@f*%(Oo8w2ff zW1wjM8<1=K1}@XT0oRk?z_yLwfL+HZaETfPyLCrF2+JtQc`*Vm#EpPq{Sm;rV+8!_ z{tB>FQFguF>h2uNSD^ds3&@N50t&Rgfb$!_fTq@A@RmLda*q!Ko`oTBqGkvP_^DZ5RLv4gFxqzaI>X_JicXJ}{Tm2exVVf!^hhK&$E_@OAkJwD~@QSI<9y?SUV_ z;*k#^ee^x}mcIHq^B$xvy#w=Q?*NPKJMfbA9XQ?c7I^u-1sZ~H!He!UVDptX;IG6R z5ZC`2^hdo0eG0EZ^ysP+F6k9mQF{d*j`sq&%wAx5x)(@Ky##eRFTs@7OVIzf2T*c* zK$}(%csSJ!e6zbjk485bns@;U(q4d_YA?XCvFCs-{y9jKe-63_pMm?K&%inHXCSxt zDafKe1=<2n!Ohk#aNo5H&{(>_ugXrqYT60D&UXO!oDPt$)&ZivJOLtMPk^`R6X4#} z4!Awr!6lY<5L*5iXy`u%wUce&V_X|3KimdnyIX;~cPlVrX$3!TJpyuP9s#MbhhQM| zAy5)|2((*T0JC)qz~-AlPD(TIm2L*p&zgXkYZKsD-vn;uG=gdQMlkuZ0c3eJfO)0{ zuqpQecyjasQ0T4)78mM)#DDdmGPMqTlc)nP+U^4v%ln|>Pc0}7uLY*NYr);B8t_oF z2GINOfj_?Y0LO-VU^KlNxQkbVYt45-n9*GzFj56vDOJFMxe9F0sstY5m4McG2Po*> z0VRVKpv$`g`>^6A(^%fBJzXhcJy9ItnmjZj9 zQV?8N0!*b!z{dwS!4A!vVD@D(h_fmN??-QdSH3sEm4zbEA6x`}ZYu(}QVIdTKp{}M zQ2^K^3qb0<>)@I4bx_@!4|LDugVdgDAi?w+Q0dPDS@wCLbTk*Zd*p)t$sF+C#T@Wz zHXEGBvq9WS7N7)XfgMa)z#=RYm~PGl>!UJOcN;T+UraiXVMzytSJS`~mNbxkH5CZ6 zqymeW6mVi|3h0ka2BMpj!QQYW(7QefNCzf@6DtW|J)Qt4v+*D+ARhQl#(_EaI3P6| z3;66~!M(n#V6Ev@u+kj^%Cuv^_SR^yM>!e{S4RO;i6}r6MS^p?BSBws1mN5j0sadP z2U+uB;JZ&47#j%%>6W2jz9$51I~@Xg>Vv`Q!@+MPA^@|cB-qMNf|oG_&|1cUuNMx^3}E1mE(X{eXkd*P4di7|!Q>_?_;ZN@ zioRS1%!ZeNVACb=?a(D)mv#|Et-lCdd;-AVkN!aVv_BB4^aGD}`2o%_U%>O*2Rt`l z_4&1W16^@%urtLA#4me-MrTiu`P>5>l=A@Y+3vt)G61%R!+ z0Fqr?fZbDPFmTuzY)y6oKW7~QVd)5(n;gJhAqQX{Vh`?&+O7UBvjhI6wqS6pEm-ih z0Ugh+ftI8-pv77N%Lz*`dDarhm019>Z5H6QyE%~PJP#BOoCnh(X25aS6a=Z7f^*p> z;LV&dU^X!Z6L-#m&~4|y^9x4c$s>Vd<9XTf^;vmhc) z7c_s<0mZ61Kt1gYh?&p^ks8`SK3fZ^kqq0Cg_z2+YkpV^gGT@u5H27F81;Cos zeM_Cgpg&a-qzp-bHR2Lr_hoVLqgf2NGmC*NqeFnqItbXliUKonQJ{D60GNHS9~iFR z53JAZ1G^ITf~a>QpmetgARUFlni3&!bV3m9J|YP2QTBlU8U(=Ne*)m<$=zU6I6vU- z+66vr+Xc?*^8x<^UZDMo2fXCu0b5PE!EEYIko=AdeBoaGm~n!XG!8KTmK|*0$qwEa zvjM%N9f10h6`W&b1w*>qfnXF1*zsf=s9L`bY*gC{wh>!EYb`Sn|GOESmfQ^3-8O;v zf{mbgU<0_uy#dG=GOcd7t_Pm2>j3A{THqzS7EnFc0NKL-KtbOM`G|dmOx9i|x#>%! zZp|Vo^J{_Z5?UZR&F0A+F>_>N%Ph%1Jwu8goFONyrb&nRe`G}KU($AFiX0Q2B1J6! zkgQjKlVwel7gH_58DqiQ|&uR^%)~K<$fczo{f@9 z3nS#1h3tY!3TCKCgIBUVZ9#yr1`qyx!hRs*b-TuX3z@6njV& z+ivoD$P2Qz^$7Q$wy-zDFvbuO>w=-X$N$Rgs*xDoL*PJ7mY_3Q}URoIJ%0MpH$k6>|~EEm%l~94#OVbgz>E4*BE^lxtzKtdMMz4}`(=p^)rWlgW9!=g6j3SdHBgq5G5u~?vIO$>< zM(%J7B|UvYNE{C)kA(-3Wr>00%N#mceDex<_%0yb8cEXR2|@nt!O4>!F;e3Tjhy>Q zC2jsu$jeKYNj0X+WW&}=nbRoNwhx?T$9& zl%qA-<7h?NIa-nh4i;pZy*a63cb-hOF(dP>Oi3FH6Y{y4F*#v;j%+bBA~p03N%D*V z>2g}1Tzf)~)H{Bb)KkzU|2v{XI!c@&X$Q1PH6bmso==k;!RO=R=gjijCI2J$W+6Ir)rJ?S^Pmh5}FhMc?eAK9L=LTF;k1ZJ~D*qvA;=JqWR zCz$66m0znHw=ZT0y~=6AKItEE;L=|r&vc6Dl>bBA;Q39+&QB1RKa3M@b-xJKjGx2> z>JP%t>^mWObd1R1{6;iSjSz`FUkTpwFN9(AFrn-^M0_~)nGhBFL>yWkAU?hCCp4=2 z2%EUoH9+?dMDeNj#5;j^MBUsQLa+BVk#g%55f{=+9J78&WXSapr7Ycq*T{2XxZxSG zCHW~a;@(C0sdo~0xI2jJMxCp0!mHOUZYLL8l5LK(?HyUtdO4 z_ueAx@=J+kpAw?y_)Q{tYca9qLlGf!qmW<;C?K*_uM>S+^NAPl@>a>&T%yZ6hj^oy zO(Za75o@|L2;q!$V#XnjAjMOOn(1WXdQ%di7M@5X=qC^<-0_6Yr&!|djjO~9ub9;p zlW2l}F_O@K7(vK}hZE0q!-$>ip#;afV4^iEh}dTrNGR^56Klr+f!`vDVsC;7lg0_2 ze>B3XhDw~HQivtR%f$J`i^PS7078`XC$f+G5v|KUM0TV1>Yu#`7iCYvY;m#+$ku?!;npXzyU!A5!*z)}DmuiIX>B6@widC?QIj~v zdz#?yK1JLKIZ4bao*;fts1Z2@s>G6+3c<4NIMLgDjL;5HA_Dd+5(XdSiBHi-31JmE zg8TOoqA6d7;5{cz>}Qf9Myn+Wb7u+S3YR!>{_!E=%f*9)&|Xo3{ndWrUf@1ro77%{ zYfzYY87)MpDGCzyqXNXyq}@cLDnBv%laKhC#!IX&91-s(b`t#=TtxCIPGZd@J0Xz4 zMogU8LHPgLPL!mu5Q!?=2+40-2r`bDxFWxqko~lg$PU{;)JiZBA+OgFO!!(tL1+yj z@MHzA^<2i+voGQ6Y8UXkmh(8znmJsma0Xw{oW`j?|Kc}er|@X$Ke*8AN!pPtL_8YuJ>oq?9wHNyiD*BzPYXi=QeD{Ka4fvdh`bTGWP@Apu7$rJar%6(^rFY`rX4H zY^=t)va4`m=}P>|;|ko=qI^}|a~n4cx`lt?D#b-gZsI$Yi}8jRML3szAujy)IzAMV zj~nm2hSQ33aU+Ese6S-6-))|Wvwly#I21&uDxdH3~0gip2j*2*Y@4+>$?8djw?7~Am`S7Y?9z5whH-6v+7w&zM z6L-7Mj`K*c;aEN^9>=vEKOeabf4#H?XYysnzYTA~fyqX^;|UYquDBkj+**tG^RL1G zU0uOiR+ca|pGD07(>!LbKZpHon!(g0r!n=Mzu5HFDa;!CjnT#?FfG$@>}l&yY_0SU z>}Spx7O~|U_TlmfHaPqROVu03*4BT<1owTy{>BYp*g_vx?er1LfAJnWsqhX<%YTDi z+wvN-3h2e2_Vr+sC%dusThB2Aj%Qdb)`iiBIXu^d zWjC=)+l#UH-bL8Nivp}p@;W9Tdku3P&&Bj~bFgovS(q$yCMI_w9sAyviWv&0U|v^} zu;cv+*h7VQY%Vz#`|>*m3(}3o-V{e-ed{8y6zec-{rwPZAA2yi=n;s8KE8rI5&+m; z3W1&P!LUkE8rDdsVBq~FZ0hhuj4#|Dn;G!M!eo80t|%|;;b#xb>!>^SEZPj|;D`eKiO3lw;jwM>y%em9ol%@vOk$Ms{98t&Oj;LYuK$X?~b7kxb|1m7aO%Xd= zBab~=cNF`jCyRAv%3v0wQdpk!VJw4?z)n9A!;0AsVU3oeSXj}1Z2jb3Oin=r;|mnR zsyp{!YuN>`^%nft{d_)5_&X1#CdG}hQ@F77Mh>iZJv-K-y#sTI+m79Ty$x&S-MYH9 z&W!!Lz6s;|wgHqqJL%Uuh$Y!?ah5L$phjPqe4i1GG1P z`e@0LA8DIB-qR$D-_n@ByryLcyrK=5zoflM?xqEHKc@{dKcmf_?4q@h9kk=M?KGd? zZ8YP9t+WaIhqU9F%`~;%M%oN>1IGPcx~gp$&{w)A;!B(zX~?(kj9$Xv~de zH14Tev=94BY5JBoX;|D1nt5v>?bpn8n(U!`nv``O?Q>iXP2*7(&E{VQO?-bkt=ue? z_BA4z)?JrK^ZpS}d&n0@>pXLn7KTOBW=bMyyFP@|rZ9o zXWGUyj1+irgcUs(bUQmXrA3iX}W)8 zX+!KsXoqB_X`&{FX?>R@XeUy|Xf`zmX_9Xb(C$v}qm6U!rS%^Xrd=@-q`mbOpnZwu zrxo7jqw#g|&`y2ZNfTk>qSXp=(AFGhqb;9jrBz&Hq3w*{N|V0DOk3N&i5B*G1FdCY zJ*}K`9nDa34Xs3Tg?i6!iF%o~K>d|4N98V^q0T=1M~(h4MScDIH??=uBsElEocc@l zCv~&Vcj^bbZ&cgMBh<|3FVx6uLsW@-pQvG-1JvY!KC0QD57cg^_tZu1x77Yauc`jW zd#R23J=8|~7gYa%XVkusF6u%`2le@lcB)Bj8#VFCBWlRI7OL2{CTjRh12t{K1FAJ= z9rc}XEp?;xJ?c-DyVMZfN@}lp1@(>M&11@g=#RJL{(f#puXD}Pd&&QOO@u1p-u=yQSJ6eP{Sm` zs1C9r)W1qWR7G_cHZ6l28Xhx;VSY4*p+FhjncJikVy82RsJiV!XKAzMu ze|PGwORiKAsteTsbE3)+4%AN4j=J-T4V9a2MSVfHpen5n5m^SBQl$fpsSR`^>hcu> z>J-qU=8(G7W&8}49n+%rQ%+N@E}f#r`=6jO7^OHyOh#Hp%Ehp0D?h*I0d_fs?W?WGC{2vco$3Q~=>3s4s}@Ket( z^HM$jaZ``{32q z|D(QkUZ(V(U!;WU%u~jX&r-HZO;ZMi{!&~x{!j{;CMjvtzbI;>KPb6x$0(KUqZF*> zD`l=|m?EC?nZgw^NU8Skr);+WNMX}|Pw7#9OVK#=n&QLVOVMNMp?vxMoFXyslp@jD zNg1wwLOFZwF~uvom2&d(L&^)gW(uoLBV~i!14^Yp9ff^!E#=^!YRb%qDhl<{9ZE%M zIVC&sHboUHrKH*4q!el0ptv3`qzrLgr|ekDqx>7np~ODPq72;5pbRIZQL-GRPhj$8}l@Z{znR> zqW%)4Ei-@;i}_JlEqo{%ie40H9uG?Ij4S2f8yCvayH1q(cn6A~w;ko0jtwPP)QYlu zg9XKF$c*COXhM<5I7i93Xh><(*QZ=Nbe1BsL5G5U(xOo7PE*8^PEk@kPf)5g)F_bx zDiqGyV-(|VMT$4O}QAdi(+-2m$E3vO)>b7i(=8sPT?!sK}n!&r~E&L&ifwTWU{>O!d;&8*0hD zboDi1s#fnl#>QxaZ z)MA$ib^O9nHS<}h`e&$0ZRem+AN(a%e=ZiQy(B_4a2o5^%E9Eeah5Nt@+Vg4ZP%~KIrSI zZvO{VTR(PHdx`++HC9gQ*e-i@WrD4`z~_h>ws=T=xA=hiDSMy#gvlQD-FYq?06()LWz2^05)`_)hne`gA%@-|oUV^5& z(_^K&a!Nx@$o!`&ge|I`{F_&W7S5?A2(v2VH8ZMzPo`AYSU*&w`rlPQD@RpD!fz@o zqpvDh?SRTg_C?jWtyg8-(5*68bgDjY|ELOXc&`eVzf%#nwW@yAHmg9AH!5Gl*Q%A( zbt*OQl`2E;r7H4SrD`kfxr(V>uHqIwRav4RtCAN>R4;B7t8Vxesce4~s7_wVQ=N9Y zt8)K*NA(~oTh+NUOZD{iO;wQSx+-mBn(AiBRTUPUta|nVKI zm@QZJqm`w~6ERfV*3eWwIb_u?5K;B~Gwy#h0He~|j8ZkE^UmtE)ZT2-$Ep!>Gu8Oy+zAxXb`je!mD%-t5WmmRV#SUDf z3hLETO-M9V;N>e-h|3x(1IvHPq>{hNdarrq!}j0G5XLWM;q*`Ci>OKE*^LuQ&5SXn z%fS)l-tw=?X1_t@|KU!h8>3gLJ=Lv@jp$U?Xn$0eB)wM>%-<=?^IMc{4$aDp>PDqi zV1ttOp;n2a)+jZ`s+0`H3+3^}a%Iq&XUdQ3o+u4c9x2zGK2$!xQ>3&ySg7=Tl&3Us zxvR{szN7r+o2?vd&QvBNZz?r9)0I2Osmi|tDas3+BxU<}qOx6bNf|p6r<_;ED$N$o zDHkKoC@(KNrRt1DALU*q zSjp`3RHE_j%4Hp{N-7MXJoegA3GuR5wpZ9FH#rJ}YTmhIlJ+>yCQ>0!7_X^>#4 z%+cDR{C>hzIW}ve%n%wW*9~q}+Tb=TH?-&}Z-X}|e?D8QoISKgS)8q<+-az(431l& zwAav3wknnsR^JvB*7!e)>84qQ(0xXcQ9PxHwfvztkUXw9yLwcS8ak|Cj0`HiV*3?l zuX`06oqH5zcRLl^3_mLD&%IY@{cckvFk2LD@0t{EJQ@`d_v;m3O==aZV_quyW-Apk z`g29u+cHHt;Hg5HQ>yr?SE5*d{DETfTcP4SB45!}aaS?8D@SoVAzQJ1AyWZk+*CL< zr7ODZQWds0QWV~rNs0}kL`CBJctxX2oZ|Vd7zIb?oZ_|Qv|_L$O7YkwQsJ2up*Xer znBs&WRB@zLskmV$S5#e-D6TIG6^E&OMR*NIadH<+;Tl6%6pvFBpP?kh%Obpjs)tpS z%2A4%c7!6v4zAEjhAP}CjBgf=PHvfNfBUJLWb#ggrgH+DJisbvU`0_iW9C_Cfmc0HbT`sDo z$eXlD@!LvU^L zUUHVVymOGR+-fJE!XA;Qq#u&ce%>!%Yra?hnYK&L$+nc|4VlYxcACoZY!i7yj-h;V zc#Hh)u1#_dd!zi>opth8Lu=&cEw$yEbWJ%RbA^0w?=pFt$&$<#w;+S2%*o8#f5{3q zOv|PNCS_CSzRT{`jLM9beUo_shGe@`{j!%uy)uKbZrM(&PT2(MgG_w2U3Ry%RhF*v zR^|(OBP%%8Abaz$R+c^XQf6mSB|Cw8E{jemlL70W$Q~^{k`3BElr`~+Wa5khS;PB# zvd=oXvOM5z*%3vSOqP37#_vv-ZQqb8ivgv`?yIiIF5XR$?d-lNQ?I)qi*i3N1Iy0H zUfzn9{b`SsjjTE@yKH|c?>7^)T!?iM*YE~?JVI`DRA$hX!Xtr$f0YkREk1Eq# zN0#LP2r>;WR<=1AB^#(l$ap_svU|o*S+);EhL-!vYHomKqYa+2*E2vF-PBc9>gOzb zDR+>aziunjsyi(6m^>)6HQX=j^VlQv=IxZR5-nuFXJ)e2FWY3>w2fsJ)&{Zx)MgnW zLQi(_)_U2o23?u?4{cfGrq!}krHeEHrL1S^Qr!D%Qmx5ksaWTV^pa(QRN!_|s)31>!lmb=xR}$@ZMUMNsbwdmZSTUR zFUP{9q7`cCJ0pd3`mj{`##baIlljsDB}ZBk%akfJY0{}uvUKMgf^^FlthDkMN@}Tt zlzMK5OO1{|rTJipbPnSyUE+hKFOGXkof3dj(JdD#@sX2Mv(8@1{b(aSJ7O&*%^#3X z>gUHYxeJ>$~L4kx@yz%dn)|dr)!{_C;cX z`z%4wyCh)2N6D1py#y1{CJ8(JR)UOsBN@HYAaPEwm4I)(l<3^6l*ANONNP%-NuHEH zmawZ!B&~H1B){GiO5U~RNdz6alFH88lIG7@lH~rI62q_Q67GQ zBzZbc680-bvibK}iE!?e~6HB>D|d zg0FLte6Mnn0Ltwppi&#jsv>Ji^xXrJvaG$5`)Ru*#4DDP+6(5AkyG0x_2I@6s=`3> zh`(7|}sJ}B0>|3!Q>^Ru|{a+mn}>5pP>^?Pw1r%l|5eJj4>|3>TrXb{Kk zs})}}ekrD`sTB9mmy69tpNb7Wm5Lkd9*Uhyi^PoV04D%Q|V62JJJAa)$MC>AuwiV088iC1Tz77H#$iQ_^~hx z)3(dS`&LWDMLz`M$q!ud*bA08GlwqLkEe*;RYdV_B2L^0LW}qAMT)&Pz{N(hf#SR_ zfAQ~1AMwB2UgGK)53#%0O?(sq5Q`lg#iqt~;@G9b;^Hp{#Yr{$#5Os*#c}7Y#990u zVp*W6ct7`(wy>^rqttl6d~jx1g;E=|-G-;rsH5y6_`XNOmaKW|tjuK4j+gl_&L zD#)J|J&&0d#d0P^o4mh^FczaC%(7vTe$Rj?=4qd(BB@7|C+!r41bz@b+ubheTG1+c z^0`R_d-__GeYs9lBCHYp53q?e&7X_>=AVgt-aQsA&o2?FPdyObB@~L1ZSzDx-CR-j zK(?snS*9p6;fBbGlO~FDyDCcGlq6!0CWwB#xF|Z36f3gkofD0@ofc8`qeNGRkBg$p zj*0fihl&ztO3_0*ndp+1ShTl`FFH}c5nVdL6cOPx(bpYh(Y_hHX#XpWXe22_L}LYu zlI?>;XEg&vHXXjA^xI%jmBLe$2?C1T^jt*AeU75MLOap1@FOBE|3jkxbM>N-!QGJnbP{89K6`(Bu2 z+9o_W)GUm?*Cp2y2bfgneBp!pG@Xg#N??Vd}Pv!aF@NLecfJ!fC=Op`FP|p-oqW z@cXr+LIy@HOxdCko^6*1Z4!mT^dO$FN|!CX)j$_|oS_KQJ&D4HOIYFAXDH!T6+*~3 z3=@jR1BA9Ye!|C8Z{e&lNci(TP?#6*A~f@J5(Y1~7rK`n5st|Z2@(7E3)O?Wg_v|J z;Vfc@5Vpot$gVaP0>TW0Zw_r18h+g*tKmJxw zbN!6~@_(>9e(9CqQem|qkn}=OzqVZPul$K%hW|)#+o)Ke-%u!UQ|AeGS>+1ev}Fqp zMrH~E58M#!=}Z+=pGgrI*jy3p@4Y1W8xtouZyzIg_vMVB>q4~PrbDE_tUp{pz7QtB z+p7fneKNuM^I}2y5rH7TizC3EVhU>Z(*$GfBtc6!ULdo?2wEGFg6}f8pw*V_K=EUv5d4wNF#gKB0sJ0-A79=K=GRj^`JF%A_<5%Q ze5Wmr{L?wM{ELo<`KX2i{BG=CzUk;rzWGrLexJ4(pLorLe|5JZKjHCazOT0)zoLB| zf0DL_|7CJD|I+c5{KYjI{N2|Uc^h`l^Bxz^@=So!JYeGwo*8AergBWxKBNWcf+FTZa>QiKQ2LKtL=n@5Nc( zd(bIfMO`G10g2$%H;3`Y;VNEJyNoA9i+PQo_`Gj;4zIe0!6T5VyoY^6UIP`!yU~y0 z9i}6AQ3FA|1bP6EGT_S_r-6A6{T@7bsvA$M&zToba^SUh+weZ%ta;Zy?&lez_V6(8 ztau@?9lVWA+j$rKjCrqKZRM4FY~sl(Ht>cW*Yb=?w0XLRG<87^+k6gTSBcP@8vgu7n#l`Eg<=O(jyx$4hdTm#fcuDYq6d&R4jD=ll{>K=K` zW#!g#Pi%k5MO}Hp9oH`BdYpK|4Vfw7?&dz=KJ6*sY6sur8r0t5es#LVl^5LPJ~vC} zHe9~SP1H={8igfrsbg_mHZg{~|Lqy>efMbY&j%;C(>ubsC6`0FHY=4}nL^4H4+^>a zkUZ|4mn`m=BXn+OCYhVKfxy*1f#JG;M{@1(aPCNbAeUh8&yBz3&5hgu;vS9wax+E% z+_xc)+=?n&F7Lo$ZpYOFT#c1`xnrW8+@w!CxQifDu2rEiSJ%LRTYPd8ck9>&E&#cf zYg(brt+vwST3%ev1ArmQnL9*NgEu<2_YQ)Duypd^tqzbT%xS{ch}Z$HbS*q-9#U5@0G z{tV}wgokm~6e&3&>tq~~K*ZVgn#U>H#pcYNqH~t@lR0&61P(L}!%6y$vQ%M z$1=8l%wsm9>mfUMe-V3QL_RyADVN={?KbZ7Lf|NM=Lx64~qKFS0NC z#}x4Bw($UoO*)8Y zQ^L?}iy8zwXB~_^iV0v(Wcjj-$GzD0_8#nGCtTT)^-gT?Mtk;a>=E{ctb^>WqkGvs zhj+0VVHWKCN>g^pY7=%i)PTJ*X%joJYXci?zLssy)@JABuVT+mX|OdMmRL>4=2_Uv zS=ODE)2xTSKUk3$##rlHhFL`YL6!j3$8x#W&1&lU$lA93J?jvqm8Fr@#JW7tz#6u! zWz93IS#R$=XEBDKv7YUE%xYmjWaZ@CX90)vSSdSmSw+lj*7@uVmgPV?>xB6=RvI~p zrM{lP+SC=tk{QIX5<$WNVJGF8iois%SaO@P(KaG0$gZ*>PCsBn;M} zJPIp$h`@Sbie=?uLs-F=;jD@`fvk~L{;Uo+Z`LWbC+p{ZH`b1C&MZAM2UZQ*hGidr zh{dbj$09B6V(HsjvSN5$}HB)*kg*mQ}tsYoKoxi@JF^E7Na@ znH4e5WIUK<4iElh?lbtow1$i^XCsE0$BPD-wf()!mQCHvH1ChhU7_tv<=qx$bmto; zVod{c5b%m=FQ{VrrB^Vwzj?|mS$M=;v#*$Gfh%M#p1a4q`uGlWW+;oPx9KKx$|H@L zAWmUUr(b4nejU%8pN(bSv^dAqgq>m@3XfzO*E-g3FZN zV=}YbsmyCjL?&!Ej#&>!F_#|;W-i`>GM~NiXFC4!W~#S=m|ec!~4*4xO$I;>?*;9~ecR?-*J1w+z&& zMn+?H9b@^cmyExIFBqjO%NaJ7PZ%;#2}4dRV%VL`XFR)^%UJe2o1xX6!D#!F&LC~Q z#>lr#VwA%Z7#Brxj2*G(8KF6+8JAw3Wbk?;7@7-V48|4}7d-#@)be_k6y=e|2b@92%9uO2^6pZ|T7et(6UzH7alPBRkIDOP;CnKhe!%b8C9 z=0&DYLhCylPATm4u;FP#2IoBzE))B5|H z*7PpRNDt~^0 znlv#=jq3kOwdv@m<~Dq$_LX;1d+v8o)3e&BW=YLd_Sx4|X;>}QonK9DBRr?>hCZWu z086Rct&6EI%nGTN8}CsAHSSQIrZTA`eb=ePmTS~2FOsO23KOV7*W;*dvFE9VM^95N zIVY(QsBmro zRUhd~z3S#g?ceQAoz!!oR{eFLqQBZui{2ihHb2=%Ey~tNtyib#AP`8|Vt6+)p^YT1p)zMi>5BVo03_L;kxObGYxc)0;Xyywg z;ZqM~`SVW{hphLM!)ID46Wk_>B(Q-}YW<2*rC&w4G+R!w`1FKww5)`Ze7%UGI+0H? zrsh&kd1g}{SY%LctxTt2hf*l-UR|c>-HE4cITK6iVVG)n>)W&OEGE