Skip to content

Latest commit

 

History

History
3 lines (3 loc) · 213 Bytes

File metadata and controls

3 lines (3 loc) · 213 Bytes

Definition

A language for describing formal representations of digital circuits for simulation, analysis and synthesis.

  • Synthesis is the creation of a [[Netlist]] to use in physically implementing the design.