Skip to content

Commit 32eedef

Browse files
committed
chips: Removed unnecessary enable nvic
1 parent b57aec8 commit 32eedef

3 files changed

Lines changed: 0 additions & 16 deletions

File tree

chips/stm32u5xx/src/gpio.rs

Lines changed: 0 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,6 @@
22
// SPDX-License-Identifier: Apache-2.0 OR MIT
33
// Copyright OxidOS Automotive 2026.
44

5-
use cortexm33;
65
use kernel::hil::gpio;
76
use kernel::utilities::cells::OptionalCell;
87
use kernel::utilities::registers::interfaces::{Readable, Writeable};
@@ -317,10 +316,6 @@ impl<'a> gpio::Interrupt<'a> for Pin<'a> {
317316
}
318317
self.exti.unmask_interrupt(line);
319318
}
320-
321-
unsafe {
322-
cortexm33::nvic::Nvic::new(crate::nvic::EXTI13_IRQ).enable(); // Enable EXTI13 IRQ here
323-
}
324319
}
325320

326321
fn disable_interrupts(&self) {

chips/stm32u5xx/src/tim.rs

Lines changed: 0 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -2,7 +2,6 @@
22
// SPDX-License-Identifier: Apache-2.0 OR MIT
33
// Copyright OxidOS Automotive 2026.
44

5-
use cortexm33;
65
use kernel::hil::time::Time;
76
use kernel::hil::time::{self, Ticks, Ticks32};
87
use kernel::utilities::cells::OptionalCell;
@@ -123,10 +122,6 @@ impl<'a> Tim2<'a> {
123122

124123
self.registers.arr.set(0xFFFFFFFF);
125124
self.registers.cr1.modify(CR1::CEN::SET);
126-
127-
unsafe {
128-
cortexm33::nvic::Nvic::new(crate::nvic::TIM2_IRQ).enable();
129-
}
130125
}
131126
}
132127

chips/stm32u5xx/src/usart.rs

Lines changed: 0 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -3,7 +3,6 @@
33
// Copyright OxidOS Automotive 2026.
44

55
use core::cell::Cell;
6-
use cortexm33;
76
use kernel::hil::uart::{self};
87
use kernel::utilities::cells::OptionalCell;
98
use kernel::utilities::cells::TakeCell;
@@ -240,11 +239,6 @@ impl uart::Configure for Usart<'_> {
240239
// Enable transmitter, receiver, and USART
241240
regs.cr1.write(CR1::TE::SET + CR1::RE::SET + CR1::UE::SET);
242241

243-
unsafe {
244-
cortexm33::nvic::Nvic::new(crate::nvic::USART1_IRQ).enable();
245-
cortexm33::nvic::Nvic::new(crate::nvic::GPDMA1_CH0_IRQ).enable();
246-
cortexm33::nvic::Nvic::new(crate::nvic::GPDMA1_CH1_IRQ).enable();
247-
}
248242
Ok(())
249243
}
250244
}

0 commit comments

Comments
 (0)