Skip to content

Commit 1c1d917

Browse files
committed
update test for new const folder on get op
1 parent fa7acd4 commit 1c1d917

1 file changed

Lines changed: 8 additions & 11 deletions

File tree

frontend/test/lit/test_qref/test_flat_circuits.py

Lines changed: 8 additions & 11 deletions
Original file line numberDiff line numberDiff line change
@@ -353,27 +353,26 @@ def test_adjoint(i: int):
353353
Test adjoint
354354
"""
355355
# CHECK-DAG: [[angle_adj:%.+]] = arith.constant -1.000000e-01 : f64
356-
# CHECK-DAG: [[zero:%.+]] = arith.constant 0 : i64
357356

358357
# CHECK: [[reg:%.+]] = qref.alloc( 4) : !qref.reg<4>
359358

360359
# CHECK: qref.adjoint {
361-
# CHECK: [[q0:%.+]] = qref.get [[reg]][[[zero]]] : !qref.reg<4>, i64 -> !qref.bit
360+
# CHECK: [[q0:%.+]] = qref.get [[reg]][ 0] : !qref.reg<4> -> !qref.bit
362361
# CHECK: [[i:%.+]] = tensor.extract %arg0[] : tensor<i64>
363362
# CHECK: [[qi:%.+]] = qref.get [[reg]][[[i]]] : !qref.reg<4>, i64 -> !qref.bit
364363
# CHECK: qref.custom "CNOT"() [[q0]], [[qi]] : !qref.bit, !qref.bit
365364
# CHECK: }
366365
qp.adjoint(qp.CNOT)(wires=[0, i])
367366

368-
# CHECK: [[q0:%.+]] = qref.get [[reg]][[[zero]]] : !qref.reg<4>, i64 -> !qref.bit
367+
# CHECK: [[q0:%.+]] = qref.get [[reg]][ 0] : !qref.reg<4> -> !qref.bit
369368
# CHECK: qref.custom "RX"([[angle_adj]]) [[q0]] : !qref.bit
370369
qp.adjoint(qp.RX(0.1, wires=0))
371370

372371
def f(wires):
373372
qp.X(wires)
374373

375374
# CHECK: qref.adjoint {
376-
# CHECK: [[q0:%.+]] = qref.get [[reg]][[[zero]]] : !qref.reg<4>, i64 -> !qref.bit
375+
# CHECK: [[q0:%.+]] = qref.get [[reg]][ 0] : !qref.reg<4> -> !qref.bit
377376
# CHECK: qref.custom "PauliX"() [[q0]] : !qref.bit
378377
# CHECK: }
379378
qp.adjoint(f)(0)
@@ -399,17 +398,15 @@ def test_adjoint_with_allocation():
399398
Test adjoint with dynamic qubit allocation
400399
"""
401400
# CHECK-DAG: [[angle:%.+]] = arith.constant 1.000000e-01 : f64
402-
# CHECK-DAG: [[one:%.+]] = arith.constant 1 : i64
403-
# CHECK-DAG: [[zero:%.+]] = arith.constant 0 : i64
404401

405402
# CHECK-DAG: [[reg_device:%.+]] = qref.alloc( 4) : !qref.reg<4>
406403

407404
def f(wires):
408405
qp.RX(0.1, wires)
409406

410407
# CHECK: [[reg_alloc:%.+]] = qref.alloc( 2) : !qref.reg<2>
411-
# CHECK: [[alloc_q0:%.+]] = qref.get [[reg_alloc]][[[zero]]] : !qref.reg<2>, i64 -> !qref.bit
412-
# CHECK: [[alloc_q1:%.+]] = qref.get [[reg_alloc]][[[one]]] : !qref.reg<2>, i64 -> !qref.bit
408+
# CHECK: [[alloc_q0:%.+]] = qref.get [[reg_alloc]][ 0] : !qref.reg<2> -> !qref.bit
409+
# CHECK: [[alloc_q1:%.+]] = qref.get [[reg_alloc]][ 1] : !qref.reg<2> -> !qref.bit
413410
with qp.allocate(2) as q:
414411

415412
# CHECK: qref.adjoint {
@@ -425,10 +422,10 @@ def f(wires):
425422

426423
# CHECK: qref.adjoint {
427424
# CHECK: [[reg_alloc:%.+]] = qref.alloc( 2) : !qref.reg<2>
428-
# CHECK: [[alloc_q0:%.+]] = qref.get [[reg_alloc]][[[zero]]] : !qref.reg<2>, i64 -> !qref.bit
429-
# CHECK: [[alloc_q1:%.+]] = qref.get [[reg_alloc]][[[one]]] : !qref.reg<2>, i64 -> !qref.bit
425+
# CHECK: [[alloc_q0:%.+]] = qref.get [[reg_alloc]][ 0] : !qref.reg<2> -> !qref.bit
426+
# CHECK: [[alloc_q1:%.+]] = qref.get [[reg_alloc]][ 1] : !qref.reg<2> -> !qref.bit
430427
# CHECK: qref.custom "PauliX"() [[alloc_q0]] : !qref.bit
431-
# CHECK: [[q0:%.+]] = qref.get [[reg_device]][[[zero]]] : !qref.reg<4>, i64 -> !qref.bit
428+
# CHECK: [[q0:%.+]] = qref.get [[reg_device]][ 0] : !qref.reg<4> -> !qref.bit
432429
# CHECK: qref.custom "CNOT"() [[q0]], [[alloc_q1]] : !qref.bit, !qref.bit
433430
# CHECK: qref.dealloc [[reg_alloc]] : !qref.reg<2>
434431
# CHECK: }

0 commit comments

Comments
 (0)