Skip to content

Commit 148a39a

Browse files
authored
Add more community PeakRDL extensions
1 parent 7a7a915 commit 148a39a

File tree

1 file changed

+10
-1
lines changed

1 file changed

+10
-1
lines changed

docs/community.rst

Lines changed: 10 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5,7 +5,8 @@ Community Plugins
55

66
Below is a list of other PeakRDL plugins created by community members.
77

8-
If you've made your own plugin, feel free to `open a pull request to add yours <https://github.com/SystemRDL/PeakRDL/edit/main/docs/community.rst>`_ to this list.
8+
If you've made your own plugin, feel free to `share what you've built <https://github.com/orgs/SystemRDL/discussions/categories/show-and-tell>`_
9+
and we'll add it to this list.
910

1011

1112

@@ -48,6 +49,10 @@ Test/Software Abstraction Layers
4849
- `Marek Pikuła <https://github.com/MarekPikula>`_
4950
- Simplified Python register abstraction layer exporter
5051

52+
* - `PeakRDL-rust <https://github.com/darsor/PeakRDL-rust/blob/main/README.md>`_
53+
- `Dana Sorensen <https://github.com/darsor>`_
54+
- Generate Rust code for accessing control/status registers
55+
5156
* - `PeakRDL-VIZ <https://github.com/balbal1/PeakRDL-VIZ>`_
5257
- `Ali Mohsen <https://github.com/balbal1>`_
5358
- Exports TL-Verilog VIZ code for visualizing register blocks generated by PeakRDL-regblock
@@ -75,6 +80,10 @@ RTL Generators
7580
- `Nu Quantum <https://github.com/NuQuantum>`_
7681
- Simplified SystemVerilog generator
7782

83+
* - `rdl2ot <https://github.com/lowRISC/benevisrdl/blob/main/rdl2ot/README.md>`_
84+
- `lowRISC <https://github.com/lowRISC>`_
85+
- Generate OpenTitan register block SystemVerilog from SystemRDL files.
86+
7887

7988

8089
Documentation

0 commit comments

Comments
 (0)