We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent dce322a commit dee7f96Copy full SHA for dee7f96
docs/community.rst
@@ -48,6 +48,9 @@ Test/Software Abstraction Layers
48
- `Marek Pikuła <https://github.com/MarekPikula>`_
49
- Simplified Python register abstraction layer exporter
50
51
+ * - `PeakRDL-VIZ <https://github.com/balbal1/PeakRDL-VIZ>`_
52
+ - `Ali Mohsen <https://github.com/balbal1>`_
53
+ - Exports TL-Verilog VIZ code for visualizing register blocks generated by PeakRDL-regblock
54
55
56
RTL Generators
0 commit comments