feat: update project tt_um_chip_rom from TinyTapeout/tt-chip-rom

Commit: e22570f04abf0fd86c947af862c72f491abb1716
Workflow: https://github.com/TinyTapeout/tt-chip-rom/actions/runs/9444423792

Author: TinyTapeoutBot

projects/tt_um_chip_rom/commit_id.json

@@ -1,9 +1,9 @@
 {
-  "app": "Tiny Tapeout tt07 11b2d371",
+  "app": "Tiny Tapeout tt08 a4a87edf",
   "repo": "https://github.com/TinyTapeout/tt-chip-rom",
-  "commit": "7b1d3638536711cabd8fd4d131e10a37cdd208df",
-  "workflow_url": "https://github.com/TinyTapeout/tt-chip-rom/actions/runs/9287983026",
-  "sort_id": 1713709041187,
-  "openlane_version": "OpenLane 337ffbf4749b8bc6e8d8742ed9a595934142198b",
-  "pdk_version": "open_pdks cd1748bb197f9b7af62a54507de6624e30363943"
+  "commit": "e22570f04abf0fd86c947af862c72f491abb1716",
+  "workflow_url": "https://github.com/TinyTapeout/tt-chip-rom/actions/runs/9444423792",
+  "sort_id": 1718006002578,
+  "openlane_version": "OpenLane2 2.0.8",
+  "pdk_version": "open_pdks bdc9412b3e468c102d01b7cf6337be06ec6e9c9a"
 }

projects/tt_um_chip_rom/stats/metrics.csv

@@ -1,2 +1,263 @@
-design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
-/work/src,tt_um_chip_rom,wokwi,flow completed,0h0m44s0ms,0h0m30s0ms,2673.391732090503,0.01795472,1336.6958660452515,0.57,2.25307,484.09,24,0,0,0,0,0,0,0,0,0,0,-1,-1,80,96,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,109715.0,0.0,0.0,0.06,0.04,0.0,-1,8,43,8,43,0,0,0,0,0,0,0,0,0,0,0,0,-1,-1,-1,1239,225,0,244,24,1732,16493.3184,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,21.0,47.61904761904762,20,1,50,26.520,38.870,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
+Metric,Value
+design__lint_error__count,0
+design__lint_timing_construct__count,0
+design__lint_warning__count,4
+design__inferred_latch__count,0
+design__instance__count,265
+design__instance__area,466.698
+design__instance_unmapped__count,0
+synthesis__check_error__count,0
+design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
+design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
+design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
+power__internal__total,7.390464134005015e-07
+power__switching__total,2.6231527954223566e-06
+power__leakage__total,1.5328109892465136e-09
+power__total,3.363731821082183e-06
+clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.0
+clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.0
+timing__hold__ws__corner:nom_tt_025C_1v80,7.933399
+timing__setup__ws__corner:nom_tt_025C_1v80,11.511794
+timing__hold__tns__corner:nom_tt_025C_1v80,0.0
+timing__setup__tns__corner:nom_tt_025C_1v80,0.0
+timing__hold__wns__corner:nom_tt_025C_1v80,0.0
+timing__setup__wns__corner:nom_tt_025C_1v80,0.0
+timing__hold_vio__count__corner:nom_tt_025C_1v80,0
+timing__hold_r2r__ws__corner:nom_tt_025C_1v80,inf
+timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
+timing__setup_vio__count__corner:nom_tt_025C_1v80,0
+timing__setup_r2r__ws__corner:nom_tt_025C_1v80,inf
+timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
+design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
+design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
+design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
+clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.0
+clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.0
+timing__hold__ws__corner:nom_ss_100C_1v60,8.093741
+timing__setup__ws__corner:nom_ss_100C_1v60,11.34368
+timing__hold__tns__corner:nom_ss_100C_1v60,0.0
+timing__setup__tns__corner:nom_ss_100C_1v60,0.0
+timing__hold__wns__corner:nom_ss_100C_1v60,0.0
+timing__setup__wns__corner:nom_ss_100C_1v60,0.0
+timing__hold_vio__count__corner:nom_ss_100C_1v60,0
+timing__hold_r2r__ws__corner:nom_ss_100C_1v60,inf
+timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
+timing__setup_vio__count__corner:nom_ss_100C_1v60,0
+timing__setup_r2r__ws__corner:nom_ss_100C_1v60,inf
+timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
+design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
+design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
+design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
+clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.0
+clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.0
+timing__hold__ws__corner:nom_ff_n40C_1v95,7.869577
+timing__setup__ws__corner:nom_ff_n40C_1v95,11.582298
+timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
+timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
+timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
+timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
+timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
+timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,inf
+timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
+timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
+timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,inf
+timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
+design__max_slew_violation__count,0
+design__max_fanout_violation__count,0
+design__max_cap_violation__count,0
+clock__skew__worst_hold,0.0
+clock__skew__worst_setup,0.0
+timing__hold__ws,7.868529
+timing__setup__ws,11.341895
+timing__hold__tns,0.0
+timing__setup__tns,0.0
+timing__hold__wns,0.0
+timing__setup__wns,0.0
+timing__hold_vio__count,0
+timing__hold_r2r__ws,inf
+timing__hold_r2r_vio__count,0
+timing__setup_vio__count,0
+timing__setup_r2r__ws,inf
+timing__setup_r2r_vio__count,0
+design__die__bbox,0.0 0.0 161.0 111.52
+design__core__bbox,2.76 2.72 158.24 108.8
+flow__warnings__count,1
+flow__errors__count,0
+design__io,45
+design__die__area,17954.7
+design__core__area,16493.3
+design__instance__count__stdcell,265
+design__instance__area__stdcell,466.698
+design__instance__count__macros,0
+design__instance__area__macros,0
+design__instance__utilization,0.0282962
+design__instance__utilization__stdcell,0.0282962
+design__power_grid_violation__count__net:VGND,0
+design__power_grid_violation__count__net:VPWR,0
+design__power_grid_violation__count,0
+timing__drv__floating__nets,0
+timing__drv__floating__pins,0
+design__instance__displacement__total,0
+design__instance__displacement__mean,0
+design__instance__displacement__max,0
+route__wirelength__estimated,544.902
+design__violations,0
+design__instance__count__setup_buffer,0
+design__instance__count__hold_buffer,0
+antenna__violating__nets,0
+antenna__violating__pins,0
+route__antenna_violation__count,0
+route__net,59
+route__net__special,2
+route__drc_errors__iter:1,41
+route__wirelength__iter:1,599
+route__drc_errors__iter:2,0
+route__wirelength__iter:2,507
+route__drc_errors,0
+route__wirelength,507
+route__vias,188
+route__vias__singlecut,188
+route__vias__multicut,0
+design__disconnected_pin__count,11
+design__critical_disconnected_pin__count,0
+route__wirelength__max,52.58
+timing__unannotated_net__count__corner:nom_tt_025C_1v80,27
+timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
+timing__unannotated_net__count__corner:nom_ss_100C_1v60,27
+timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
+timing__unannotated_net__count__corner:nom_ff_n40C_1v95,27
+timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
+design__max_slew_violation__count__corner:min_tt_025C_1v80,0
+design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
+design__max_cap_violation__count__corner:min_tt_025C_1v80,0
+clock__skew__worst_hold__corner:min_tt_025C_1v80,0.0
+clock__skew__worst_setup__corner:min_tt_025C_1v80,0.0
+timing__hold__ws__corner:min_tt_025C_1v80,7.931986
+timing__setup__ws__corner:min_tt_025C_1v80,11.517277
+timing__hold__tns__corner:min_tt_025C_1v80,0.0
+timing__setup__tns__corner:min_tt_025C_1v80,0.0
+timing__hold__wns__corner:min_tt_025C_1v80,0.0
+timing__setup__wns__corner:min_tt_025C_1v80,0.0
+timing__hold_vio__count__corner:min_tt_025C_1v80,0
+timing__hold_r2r__ws__corner:min_tt_025C_1v80,inf
+timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
+timing__setup_vio__count__corner:min_tt_025C_1v80,0
+timing__setup_r2r__ws__corner:min_tt_025C_1v80,inf
+timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
+timing__unannotated_net__count__corner:min_tt_025C_1v80,27
+timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
+design__max_slew_violation__count__corner:min_ss_100C_1v60,0
+design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
+design__max_cap_violation__count__corner:min_ss_100C_1v60,0
+clock__skew__worst_hold__corner:min_ss_100C_1v60,0.0
+clock__skew__worst_setup__corner:min_ss_100C_1v60,0.0
+timing__hold__ws__corner:min_ss_100C_1v60,8.089447
+timing__setup__ws__corner:min_ss_100C_1v60,11.352611
+timing__hold__tns__corner:min_ss_100C_1v60,0.0
+timing__setup__tns__corner:min_ss_100C_1v60,0.0
+timing__hold__wns__corner:min_ss_100C_1v60,0.0
+timing__setup__wns__corner:min_ss_100C_1v60,0.0
+timing__hold_vio__count__corner:min_ss_100C_1v60,0
+timing__hold_r2r__ws__corner:min_ss_100C_1v60,inf
+timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
+timing__setup_vio__count__corner:min_ss_100C_1v60,0
+timing__setup_r2r__ws__corner:min_ss_100C_1v60,inf
+timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
+timing__unannotated_net__count__corner:min_ss_100C_1v60,27
+timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
+design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
+design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
+design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
+clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.0
+clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.0
+timing__hold__ws__corner:min_ff_n40C_1v95,7.868529
+timing__setup__ws__corner:min_ff_n40C_1v95,11.586233
+timing__hold__tns__corner:min_ff_n40C_1v95,0.0
+timing__setup__tns__corner:min_ff_n40C_1v95,0.0
+timing__hold__wns__corner:min_ff_n40C_1v95,0.0
+timing__setup__wns__corner:min_ff_n40C_1v95,0.0
+timing__hold_vio__count__corner:min_ff_n40C_1v95,0
+timing__hold_r2r__ws__corner:min_ff_n40C_1v95,inf
+timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
+timing__setup_vio__count__corner:min_ff_n40C_1v95,0
+timing__setup_r2r__ws__corner:min_ff_n40C_1v95,inf
+timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
+timing__unannotated_net__count__corner:min_ff_n40C_1v95,27
+timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
+design__max_slew_violation__count__corner:max_tt_025C_1v80,0
+design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
+design__max_cap_violation__count__corner:max_tt_025C_1v80,0
+clock__skew__worst_hold__corner:max_tt_025C_1v80,0.0
+clock__skew__worst_setup__corner:max_tt_025C_1v80,0.0
+timing__hold__ws__corner:max_tt_025C_1v80,7.934793
+timing__setup__ws__corner:max_tt_025C_1v80,11.510574
+timing__hold__tns__corner:max_tt_025C_1v80,0.0
+timing__setup__tns__corner:max_tt_025C_1v80,0.0
+timing__hold__wns__corner:max_tt_025C_1v80,0.0
+timing__setup__wns__corner:max_tt_025C_1v80,0.0
+timing__hold_vio__count__corner:max_tt_025C_1v80,0
+timing__hold_r2r__ws__corner:max_tt_025C_1v80,inf
+timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
+timing__setup_vio__count__corner:max_tt_025C_1v80,0
+timing__setup_r2r__ws__corner:max_tt_025C_1v80,inf
+timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
+timing__unannotated_net__count__corner:max_tt_025C_1v80,27
+timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
+design__max_slew_violation__count__corner:max_ss_100C_1v60,0
+design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
+design__max_cap_violation__count__corner:max_ss_100C_1v60,0
+clock__skew__worst_hold__corner:max_ss_100C_1v60,0.0
+clock__skew__worst_setup__corner:max_ss_100C_1v60,0.0
+timing__hold__ws__corner:max_ss_100C_1v60,8.09532
+timing__setup__ws__corner:max_ss_100C_1v60,11.341895
+timing__hold__tns__corner:max_ss_100C_1v60,0.0
+timing__setup__tns__corner:max_ss_100C_1v60,0.0
+timing__hold__wns__corner:max_ss_100C_1v60,0.0
+timing__setup__wns__corner:max_ss_100C_1v60,0.0
+timing__hold_vio__count__corner:max_ss_100C_1v60,0
+timing__hold_r2r__ws__corner:max_ss_100C_1v60,inf
+timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
+timing__setup_vio__count__corner:max_ss_100C_1v60,0
+timing__setup_r2r__ws__corner:max_ss_100C_1v60,inf
+timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
+timing__unannotated_net__count__corner:max_ss_100C_1v60,27
+timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
+design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
+design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
+design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
+clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.0
+clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.0
+timing__hold__ws__corner:max_ff_n40C_1v95,7.870684
+timing__setup__ws__corner:max_ff_n40C_1v95,11.581265
+timing__hold__tns__corner:max_ff_n40C_1v95,0.0
+timing__setup__tns__corner:max_ff_n40C_1v95,0.0
+timing__hold__wns__corner:max_ff_n40C_1v95,0.0
+timing__setup__wns__corner:max_ff_n40C_1v95,0.0
+timing__hold_vio__count__corner:max_ff_n40C_1v95,0
+timing__hold_r2r__ws__corner:max_ff_n40C_1v95,inf
+timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
+timing__setup_vio__count__corner:max_ff_n40C_1v95,0
+timing__setup_r2r__ws__corner:max_ff_n40C_1v95,inf
+timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
+timing__unannotated_net__count__corner:max_ff_n40C_1v95,27
+timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
+timing__unannotated_net__count,27
+timing__unannotated_net_filtered__count,0
+design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79997
+design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
+design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000033554
+design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000156404
+design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,5.28195E-7
+design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000156404
+ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
+ir__drop__avg,9.71999999999999968720658903575948528441585949622094631195068359375E-7
+ir__drop__worst,0.0000335999999999999967854706628411776136999833397567272186279296875
+magic__drc_error__count,0
+magic__illegal_overlap__count,0
+design__lvs_device_difference__count,0
+design__lvs_net_difference__count,0
+design__lvs_property_fail__count,0
+design__lvs_error__count,0
+design__lvs_unmatched_device__count,0
+design__lvs_unmatched_net__count,0
+design__lvs_unmatched_pin__count,0

projects/tt_um_chip_rom/stats/synthesis-stats.txt

@@ -1,5 +1,4 @@
-
-63. Printing statistics.
+61. Printing statistics.
 
 === tt_um_chip_rom ===
 
@@ -11,7 +10,7 @@
    Number of memory bits:            0
    Number of processes:              0
    Number of cells:                 24
-     sky130_fd_sc_hd__conb_1        24
+     sky130_fd_sc_hd__buf_2         24
 
-   Chip area for module '\tt_um_chip_rom': 90.086400
+   Chip area for module '\tt_um_chip_rom': 120.115200