feat: update project tt_um_NicklausThompson_SkyKing from FangameEmpire/tt08_skyking

Commit: d37f29ea1c6b99fd42c50389af1ad0749404b112
Workflow: https://github.com/FangameEmpire/tt08_skyking/actions/runs/10743308045

Author: TinyTapeoutBot

Diff for: projects/tt_um_NicklausThompson_SkyKing/commit_id.json

@@ -1,8 +1,8 @@
 {
   "app": "Tiny Tapeout tt08 587b6cb0",
   "repo": "https://github.com/FangameEmpire/tt08_skyking",
-  "commit": "4309f1056e20e8fefb2579edd960708b9c5a00ed",
-  "workflow_url": "https://github.com/FangameEmpire/tt08_skyking/actions/runs/10741416568",
+  "commit": "d37f29ea1c6b99fd42c50389af1ad0749404b112",
+  "workflow_url": "https://github.com/FangameEmpire/tt08_skyking/actions/runs/10743308045",
   "sort_id": 1725634925468,
   "openlane_version": "OpenLane2 2.0.8",
   "pdk_version": "open_pdks bdc9412b3e468c102d01b7cf6337be06ec6e9c9a"

Diff for: projects/tt_um_NicklausThompson_SkyKing/stats/metrics.csv

@@ -3,81 +3,81 @@ design__lint_error__count,0
 design__lint_timing_construct__count,0
 design__lint_warning__count,2
 design__inferred_latch__count,0
-design__instance__count,698
-design__instance__area,4665.72
+design__instance__count,835
+design__instance__area,5943.2
 design__instance_unmapped__count,0
 synthesis__check_error__count,0
 design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
-design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
+design__max_fanout_violation__count__corner:nom_tt_025C_1v80,5
 design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
-power__internal__total,0.00026248395442962646
-power__switching__total,8.254130807472393e-05
-power__leakage__total,5.90233728559042e-09
-power__total,0.0003450311778578907
-clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.020609
-clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.020609
-timing__hold__ws__corner:nom_tt_025C_1v80,0.322891
-timing__setup__ws__corner:nom_tt_025C_1v80,10.467117
+power__internal__total,0.00033680262276902795
+power__switching__total,0.00013537477934733033
+power__leakage__total,7.283217140496845e-09
+power__total,0.00047218467807397246
+clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.011986
+clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.011986
+timing__hold__ws__corner:nom_tt_025C_1v80,0.327012
+timing__setup__ws__corner:nom_tt_025C_1v80,9.857509
 timing__hold__tns__corner:nom_tt_025C_1v80,0.0
 timing__setup__tns__corner:nom_tt_025C_1v80,0.0
 timing__hold__wns__corner:nom_tt_025C_1v80,0.0
 timing__setup__wns__corner:nom_tt_025C_1v80,0.0
 timing__hold_vio__count__corner:nom_tt_025C_1v80,0
-timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.322891
+timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.327012
 timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
 timing__setup_vio__count__corner:nom_tt_025C_1v80,0
-timing__setup_r2r__ws__corner:nom_tt_025C_1v80,17.635612
+timing__setup_r2r__ws__corner:nom_tt_025C_1v80,17.877186
 timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
-design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
-design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
+design__max_slew_violation__count__corner:nom_ss_100C_1v60,2
+design__max_fanout_violation__count__corner:nom_ss_100C_1v60,5
 design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
-clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.031218
-clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.031218
-timing__hold__ws__corner:nom_ss_100C_1v60,0.851092
-timing__setup__ws__corner:nom_ss_100C_1v60,9.210488
+clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.020114
+clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.020114
+timing__hold__ws__corner:nom_ss_100C_1v60,0.88284
+timing__setup__ws__corner:nom_ss_100C_1v60,8.024888
 timing__hold__tns__corner:nom_ss_100C_1v60,0.0
 timing__setup__tns__corner:nom_ss_100C_1v60,0.0
 timing__hold__wns__corner:nom_ss_100C_1v60,0.0
 timing__setup__wns__corner:nom_ss_100C_1v60,0.0
 timing__hold_vio__count__corner:nom_ss_100C_1v60,0
-timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.851092
+timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.88284
 timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
 timing__setup_vio__count__corner:nom_ss_100C_1v60,0
-timing__setup_r2r__ws__corner:nom_ss_100C_1v60,13.313083
+timing__setup_r2r__ws__corner:nom_ss_100C_1v60,13.932044
 timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
 design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
-design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
+design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,5
 design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
-clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.01611
-clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.01611
-timing__hold__ws__corner:nom_ff_n40C_1v95,0.11841
-timing__setup__ws__corner:nom_ff_n40C_1v95,10.943543
+clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.009878
+clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.009878
+timing__hold__ws__corner:nom_ff_n40C_1v95,0.11978
+timing__setup__ws__corner:nom_ff_n40C_1v95,10.55729
 timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
 timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
 timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
 timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
 timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
-timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.11841
+timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.11978
 timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
 timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
-timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.430151
+timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.589054
 timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
-design__max_slew_violation__count,0
-design__max_fanout_violation__count,2
+design__max_slew_violation__count,2
+design__max_fanout_violation__count,5
 design__max_cap_violation__count,0
-clock__skew__worst_hold,-0.015499
-clock__skew__worst_setup,-0.033169
-timing__hold__ws,0.115588
-timing__setup__ws,9.187856
+clock__skew__worst_hold,-0.009124
+clock__skew__worst_setup,-0.022391
+timing__hold__ws,0.116447
+timing__setup__ws,7.983994
 timing__hold__tns,0.0
 timing__setup__tns,0.0
 timing__hold__wns,0.0
 timing__setup__wns,0.0
 timing__hold_vio__count,0
-timing__hold_r2r__ws,0.115588
+timing__hold_r2r__ws,0.116447
 timing__hold_r2r_vio__count,0
 timing__setup_vio__count,0
-timing__setup_r2r__ws,13.266687
+timing__setup_r2r__ws,13.878508
 timing__setup_r2r_vio__count,0
 design__die__bbox,0.0 0.0 161.0 111.52
 design__core__bbox,2.76 2.72 158.24 108.8
@@ -86,12 +86,12 @@ flow__errors__count,0
 design__io,45
 design__die__area,17954.7
 design__core__area,16493.3
-design__instance__count__stdcell,698
-design__instance__area__stdcell,4665.72
+design__instance__count__stdcell,835
+design__instance__area__stdcell,5943.2
 design__instance__count__macros,0
 design__instance__area__macros,0
-design__instance__utilization,0.282886
-design__instance__utilization__stdcell,0.282886
+design__instance__utilization,0.36034
+design__instance__utilization__stdcell,0.36034
 design__power_grid_violation__count__net:VGND,0
 design__power_grid_violation__count__net:VPWR,0
 design__power_grid_violation__count,0
@@ -100,162 +100,164 @@ timing__drv__floating__pins,0
 design__instance__displacement__total,0
 design__instance__displacement__mean,0
 design__instance__displacement__max,0
-route__wirelength__estimated,8028.47
+route__wirelength__estimated,11176.7
 design__violations,0
 design__instance__count__setup_buffer,0
-design__instance__count__hold_buffer,29
+design__instance__count__hold_buffer,46
 antenna__violating__nets,0
 antenna__violating__pins,0
 route__antenna_violation__count,0
-route__net,492
+route__net,629
 route__net__special,2
-route__drc_errors__iter:1,238
-route__wirelength__iter:1,8982
-route__drc_errors__iter:2,70
-route__wirelength__iter:2,8934
-route__drc_errors__iter:3,116
-route__wirelength__iter:3,8881
-route__drc_errors__iter:4,0
-route__wirelength__iter:4,8864
+route__drc_errors__iter:1,408
+route__wirelength__iter:1,12819
+route__drc_errors__iter:2,128
+route__wirelength__iter:2,12712
+route__drc_errors__iter:3,114
+route__wirelength__iter:3,12602
+route__drc_errors__iter:4,19
+route__wirelength__iter:4,12536
+route__drc_errors__iter:5,0
+route__wirelength__iter:5,12546
 route__drc_errors,0
-route__wirelength,8864
-route__vias,3346
-route__vias__singlecut,3346
+route__wirelength,12546
+route__vias,4293
+route__vias__singlecut,4293
 route__vias__multicut,0
-design__disconnected_pin__count,15
+design__disconnected_pin__count,14
 design__critical_disconnected_pin__count,0
-route__wirelength__max,156.36
-timing__unannotated_net__count__corner:nom_tt_025C_1v80,23
+route__wirelength__max,163.21
+timing__unannotated_net__count__corner:nom_tt_025C_1v80,22
 timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
-timing__unannotated_net__count__corner:nom_ss_100C_1v60,23
+timing__unannotated_net__count__corner:nom_ss_100C_1v60,22
 timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
-timing__unannotated_net__count__corner:nom_ff_n40C_1v95,23
+timing__unannotated_net__count__corner:nom_ff_n40C_1v95,22
 timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
 design__max_slew_violation__count__corner:min_tt_025C_1v80,0
-design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
+design__max_fanout_violation__count__corner:min_tt_025C_1v80,5
 design__max_cap_violation__count__corner:min_tt_025C_1v80,0
-clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.019876
-clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.019876
-timing__hold__ws__corner:min_tt_025C_1v80,0.319221
-timing__setup__ws__corner:min_tt_025C_1v80,10.480609
+clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.011067
+clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.011067
+timing__hold__ws__corner:min_tt_025C_1v80,0.319049
+timing__setup__ws__corner:min_tt_025C_1v80,9.880923
 timing__hold__tns__corner:min_tt_025C_1v80,0.0
 timing__setup__tns__corner:min_tt_025C_1v80,0.0
 timing__hold__wns__corner:min_tt_025C_1v80,0.0
 timing__setup__wns__corner:min_tt_025C_1v80,0.0
 timing__hold_vio__count__corner:min_tt_025C_1v80,0
-timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.319221
+timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.319049
 timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
 timing__setup_vio__count__corner:min_tt_025C_1v80,0
-timing__setup_r2r__ws__corner:min_tt_025C_1v80,17.658636
+timing__setup_r2r__ws__corner:min_tt_025C_1v80,17.909576
 timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
-timing__unannotated_net__count__corner:min_tt_025C_1v80,23
+timing__unannotated_net__count__corner:min_tt_025C_1v80,22
 timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
-design__max_slew_violation__count__corner:min_ss_100C_1v60,0
-design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
+design__max_slew_violation__count__corner:min_ss_100C_1v60,2
+design__max_fanout_violation__count__corner:min_ss_100C_1v60,5
 design__max_cap_violation__count__corner:min_ss_100C_1v60,0
-clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.030006
-clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.030006
-timing__hold__ws__corner:min_ss_100C_1v60,0.844906
-timing__setup__ws__corner:min_ss_100C_1v60,9.237399
+clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.01896
+clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.01896
+timing__hold__ws__corner:min_ss_100C_1v60,0.868272
+timing__setup__ws__corner:min_ss_100C_1v60,8.065259
 timing__hold__tns__corner:min_ss_100C_1v60,0.0
 timing__setup__tns__corner:min_ss_100C_1v60,0.0
 timing__hold__wns__corner:min_ss_100C_1v60,0.0
 timing__setup__wns__corner:min_ss_100C_1v60,0.0
 timing__hold_vio__count__corner:min_ss_100C_1v60,0
-timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.844906
+timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.868272
 timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
 timing__setup_vio__count__corner:min_ss_100C_1v60,0
-timing__setup_r2r__ws__corner:min_ss_100C_1v60,13.363222
+timing__setup_r2r__ws__corner:min_ss_100C_1v60,14.002484
 timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
-timing__unannotated_net__count__corner:min_ss_100C_1v60,23
+timing__unannotated_net__count__corner:min_ss_100C_1v60,22
 timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
 design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
-design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
+design__max_fanout_violation__count__corner:min_ff_n40C_1v95,5
 design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
-clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.015499
-clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.015499
-timing__hold__ws__corner:min_ff_n40C_1v95,0.115588
-timing__setup__ws__corner:min_ff_n40C_1v95,10.953238
+clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.009124
+clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.009124
+timing__hold__ws__corner:min_ff_n40C_1v95,0.116447
+timing__setup__ws__corner:min_ff_n40C_1v95,10.572297
 timing__hold__tns__corner:min_ff_n40C_1v95,0.0
 timing__setup__tns__corner:min_ff_n40C_1v95,0.0
 timing__hold__wns__corner:min_ff_n40C_1v95,0.0
 timing__setup__wns__corner:min_ff_n40C_1v95,0.0
 timing__hold_vio__count__corner:min_ff_n40C_1v95,0
-timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.115588
+timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.116447
 timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
 timing__setup_vio__count__corner:min_ff_n40C_1v95,0
-timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.446758
+timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.610039
 timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
-timing__unannotated_net__count__corner:min_ff_n40C_1v95,23
+timing__unannotated_net__count__corner:min_ff_n40C_1v95,22
 timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
 design__max_slew_violation__count__corner:max_tt_025C_1v80,0
-design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
+design__max_fanout_violation__count__corner:max_tt_025C_1v80,5
 design__max_cap_violation__count__corner:max_tt_025C_1v80,0
-clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.022058
-clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.022058
-timing__hold__ws__corner:max_tt_025C_1v80,0.327094
-timing__setup__ws__corner:max_tt_025C_1v80,10.455395
+clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.013836
+clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.013836
+timing__hold__ws__corner:max_tt_025C_1v80,0.334896
+timing__setup__ws__corner:max_tt_025C_1v80,9.834059
 timing__hold__tns__corner:max_tt_025C_1v80,0.0
 timing__setup__tns__corner:max_tt_025C_1v80,0.0
 timing__hold__wns__corner:max_tt_025C_1v80,0.0
 timing__setup__wns__corner:max_tt_025C_1v80,0.0
 timing__hold_vio__count__corner:max_tt_025C_1v80,0
-timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.327094
+timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.334896
 timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
 timing__setup_vio__count__corner:max_tt_025C_1v80,0
-timing__setup_r2r__ws__corner:max_tt_025C_1v80,17.6147
+timing__setup_r2r__ws__corner:max_tt_025C_1v80,17.848455
 timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
-timing__unannotated_net__count__corner:max_tt_025C_1v80,23
+timing__unannotated_net__count__corner:max_tt_025C_1v80,22
 timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
-design__max_slew_violation__count__corner:max_ss_100C_1v60,0
-design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
+design__max_slew_violation__count__corner:max_ss_100C_1v60,2
+design__max_fanout_violation__count__corner:max_ss_100C_1v60,5
 design__max_cap_violation__count__corner:max_ss_100C_1v60,0
-clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.033169
-clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.033169
-timing__hold__ws__corner:max_ss_100C_1v60,0.858453
-timing__setup__ws__corner:max_ss_100C_1v60,9.187856
+clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.022391
+clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.022391
+timing__hold__ws__corner:max_ss_100C_1v60,0.89575
+timing__setup__ws__corner:max_ss_100C_1v60,7.983994
 timing__hold__tns__corner:max_ss_100C_1v60,0.0
 timing__setup__tns__corner:max_ss_100C_1v60,0.0
 timing__hold__wns__corner:max_ss_100C_1v60,0.0
 timing__setup__wns__corner:max_ss_100C_1v60,0.0
 timing__hold_vio__count__corner:max_ss_100C_1v60,0
-timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.858453
+timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.89575
 timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
 timing__setup_vio__count__corner:max_ss_100C_1v60,0
-timing__setup_r2r__ws__corner:max_ss_100C_1v60,13.266687
+timing__setup_r2r__ws__corner:max_ss_100C_1v60,13.878508
 timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
-timing__unannotated_net__count__corner:max_ss_100C_1v60,23
+timing__unannotated_net__count__corner:max_ss_100C_1v60,22
 timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
 design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
-design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
+design__max_fanout_violation__count__corner:max_ff_n40C_1v95,5
 design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
-clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.017506
-clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.017506
-timing__hold__ws__corner:max_ff_n40C_1v95,0.120941
-timing__setup__ws__corner:max_ff_n40C_1v95,10.934715
+clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.011572
+clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.011572
+timing__hold__ws__corner:max_ff_n40C_1v95,0.122682
+timing__setup__ws__corner:max_ff_n40C_1v95,10.541613
 timing__hold__tns__corner:max_ff_n40C_1v95,0.0
 timing__setup__tns__corner:max_ff_n40C_1v95,0.0
 timing__hold__wns__corner:max_ff_n40C_1v95,0.0
 timing__setup__wns__corner:max_ff_n40C_1v95,0.0
 timing__hold_vio__count__corner:max_ff_n40C_1v95,0
-timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.120941
+timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.122682
 timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
 timing__setup_vio__count__corner:max_ff_n40C_1v95,0
-timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.41543
+timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.570307
 timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
-timing__unannotated_net__count__corner:max_ff_n40C_1v95,23
+timing__unannotated_net__count__corner:max_ff_n40C_1v95,22
 timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
-timing__unannotated_net__count,23
+timing__unannotated_net__count,22
 timing__unannotated_net_filtered__count,0
-design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79996
+design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
 design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
-design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000043499
-design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000521444
-design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000602537
-design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000521444
+design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000678894
+design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000439756
+design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000809919
+design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000439756
 ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
-ir__drop__avg,0.000005650000000000000114903746240013759916109847836196422576904296875
-ir__drop__worst,0.00004350000000000000025500435096859064287855289876461029052734375
+ir__drop__avg,0.000008130000000000000087382358293641715363264665938913822174072265625
+ir__drop__worst,0.00006789999999999999703327591138446450713672675192356109619140625
 magic__drc_error__count,0
 magic__illegal_overlap__count,0
 design__lvs_device_difference__count,0