Skip to content

Is it possible to enhance the indent for "UVM_INFO" like sentences? #4

@yuhaos

Description

@yuhaos

Hi WeiChung,

Thanks for you SystemVerilog plugins, it helps me a lot in implenting verification environment.
I am writing to ask for one enhancement of this plugins for uvm_info sentences.

If we start one "if" block, the third lines will deindent automically if there is ':' in the seconde line. The example is as below:
image

I am very happy witht the implement now that the third line will deindent. However, if the sencond line is a uvm Macro, which has no ':', the third line will not deindent. Examples:
image

I wondering is it possible to add the support for such scenarios? The scenarios could be as following also:
image
image

I understand that process all the Macros without ':' could be very difficult as it may need verilog syntax compiler help. However, if we limit the macros of the second line to uvm_info/uvm_error/uvm_warning/uvm_fatal, is it possible to support the de-indent automically at third line?

Thanks & Regards
Yuhao

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions