Commit b7c88ea
authored
![github-actions[bot]](https://avatars.githubusercontent.com/in/15368?v=4&size=40){kind=avatar}
Submodule llvm-project updated 41 files
- llvm/lib/Target/AIE/AIEBaseSubtarget.cpp+19-7
- llvm/lib/Target/AIE/AIEInterBlockScheduling.cpp+76-15
- llvm/lib/Target/AIE/AIEInterBlockScheduling.h+13
- llvm/lib/Target/AIE/AIEMaxLatencyFinder.cpp+51-29
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/add-store.mir+1-2
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/bitwisexor.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/conv2d_bf16-1.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/conv2d_bf16-2.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/conv2d_bf16-feasibleRA.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/conv2d_bf16.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/gemm-1.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/gemm-2.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/gemm-3.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/gemm-feasibleRA-nopstinc.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/gemm-feasibleRA.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/gemm-nooffset.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/gemm-nopresched-nobanks.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/gemm-nopresched.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/gemm-waw.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/gemm.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/large-II.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/ld2-mv-mac2-st2.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/load-add-or-store.mir+1-2
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/load-add-store-renamed.mir+1-2
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/load-add-store.mir+1-2
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/load-mac-store.mir+1-2
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/round-memdep.mir+2-5
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/round-war.mir+1-3
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/round.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/small-II.mir+1-1
- llvm/test/CodeGen/AIE/aie2/schedule/postpipeliner/unpack-extract-block-cycles.mir+1-1
- llvm/test/CodeGen/AIE/aie2p/outer-loop-pipelining-gep.ll+5
- llvm/test/CodeGen/AIE/aie2p/outer-loop-pipelining-metadata.ll+4
- llvm/test/CodeGen/AIE/aie2p/outer-loop-pipelining-nested.ll+4
- llvm/test/CodeGen/AIE/aie2p/outer-loop-pipelining-ptr-lifting.ll+5
- llvm/test/CodeGen/AIE/aie2p/outer-loop-pipelining-step.ll+5
- llvm/test/CodeGen/AIE/aie2p/outer-loop-pipelining.ll+5
- llvm/test/CodeGen/AIE/aie2p/schedule/postpipeliner/Conv2D_bfp16_conv.mir+2-2
- llvm/test/CodeGen/AIE/aie2p/schedule/postpipeliner/multiSlotAssignment/fill-stream-separation.mir+16-11
- llvm/test/CodeGen/AIE/aie2p/schedule/postpipeliner/softmax-aa.mir+2-2
- llvm/test/CodeGen/AIE/aie2ps/end-to-end/conv2d_opt_outerloop_blocks.ll+11-11
0 commit comments