|
1 | 1 | <?xml version="1.0" encoding="UTF-8"?> |
2 | | -<package schemaVersion="1.7.36" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="https://raw.githubusercontent.com/Open-CMSIS-Pack/Open-CMSIS-Pack-Spec/v1.7.36/schema/PACK.xsd"> |
| 2 | +<package schemaVersion="1.7.36" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="https://raw.githubusercontent.com/Open-CMSIS-Pack/Open-CMSIS-Pack-Spec/v1.7.56/schema/PACK.xsd"> |
3 | 3 | <vendor>Keil</vendor> |
4 | 4 | <name>STM32N6xx_DFP</name> |
5 | 5 | <description overview="Documents/OVERVIEW.md">STMicroelectronics STM32N6 Series Device Support</description> |
@@ -40,7 +40,6 @@ High-performance STM32N6 MCUs with Arm Cortex-M55 core, MVE, MPU, cache, DSP, DP |
40 | 40 | <compile define="STM32N657xx"/> |
41 | 41 | <book name="https://www.st.com/resource/en/reference_manual/rm0486-stm32n647657xx-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32N647/657xx Reference Manual"/> |
42 | 42 | <book name="https://www.st.com/resource/en/datasheet/stm32n657a0.pdf" title="STM32N6x5xx STM32N6x7xx Data Sheet"/> |
43 | | - <feature type="NPU" n="ST Neural-ART Accelerator" m="288MACs"/> |
44 | 43 |
|
45 | 44 | <!-- BootROM copies the FSBL binary into the internal AXISRAM2 --> |
46 | 45 | <memory name="FSBL_CODE_NS" access="rwx" start="0x24180400" size="0x0003FC00" alias="FSBL_CODE_S" /> |
@@ -112,7 +111,6 @@ High-performance STM32N6 MCUs with Arm Cortex-M55 core, MVE, MPU, cache, DSP, DP |
112 | 111 | <compile define="STM32N647xx"/> |
113 | 112 | <book name="https://www.st.com/resource/en/reference_manual/rm0486-stm32n647657xx-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32N647/657xx Reference Manual"/> |
114 | 113 | <book name="https://www.st.com/resource/en/datasheet/stm32n657a0.pdf" title="STM32N6x5xx STM32N6x7xx Data Sheet"/> |
115 | | - <feature type="NPU" n="ST Neural-ART Accelerator" m="288MACs"/> |
116 | 114 |
|
117 | 115 | <!-- BootROM copies the FSBL binary into the internal AXISRAM2 --> |
118 | 116 | <memory name="FSBL_CODE_NS" access="rwx" start="0x24180400" size="0x0003FC00" default="1" init="0" startup="1" /> |
@@ -184,7 +182,6 @@ High-performance STM32N6 MCUs with Arm Cortex-M55 core, MVE, MPU, cache, DSP, DP |
184 | 182 | <compile define="STM32N645xx"/> |
185 | 183 | <book name="https://www.st.com/resource/en/reference_manual/rm0486-stm32n647657xx-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32N647/657xx Reference Manual"/> |
186 | 184 | <book name="https://www.st.com/resource/en/datasheet/stm32n657a0.pdf" title="STM32N6x5xx STM32N6x7xx Data Sheet"/> |
187 | | - <feature type="NPU" n="ST Neural-ART Accelerator" m="288MACs"/> |
188 | 185 |
|
189 | 186 | <!-- BootROM copies the FSBL binary into the internal AXISRAM2 --> |
190 | 187 | <memory name="FSBL_CODE_NS" access="rwx" start="0x24180400" size="0x0003FC00" default="1" init="0" startup="1" /> |
@@ -254,7 +251,6 @@ High-performance STM32N6 MCUs with Arm Cortex-M55 core, MVE, MPU, cache, DSP, DP |
254 | 251 | <compile define="STM32N655xx"/> |
255 | 252 | <book name="https://www.st.com/resource/en/reference_manual/rm0486-stm32n647657xx-armbased-32bit-mcus-stmicroelectronics.pdf" title="STM32N647/657xx Reference Manual"/> |
256 | 253 | <book name="https://www.st.com/resource/en/datasheet/stm32n657a0.pdf" title="STM32N6x5xx STM32N6x7xx Data Sheet"/> |
257 | | - <feature type="NPU" n="ST Neural-ART Accelerator" m="288MACs"/> |
258 | 254 |
|
259 | 255 | <!-- BootROM copies the FSBL binary into the internal AXISRAM2 --> |
260 | 256 | <memory name="FSBL_CODE_NS" access="rwx" start="0x24180400" size="0x0003FC00" default="1" init="0" startup="1" /> |
|
0 commit comments