1 file changed
+1
-1
lines changed- CHANGELOG+12-1
- Makefile+3-2
- docs/source/yosys_internals/formats/cell_library.rst+43-1
- frontends/verific/Makefile.inc+1
- frontends/verific/verific.cc+184-21
- kernel/log.h+4-2
- kernel/register.h+3-2
- kernel/rtlil.h+3-2
- kernel/yosys.h+1-345
- kernel/yosys_common.h+379
- passes/cmds/stat.cc+13-1
- techlibs/common/Makefile.inc+1
- techlibs/common/choices/kogge-stone.v+54
- techlibs/common/simlib.v+52-4
- techlibs/common/techmap.v+1-1
- techlibs/efinix/cells_sim.v+25-24
- tests/arch/run-test.sh+1-1
- tests/memlib/memlib_9b1B.v+11-9
- tests/memlib/memlib_wren.v+8-8
- tests/memories/issue00335.v+4-2
- tests/techmap/kogge-stone.ys+1
0 commit comments