-
Notifications
You must be signed in to change notification settings - Fork 160
Description
I am running IIO oscilloscope v0.16-master on custom FPGA build for AD-FMCOMMS3 board. After AD9361 IP core I have my own data stream processing implemented (no data streaming via IIO infrastructure). Mapping out bist_tone of C1-I,C1-Q,C2-I and C2-Q (mask out IQ channel) does not match IQ data form AD9361 IP core data ports adc_data_q0,adc_data_i0,adc_data_q1,adc_data_i1.
If I check C1-I the data coming from AD9361 IP core adc_data_q0 port is masked. C1-I and C1-Q are swapped (same for C2-I and C2-Q).
Attached are pictures of my FPGA design connections and output result. Last picture is capture of IQ data bits_tone (no masking) where I data are preceding Q data, an additional check of correct IQ data flow in my design.
I have made a quick diff check with v0.18-main git code (latest) and found no changes that would fix this, so the problem looks like to be still present also in latest IIO oscilloscope code. I did not rebuild from v0.18-main and check, so not 100% sure if fix was done or not. Having possibility to mask out IQ channels comes very handy when debugging custom FPGA designs with AD9361 IP core.
WBR Primoz Beltram