@@ -199,6 +199,8 @@ def test_07_twinbuilder_convert_circuit(self, add_app):
199199
200200 assert main ({"is_test" : True })
201201
202+ aedtapp .close_project ()
203+
202204 def test_08_configure_a3d (self , local_scratch ):
203205 from ansys .aedt .core .workflows .project .configure_edb import main
204206
@@ -449,7 +451,7 @@ def test_10_push_excitation_3dl(self, local_scratch, desktop):
449451 # assert h3d.design_datasets
450452 h3d .close_project (h3d .project_name )
451453
452- def test_11_cutout (self , add_app , local_scratch ):
454+ def test_11_cutout (self , add_app ):
453455 from ansys .aedt .core .workflows .hfss3dlayout .cutout import main
454456
455457 app = add_app ("ANSYS-HSD_V1" , application = ansys .aedt .core .Hfss3dLayout , subfolder = test_subfolder )
@@ -466,7 +468,7 @@ def test_11_cutout(self, add_app, local_scratch):
466468 )
467469 app .close_project ()
468470
469- def test_12_export_layout (self , add_app , local_scratch ):
471+ def test_12_export_layout (self , add_app ):
470472 from ansys .aedt .core .workflows .hfss3dlayout .export_layout import main
471473
472474 app = add_app ("ANSYS-HSD_V1" , application = ansys .aedt .core .Hfss3dLayout , subfolder = test_subfolder )
@@ -590,7 +592,7 @@ def test_18_via_merging(self, local_scratch):
590592 from ansys .aedt .core .workflows .hfss3dlayout .via_clustering_extension import main
591593
592594 file_path = os .path .join (local_scratch .path , "test_via_merging.aedb" )
593- new_file = os .path .join (local_scratch .path , "__test_via_merging .aedb" )
595+ new_file = os .path .join (local_scratch .path , "new_test_via_merging .aedb" )
594596 local_scratch .copyfolder (
595597 os .path .join (visualization_local_path , "example_models" , "T45" , "test_via_merging.aedb" ), file_path
596598 )
@@ -754,7 +756,13 @@ def test_transformer_loss_distribution(self, add_app, local_scratch):
754756 def test_layout_design_toolkit_antipad_1 (self , add_app , local_scratch ):
755757 from ansys .aedt .core .workflows .hfss3dlayout .post_layout_design_toolkit import BackendAntipad
756758
757- h3d = add_app ("ANSYS-HSD_V1" , application = ansys .aedt .core .Hfss3dLayout , subfolder = test_subfolder )
759+ file_path = os .path .join (local_scratch .path , "ANSYS-HSD_V1_antipad_1.aedb" )
760+
761+ local_scratch .copyfolder (
762+ os .path .join (visualization_local_path , "example_models" , "T45" , "ANSYS-HSD_V1.aedb" ), file_path
763+ )
764+
765+ h3d = add_app (file_path , application = ansys .aedt .core .Hfss3dLayout , just_open = True )
758766 h3d .save_project ()
759767 app_antipad = BackendAntipad (h3d )
760768 app_antipad .create (selections = ["Via79" , "Via78" ], radius = "1mm" , race_track = True )
@@ -764,7 +772,14 @@ def test_layout_design_toolkit_antipad_1(self, add_app, local_scratch):
764772 def test_layout_design_toolkit_antipad_2 (self , add_app , local_scratch ):
765773 from ansys .aedt .core .workflows .hfss3dlayout .post_layout_design_toolkit import BackendAntipad
766774
767- h3d = add_app ("ANSYS-HSD_V1" , application = ansys .aedt .core .Hfss3dLayout , subfolder = test_subfolder )
775+ file_path = os .path .join (local_scratch .path , "ANSYS-HSD_V1_antipad_2.aedb" )
776+
777+ local_scratch .copyfolder (
778+ os .path .join (visualization_local_path , "example_models" , "T45" , "ANSYS-HSD_V1.aedb" ), file_path
779+ )
780+
781+ h3d = add_app (file_path , application = ansys .aedt .core .Hfss3dLayout , just_open = True )
782+
768783 h3d .save_project ()
769784
770785 app_antipad = BackendAntipad (h3d )
@@ -775,7 +790,14 @@ def test_layout_design_toolkit_antipad_2(self, add_app, local_scratch):
775790 def test_layout_design_toolkit_micro_via (self , add_app , local_scratch ):
776791 from ansys .aedt .core .workflows .hfss3dlayout .post_layout_design_toolkit import BackendMircoVia
777792
778- h3d = add_app ("ANSYS-HSD_V1" , application = ansys .aedt .core .Hfss3dLayout , subfolder = test_subfolder )
793+ file_path = os .path .join (local_scratch .path , "ANSYS-HSD_V1_antipad_3.aedb" )
794+
795+ local_scratch .copyfolder (
796+ os .path .join (visualization_local_path , "example_models" , "T45" , "ANSYS-HSD_V1.aedb" ), file_path
797+ )
798+
799+ h3d = add_app (file_path , application = ansys .aedt .core .Hfss3dLayout , just_open = True )
800+
779801 h3d .save_project ()
780802
781803 app_microvia = BackendMircoVia (h3d )
0 commit comments