File tree 4 files changed +48
-12
lines changed
4 files changed +48
-12
lines changed Original file line number Diff line number Diff line change
1
+ # ##############################################################################
2
+ # arch/arm/src/arm/CMakeLists.txt
3
+ #
4
+ # Licensed to the Apache Software Foundation (ASF) under one or more contributor
5
+ # license agreements. See the NOTICE file distributed with this work for
6
+ # additional information regarding copyright ownership. The ASF licenses this
7
+ # file to you under the Apache License, Version 2.0 (the "License"); you may not
8
+ # use this file except in compliance with the License. You may obtain a copy of
9
+ # the License at
10
+ #
11
+ # http://www.apache.org/licenses/LICENSE-2.0
12
+ #
13
+ # Unless required by applicable law or agreed to in writing, software
14
+ # distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
15
+ # WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
16
+ # License for the specific language governing permissions and limitations under
17
+ # the License.
18
+ #
19
+ # ##############################################################################
20
+
21
+ set (SRCS arm_head.S)
22
+
23
+ list (
24
+ APPEND
25
+ SRCS
26
+ arm_dataabort.c
27
+ arm_doirq.c
28
+ arm_initialstate.c
29
+ arm_prefetchabort.c
30
+ arm_schedulesigaction.c
31
+ arm_sigdeliver.c
32
+ arm_syscall.c
33
+ arm_tcbinfo.c
34
+ arm_undefinedinsn.c
35
+ arm_cache.S
36
+ arm_vectors.S
37
+ arm_vectortab.S
38
+ arm_saveusercontext.S)
39
+
40
+ if (CONFIG_PAGING)
41
+ list (APPEND SRCS arm_pginitialize.c arm_checkmapping.c arm_allocpage.c
42
+ arm_va2pte.c)
43
+ endif ()
44
+
45
+ target_sources (arch PRIVATE ${SRCS} )
Original file line number Diff line number Diff line change 46
46
arm_syscall.c
47
47
arm_tcbinfo.c
48
48
arm_undefinedinsn.c
49
+ arm_perf.c
49
50
cp15_cacheops.c)
50
51
51
- if (CONFIG_ARCH_PERF_EVENTS)
52
- list (APPEND SRCS arm_perf.c)
53
- endif ()
54
-
55
52
if (CONFIG_ARMV7A_GICv2M)
56
53
list (APPEND SRCS arm_gicv2m.c)
57
54
endif ()
Original file line number Diff line number Diff line change @@ -32,6 +32,7 @@ set(SRCS
32
32
arm_initialstate.c
33
33
arm_itm.c
34
34
arm_memfault.c
35
+ arm_perf.c
35
36
arm_schedulesigaction.c
36
37
arm_sigdeliver.c
37
38
arm_svcall.c
@@ -41,10 +42,6 @@ set(SRCS
41
42
arm_usagefault.c
42
43
arm_vectors.c)
43
44
44
- if (CONFIG_ARCH_PERF_EVENTS)
45
- list (APPEND SRCS arm_perf.c)
46
- endif ()
47
-
48
45
if (CONFIG_ARMV7M_SYSTICK)
49
46
list (APPEND SRCS arm_systick.c)
50
47
endif ()
Original file line number Diff line number Diff line change @@ -30,6 +30,7 @@ set(SRCS
30
30
arm_initialstate.c
31
31
arm_itm.c
32
32
arm_memfault.c
33
+ arm_perf.c
33
34
arm_sau.c
34
35
arm_schedulesigaction.c
35
36
arm_securefault.c
@@ -42,10 +43,6 @@ set(SRCS
42
43
arm_usagefault.c
43
44
arm_vectors.c)
44
45
45
- if (CONFIG_ARCH_PERF_EVENTS)
46
- list (APPEND SRCS arm_perf.c)
47
- endif ()
48
-
49
46
if (CONFIG_ARMV8M_SYSTICK)
50
47
list (APPEND SRCS arm_systick.c)
51
48
endif ()
You can’t perform that action at this time.
0 commit comments