Skip to content

Latest commit

 

History

History
12 lines (9 loc) · 513 Bytes

File metadata and controls

12 lines (9 loc) · 513 Bytes

FPGA_Prototyping_SystemVerilog-Verilog

This repository contains Verilog and SystemVerilog example designs based on the book
"FPGA Prototyping by SystemVerilog Examples" by Pong P. Chu.

The examples are intended for learning FPGA prototyping, RTL design, and understanding basic to intermediate digital design concepts.

SystemVerilog Documentation

https://aumkarrb.github.io/SVDoc/

Digital System Design Notes

Link