L3.gise

<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="L3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dff_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dff_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="q3_mealy_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="q3_moore_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="q4_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="q4_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="q4_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rc_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tff.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tff.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tff.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tff.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tff.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tff.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tff.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tff.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tff_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tff_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tff_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tff_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tff_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tff_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1598469871" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1598469871">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598476561" xil_pn:in_ck="1143718027622166826" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1598476561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/dff.vhd"/>
      <outfile xil_pn:name="src/ripple_counter.vhd"/>
      <outfile xil_pn:name="src/tff.vhd"/>
      <outfile xil_pn:name="tests/dff_tb.vhd"/>
      <outfile xil_pn:name="tests/rc_tb.vhd"/>
      <outfile xil_pn:name="tests/tff_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1598543745" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-344247837036746736" xil_pn:start_ts="1598543745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598543745" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2342485392953927900" xil_pn:start_ts="1598543745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598471913" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2039806218020659734" xil_pn:start_ts="1598471913">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598476561" xil_pn:in_ck="1143718027622166826" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1598476561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="src/dff.vhd"/>
      <outfile xil_pn:name="src/ripple_counter.vhd"/>
      <outfile xil_pn:name="src/tff.vhd"/>
      <outfile xil_pn:name="tests/dff_tb.vhd"/>
      <outfile xil_pn:name="tests/rc_tb.vhd"/>
      <outfile xil_pn:name="tests/tff_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1598543747" xil_pn:in_ck="-5373067918272171202" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6081471162755592519" xil_pn:start_ts="1598543745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="q4_tb_beh.prj"/>
      <outfile xil_pn:name="q4_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1598543747" xil_pn:in_ck="-8241824064833302959" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6804435768219115628" xil_pn:start_ts="1598543747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="q4_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1598471904" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1598471904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598471904" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7307806292845636241" xil_pn:start_ts="1598471904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598471904" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2039806218020659734" xil_pn:start_ts="1598471904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598471904" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1598471904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598471904" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6438110818455898339" xil_pn:start_ts="1598471904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598471904" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1277353010476280202" xil_pn:start_ts="1598471904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598471904" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4240752989421867936" xil_pn:start_ts="1598471904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598471911" xil_pn:in_ck="-6403839104737448162" xil_pn:name="TRANEXT_xstsynthesize_virtex4" xil_pn:prop_ck="-7673974733947317973" xil_pn:start_ts="1598471904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tff.lso"/>
      <outfile xil_pn:name="tff.ngc"/>
      <outfile xil_pn:name="tff.ngr"/>
      <outfile xil_pn:name="tff.prj"/>
      <outfile xil_pn:name="tff.stx"/>
      <outfile xil_pn:name="tff.syr"/>
      <outfile xil_pn:name="tff.xst"/>
      <outfile xil_pn:name="tff_vhdl.prj"/>
      <outfile xil_pn:name="tff_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>