Skip to content

Commit cae84c4

Browse files
thomas-roosAniruddhaKanhere
authored andcommitted
Add support for RISC-V 64 architecture
1 parent 7a4fc93 commit cae84c4

File tree

3 files changed

+5
-0
lines changed

3 files changed

+5
-0
lines changed

misc/dictionary.txt

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -112,6 +112,7 @@ pyproject
112112
rbio
113113
Renesas
114114
respfd
115+
riscv
115116
rlimits
116117
rodata
117118
rootca

modules/gg-fleet-statusd/src/fleet_status_service.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -45,6 +45,8 @@ static const GglBuffer ARCHITECTURE =
4545
GGL_STR("aarch64");
4646
#elif defined(__arm__)
4747
GGL_STR("arm");
48+
#elif defined(__riscv) && (__riscv_xlen == 64)
49+
GGL_STR("riscv64");
4850
#else
4951
#error "Unknown target architecture"
5052
{ 0 };

modules/ggl-recipe/src/recipe.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -318,6 +318,8 @@ GglBuffer get_current_architecture(void) {
318318
current_arch = GGL_STR("aarch64");
319319
#elif defined(__arm__)
320320
current_arch = GGL_STR("arm");
321+
#elif defined(__riscv) && (__riscv_xlen == 64)
322+
current_arch = GGL_STR("riscv64");
321323
#endif
322324
return current_arch;
323325
}

0 commit comments

Comments
 (0)