Skip to content

Commit a1fb41a

Browse files
committed
ayufan: quartzpro64: update defconfig
1 parent d7ba5ba commit a1fb41a

File tree

1 file changed

+10
-0
lines changed

1 file changed

+10
-0
lines changed

configs/quartzpro64-rk3588_defconfig

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -5,12 +5,17 @@ CONFIG_COUNTER_FREQUENCY=24000000
55
CONFIG_ARCH_ROCKCHIP=y
66
CONFIG_DEFAULT_DEVICE_TREE="rockchip/rk3588-quartzpro64"
77
CONFIG_ROCKCHIP_RK3588=y
8+
CONFIG_SPL_ROCKCHIP_COMMON_BOARD=y
9+
CONFIG_ROCKCHIP_SPI_IMAGE=y
810
CONFIG_SPL_SERIAL=y
911
CONFIG_TARGET_QUARTZPRO64_RK3588=y
1012
CONFIG_SYS_LOAD_ADDR=0xc00800
1113
CONFIG_DEBUG_UART_BASE=0xFEB50000
1214
CONFIG_DEBUG_UART_CLOCK=24000000
1315
CONFIG_PCI=y
16+
CONFIG_SPL_SPI_FLASH_SUPPORT=y
17+
CONFIG_SPL_SPI=y
18+
CONFIG_SYS_LOAD_ADDR=0xc00800
1419
CONFIG_DEBUG_UART=y
1520
CONFIG_AHCI=y
1621
CONFIG_FIT=y
@@ -23,6 +28,11 @@ CONFIG_DEFAULT_FDT_FILE="rockchip/rk3588-quartzpro64.dtb"
2328
CONFIG_DISPLAY_BOARDINFO_LATE=y
2429
CONFIG_SPL_MAX_SIZE=0x40000
2530
# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
31+
# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
32+
CONFIG_SPL_STACK_R=y
33+
CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x200
34+
CONFIG_SPL_SPI_LOAD=y
35+
CONFIG_SYS_SPI_U_BOOT_OFFS=0x60000
2636
CONFIG_SPL_ATF=y
2737
CONFIG_CMD_GPIO=y
2838
CONFIG_CMD_GPT=y

0 commit comments

Comments
 (0)