Skip to content
This repository was archived by the owner on Aug 22, 2019. It is now read-only.

Commit 44f36ea

Browse files
committed
Add licence badge
1 parent 35cd6d4 commit 44f36ea

File tree

1 file changed

+1
-2
lines changed

1 file changed

+1
-2
lines changed

README.md

+1-2
Original file line numberDiff line numberDiff line change
@@ -4,8 +4,7 @@
44
[![Documentation](https://codedocs.xyz/ben-marshall/verilog-parser.svg)](https://codedocs.xyz/ben-marshall/verilog-parser/)
55
[![Build Status](https://travis-ci.org/ben-marshall/verilog-parser.svg?branch=master)](https://travis-ci.org/ben-marshall/verilog-parser/branches)
66
[![Coverage Status](https://coveralls.io/repos/github/ben-marshall/verilog-parser/badge.svg?branch=master)](https://coveralls.io/github/ben-marshall/verilog-parser?branch=master)
7-
8-
7+
![Licence: MIT](https://img.shields.io/badge/License-MIT-blue.svg)
98

109
This repository contains a flex / bison parser for the IEEE 1364-2001 Verilog
1110
Standard.

0 commit comments

Comments
 (0)