The schematic that is given will not work, if two '1' are send in succsesion the monostable that should
generate the700ns will not trigger on the second '1'. Also if MOSI is held high while idle, then if the fist bit is an '1' it will fail to trigger as well.
Working schematic using 74ls00 quad NAND-Gate:
