GitHub - bkepps/EE5900_VLSI_Project: MIPS processor design in Cadence Virtuoso

Name		Name	Last commit message	Last commit date
Latest commit History 47 Commits
1_To_8_Demux/schematic		1_To_8_Demux/schematic
1bit_FullAddSub		1bit_FullAddSub
1bit_FullAdder		1bit_FullAdder
1bit_FullAdder_Testbench		1bit_FullAdder_Testbench
4bit_FullAddSub		4bit_FullAddSub
4bit_FullAddSub_Testbench		4bit_FullAddSub_Testbench
4bit_Register		4bit_Register
8_1_MUX		8_1_MUX
AND		AND
AND4		AND4
AND4_testBench		AND4_testBench
AND_testBench		AND_testBench
ControlLogic		ControlLogic
DFlipFlop		DFlipFlop
DFlipFlop_Testbench		DFlipFlop_Testbench
NAND		NAND
NOR		NOR
NOT		NOT
OR4		OR4
OR4_copy/schematic		OR4_copy/schematic
XOR		XOR
and_gate/schematic		and_gate/schematic
mux_tes/maestro		mux_tes/maestro
mux_test		mux_test
mux_testbench/maestro		mux_testbench/maestro
no_gate		no_gate
no_gate_2/symbol		no_gate_2/symbol
not_testBench		not_testBench
.oalib		.oalib
cdsinfo.tag		cdsinfo.tag
data.dm		data.dm