Skip to content

Commit aae51da

Browse files
committed
[ tests, upstream ] Update tests outputs to the current compiler's ver.
1 parent 6e3f627 commit aae51da

43 files changed

Lines changed: 199 additions & 199 deletions

File tree

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

deptycheck.ipkg

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -9,7 +9,7 @@ license = "MPL-2.0"
99
sourcedir = "src"
1010
builddir = ".build"
1111

12-
version = 0.0.251218
12+
version = 0.0.260223
1313

1414
modules = Deriving.DepTyCheck.Gen
1515
, Deriving.DepTyCheck.Gen.ConsRecs

examples/pil-reg/tests/lang/003-usage-negative/expected

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@ Error: While processing right hand side of bad_ass_no_var. Can't find an impleme
44

55
Negative:12:3--12:15
66
08 | -- Simple tests --
7-
09 |
7+
09 |
88
10 | bad_ass_no_var : Statement TestOps vars regs vars regs
99
11 | bad_ass_no_var = do
1010
12 | "x" #= C' 42
@@ -13,7 +13,7 @@ Negative:12:3--12:15
1313
Error: While processing right hand side of bad_ass_type_mismatch. Can't find an implementation for FromString Int.
1414

1515
Negative:17:12--17:17
16-
13 |
16+
13 |
1717
14 | bad_ass_type_mismatch : Statement TestOps vars regs (("x", Int')::vars) regs
1818
15 | bad_ass_type_mismatch = do
1919
16 | Int'. "x"
@@ -55,9 +55,9 @@ and:
5555
Mismatch between: Type' and ?b -> ?c.
5656

5757
Negative:35:19--35:23
58-
31 |
58+
31 |
5959
32 | --- Example statements ---
60-
33 |
60+
33 |
6161
34 | bad_for : Statement TestOps vars regs vars regs
6262
35 | bad_for = for (do Int'. "x" #= C 0; Int'. "y" #= C 0)
6363
^^^^
@@ -66,7 +66,7 @@ Error: While processing right hand side of bad_read_reg_base. Can't find an impl
6666

6767
Negative:44:17--44:20
6868
40 | -- Registers-related --
69-
41 |
69+
41 |
7070
42 | bad_read_reg_base : Statement TestOps vars (Base [Nothing, Nothing, Just Int', Nothing]) vars (Base [Nothing, Nothing, Just Int', Nothing])
7171
43 | bad_read_reg_base = block $ do
7272
44 | Int'. "x" !#= R 1
@@ -75,7 +75,7 @@ Negative:44:17--44:20
7575
Error: While processing right hand side of bad_read_reg_undef_with. Can't find an implementation for IsJust (index (natToFinLT 2) (With AllUndefined (FS (FS (FS FZ)), Just Int'))).
7676

7777
Negative:49:17--49:20
78-
45 |
78+
45 |
7979
46 | bad_read_reg_undef_with : Statement TestOps vars (AllUndefined {rc=4} `With` (3, Just Int'))
8080
47 | vars (AllUndefined {rc=4} `With` (3, Just Int'))
8181
48 | bad_read_reg_undef_with = block $ do
@@ -86,7 +86,7 @@ Error: While processing right hand side of bad_read_reg_with. Can't find an impl
8686

8787
Negative:53:17--53:20
8888
49 | Int'. "x" !#= R 2
89-
50 |
89+
50 |
9090
51 | bad_read_reg_with : {0 regs : Registers 5} -> Statement TestOps vars (regs `With` (3, Just Int')) vars (regs `With` (3, Just Int'))
9191
52 | bad_read_reg_with = block $ do
9292
53 | Int'. "x" !#= R 2 + C 0
@@ -100,7 +100,7 @@ Mismatch between: FS (natToFinLT 2) and FZ.
100100

101101
Negative:57:3--57:20
102102
53 | Int'. "x" !#= R 2 + C 0
103-
54 |
103+
54 |
104104
55 | bad_registers_ass : {0 regs : Registers 5} -> Statement TestOps vars regs vars $ regs `With` (3, Just Int')
105105
56 | bad_registers_ass = block $ do
106106
57 | Int'. "x" !#= C 0
@@ -110,7 +110,7 @@ Error: While processing right hand side of bad_registers_infer_nothing. Can't fi
110110

111111
Negative:62:11--62:14
112112
58 | 6 %= V "x"
113-
59 |
113+
59 |
114114
60 | bad_registers_infer_nothing : Statement TestOps vars (AllUndefined {rc=4}) vars (AllUndefined {rc=4})
115115
61 | bad_registers_infer_nothing = block $ do
116116
62 | "x" ?#= R 0
@@ -119,7 +119,7 @@ Negative:62:11--62:14
119119
Error: While processing right hand side of bad_if_access_local. Can't find an implementation for Lookup (MkName "x") ((Int' . MkName "y") :: vars).
120120

121121
Negative:69:17--69:22
122-
65 |
122+
65 |
123123
66 | bad_if_access_local : {cond : Expression TestOps vars regs Bool'} -> Statement TestOps vars regs vars $ regs `Merge` regs
124124
67 | bad_if_access_local = block $ do
125125
68 | if__ cond (Int'. "x" !#= C 1) (Int'. "x" !#= C 2)

tests/derivation/core/non-cons given match 001-neg/expected

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -3,7 +3,7 @@
33
Error: While processing right hand side of checkedGen. Error during reflection: Argument #0 of DerivedGen.X2 with given type arguments [0] is not supported, argument expression: DerivedGen.boolToNat x, reason: name `DerivedGen.boolToNat` is not a constructor
44

55
DerivedGen:1
6-
12 |
6+
12 |
77
13 | data X : Nat -> Type where
88
14 | X0 : X 0
99
15 | X1 : Bool -> X 1

tests/derivation/core/norec nodep noext 003-neg/expected

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5,7 +5,7 @@ Error: While processing right hand side of checkedGen. Error during reflection:
55
DerivedGen:1
66
12 | XShow : Show X
77
13 | XShow = %runElab derive
8-
14 |
8+
14 |
99
15 | checkedGen : Fuel -> Gen MaybeEmpty X
1010
16 | checkedGen = deriveGen
1111
^^^^^^^^^

tests/derivation/core/norec nodep noext 004-neg/expected

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5,7 +5,7 @@ Error: While processing right hand side of checkedGen. Error during reflection:
55
DerivedGen:1
66
12 | XShow : Show X
77
13 | XShow = %runElab derive
8-
14 |
8+
14 |
99
15 | checkedGen : Fuel -> Gen MaybeEmpty X
1010
16 | checkedGen = deriveGen
1111
^^^^^^^^^

tests/derivation/core/norec nodep noext 005-neg/expected

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5,7 +5,7 @@ Error: While processing right hand side of checkedGen. Error during reflection:
55
DerivedGen:1
66
12 | XShow : Show X
77
13 | XShow = %runElab derive
8-
14 |
8+
14 |
99
15 | checkedGen : Fuel -> Gen MaybeEmpty X
1010
16 | checkedGen = deriveGen
1111
^^^^^^^^^

tests/derivation/core/norec part noext 001-neg/expected

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -4,9 +4,9 @@ Error: While processing right hand side of checkedGen. Error during reflection:
44

55
DerivedGen:1
66
5 | %default total
7-
6 |
7+
6 |
88
7 | %language ElabReflection
9-
8 |
9+
8 |
1010
9 | checkedGen : Fuel -> Gen MaybeEmpty (Maybe Bool)
1111
^^^^
1212

tests/derivation/core/norec part noext 002-neg/expected

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -4,9 +4,9 @@ Error: While processing right hand side of checkedGen. Error during reflection:
44

55
DerivedGen:1
66
5 | %default total
7-
6 |
7+
6 |
88
7 | %language ElabReflection
9-
8 |
9+
8 |
1010
9 | checkedGen : Fuel -> Gen MaybeEmpty (Bool, Bool)
1111
^^^^
1212

tests/derivation/core/norec part noext 003/expected

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5,7 +5,7 @@ Error: While processing right hand side of checkedGen. Error during reflection:
55
DerivedGen:1
66
12 | XShow : Show X
77
13 | XShow = %runElab derive
8-
14 |
8+
14 |
99
15 | checkedGen : Fuel -> Gen MaybeEmpty X
1010
16 | checkedGen = deriveGen
1111
^^^^^^^^^

tests/derivation/core/norec part noext 004/expected

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@ Error: While processing right hand side of checkedGen. Error during reflection:
44

55
DerivedGen:1
66
13 | XShow = %runElab derive
7-
14 |
7+
14 |
88
15 | export
99
16 | checkedGen : Fuel -> Gen MaybeEmpty X
1010
17 | checkedGen = deriveGen

0 commit comments

Comments
 (0)