Don't terminate Verilog simulator on error in assertion functions

[martijnbastiaan]

Relevant PR: #2258. Unfortunately, we can't accept the PR as is, because it just changes which simulators get stuck / exit prematurely.