|
| 1 | +use std::{ |
| 2 | + arch::x86_64::*, |
| 3 | + ops::{BitAnd, BitOr, BitOrAssign}, |
| 4 | +}; |
| 5 | + |
| 6 | +use super::{Mask, Simd}; |
| 7 | + |
| 8 | +#[derive(Debug)] |
| 9 | +#[repr(transparent)] |
| 10 | +pub struct Simd512u(__m512i); |
| 11 | + |
| 12 | +#[derive(Debug)] |
| 13 | +#[repr(transparent)] |
| 14 | +pub struct Simd512i(__m512i); |
| 15 | + |
| 16 | +#[derive(Debug, Clone, Copy)] |
| 17 | +#[repr(transparent)] |
| 18 | +pub struct Mask512(__mmask64); |
| 19 | + |
| 20 | +impl Mask for Mask512 { |
| 21 | + type BitMask = u64; |
| 22 | + type Element = u8; |
| 23 | + |
| 24 | + #[inline(always)] |
| 25 | + fn bitmask(self) -> Self::BitMask { |
| 26 | + self.0 |
| 27 | + } |
| 28 | + |
| 29 | + #[inline(always)] |
| 30 | + fn splat(b: bool) -> Self { |
| 31 | + if b { |
| 32 | + Mask512(u64::MAX) |
| 33 | + } else { |
| 34 | + Mask512(0) |
| 35 | + } |
| 36 | + } |
| 37 | +} |
| 38 | + |
| 39 | +impl BitOr for Mask512 { |
| 40 | + type Output = Self; |
| 41 | + |
| 42 | + #[inline(always)] |
| 43 | + fn bitor(self, rhs: Self) -> Self::Output { |
| 44 | + Mask512(self.0 | rhs.0) |
| 45 | + } |
| 46 | +} |
| 47 | + |
| 48 | +impl BitOrAssign for Mask512 { |
| 49 | + #[inline(always)] |
| 50 | + fn bitor_assign(&mut self, rhs: Self) { |
| 51 | + self.0 |= rhs.0; |
| 52 | + } |
| 53 | +} |
| 54 | + |
| 55 | +impl BitAnd<Mask512> for Mask512 { |
| 56 | + type Output = Self; |
| 57 | + |
| 58 | + #[inline(always)] |
| 59 | + fn bitand(self, rhs: Mask512) -> Self::Output { |
| 60 | + Mask512(self.0 & rhs.0) |
| 61 | + } |
| 62 | +} |
| 63 | + |
| 64 | +impl Simd for Simd512u { |
| 65 | + const LANES: usize = 64; |
| 66 | + type Element = u8; |
| 67 | + type Mask = Mask512; |
| 68 | + |
| 69 | + #[inline(always)] |
| 70 | + unsafe fn loadu(ptr: *const u8) -> Self { |
| 71 | + unsafe { Simd512u(_mm512_loadu_si512(ptr as *const __m512i)) } |
| 72 | + } |
| 73 | + |
| 74 | + #[inline(always)] |
| 75 | + unsafe fn storeu(&self, ptr: *mut u8) { |
| 76 | + unsafe { _mm512_storeu_si512(ptr as *mut __m512i, self.0) } |
| 77 | + } |
| 78 | + |
| 79 | + #[inline(always)] |
| 80 | + fn eq(&self, rhs: &Self) -> Self::Mask { |
| 81 | + unsafe { Mask512(_mm512_cmpeq_epi8_mask(self.0, rhs.0)) } |
| 82 | + } |
| 83 | + |
| 84 | + #[inline(always)] |
| 85 | + fn splat(ch: u8) -> Self { |
| 86 | + unsafe { Simd512u(_mm512_set1_epi8(ch as i8)) } |
| 87 | + } |
| 88 | + |
| 89 | + #[inline(always)] |
| 90 | + fn le(&self, rhs: &Self) -> Self::Mask { |
| 91 | + unsafe { Mask512(_mm512_cmple_epu8_mask(self.0, rhs.0)) } |
| 92 | + } |
| 93 | + |
| 94 | + #[inline(always)] |
| 95 | + fn gt(&self, rhs: &Self) -> Self::Mask { |
| 96 | + unsafe { Mask512(_mm512_cmpgt_epu8_mask(self.0, rhs.0)) } |
| 97 | + } |
| 98 | +} |
| 99 | + |
| 100 | +impl Simd for Simd512i { |
| 101 | + const LANES: usize = 64; |
| 102 | + type Element = i8; |
| 103 | + type Mask = Mask512; |
| 104 | + |
| 105 | + #[inline(always)] |
| 106 | + unsafe fn loadu(ptr: *const u8) -> Self { |
| 107 | + unsafe { Simd512i(_mm512_loadu_si512(ptr as *const __m512i)) } |
| 108 | + } |
| 109 | + |
| 110 | + #[inline(always)] |
| 111 | + unsafe fn storeu(&self, ptr: *mut u8) { |
| 112 | + unsafe { _mm512_storeu_si512(ptr as *mut __m512i, self.0) } |
| 113 | + } |
| 114 | + |
| 115 | + #[inline(always)] |
| 116 | + fn eq(&self, rhs: &Self) -> Self::Mask { |
| 117 | + unsafe { Mask512(_mm512_cmpeq_epi8_mask(self.0, rhs.0)) } |
| 118 | + } |
| 119 | + |
| 120 | + #[inline(always)] |
| 121 | + fn splat(elem: i8) -> Self { |
| 122 | + unsafe { Simd512i(_mm512_set1_epi8(elem)) } |
| 123 | + } |
| 124 | + |
| 125 | + #[inline(always)] |
| 126 | + fn le(&self, rhs: &Self) -> Self::Mask { |
| 127 | + unsafe { Mask512(_mm512_cmple_epi8_mask(self.0, rhs.0)) } |
| 128 | + } |
| 129 | + |
| 130 | + #[inline(always)] |
| 131 | + fn gt(&self, rhs: &Self) -> Self::Mask { |
| 132 | + unsafe { Mask512(_mm512_cmpgt_epi8_mask(self.0, rhs.0)) } |
| 133 | + } |
| 134 | +} |
0 commit comments