Skip to content

Commit ed7eafa

Browse files
committed
Release: update version to 0.9.6
Signed-off-by: Pavel Pisa <[email protected]>
1 parent 78d799c commit ed7eafa

File tree

3 files changed

+37
-2
lines changed

3 files changed

+37
-2
lines changed

CMakeLists.txt

+1-1
Original file line numberDiff line numberDiff line change
@@ -3,7 +3,7 @@ cmake_policy(VERSION 3.10)
33

44
project(QtRVSim
55
LANGUAGES C CXX
6-
VERSION 0.9.5
6+
VERSION 0.9.6
77
DESCRIPTION "RISC-V CPU simulator for education purposes")
88

99
set(KAREL_KOCI "Karel Koci <[email protected]>")

data/cz.cvut.edu.comparch.qtrvsim.metainfo.xml.in

+6-1
Original file line numberDiff line numberDiff line change
@@ -16,11 +16,16 @@
1616
</description>
1717

1818
<releases>
19-
<release version="@MAIN_PROJECT_VERSION@" date="2023-01-16">
19+
<release version="@MAIN_PROJECT_VERSION@" date="2023-12-11">
2020
<description>
2121
<p>Current project release.</p>
2222
</description>
2323
</release>
24+
<release version="0.9.5" date="2023-01-16">
25+
<description>
26+
<p>More CSR updates, fix branch range, CLI OS emulation, coreview diagrams updates, RV64IM in CI</p>
27+
</description>
28+
</release>
2429
<release version="0.9.4" date="2022-10-26">
2530
<description>
2631
<p>Support for 64-bit RV64IM target and official tests in CI</p>

extras/packaging/deb/debian/changelog

+30
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,33 @@
1+
qtrvsim (0.9.6-1) unstable; urgency=medium
2+
3+
* GUI: add reset widows menu entry to restore default windows layout
4+
* Machine: extend CSR support to pass rv32mi-p-mcsr and rv64mi-p-mcsr official test
5+
* Machine: serial port interrupts reworked for RISC-V as platform irq 16 and 17
6+
* GUI: RISC-V ACLINT MTIMER mapping added into resources/samples/template.S
7+
* Machine: implemented RISC-V A extension for RV32IMA/RV64IMA support
8+
* GUI: the XLEN, atomic and multiply options available in new simulation dialog
9+
* GUI: update registers and CSR views for bare RV64IMA support
10+
* Machine and GUI: simple level 2 cache implementation
11+
* GUI: increase cache set count limit to 1024
12+
* CLI: add isa-variant, cycle-limit and l2-cache options
13+
* CLI: dump-ranges allows to use symbols even from internal assembly
14+
* Memory: correctly propagate external/DMA changes to GUI
15+
* Machine: where possible, re-implement pseudo instructions by aliase tables
16+
* os_emulation: resolve problem with write and read from/to stack area on RV32
17+
* GUI: fix double free of children widgets in control register widget
18+
* GUI: refactor gui source file to tree structure
19+
* GUI: program view - collapse address and breakpoint if space is limited
20+
* GUI: split central widget tabs to coreview and editor
21+
* GUI: editor line numbers and highlight error in the editor on message click
22+
* GUI: editor toggle comment (ctrl+/)
23+
* GUI: ensure that all lines of external make process output are processed
24+
* os_emulation: correct ftruncate syscall arguments for 64 and 32-bit ABI
25+
* Update README.md to document interrupt, trap, ACLINT+MTIMER and AMO support
26+
* CI: drop support for Ubuntu 18
27+
* Project: bump to c++17
28+
29+
-- Pavel Pisa <[email protected]> Mon, 11 Dec 2023 11:12:15 +0100
30+
131
qtrvsim (0.9.5-1) unstable; urgency=medium
232

333
* Machine: use cvector in instruction args to spedup decoding

0 commit comments

Comments
 (0)