Skip to content

Commit a48467a

Browse files
committed
⚡️ weakref_cache -> cache
1 parent 46bccdb commit a48467a

File tree

3 files changed

+3
-4
lines changed

3 files changed

+3
-4
lines changed

memorious/core.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
import os
2+
from functools import cache
23

3-
from anystore.functools import weakref_cache as cache
44
from anystore.interface.rate_limit import RateLimit
55
from anystore.logging import configure_logging, get_logger
66
from anystore.store import get_store

memorious/logic/crawler.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5,9 +5,9 @@
55
import signal
66
import threading
77
from datetime import datetime
8+
from functools import cache
89
from random import randint
910

10-
from anystore.functools import weakref_cache as cache
1111
from anystore.logging import get_logger
1212
from anystore.types import SDict, Uri
1313
from anystore.util import ensure_uri, ensure_uuid, path_from_uri

memorious/operations/__init__.py

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -7,13 +7,12 @@
77
"""
88

99
import re
10+
from functools import cache
1011
from importlib import import_module
1112
from importlib.util import module_from_spec, spec_from_file_location
1213
from pathlib import Path
1314
from typing import TYPE_CHECKING, Any, Callable
1415

15-
from anystore.functools import weakref_cache as cache
16-
1716
if TYPE_CHECKING:
1817
from memorious.logic.context import Context
1918

0 commit comments

Comments
 (0)