Skip to content

Commit 8f0428b

Browse files
committed
Fix: yosys flow missed source file after parameter defaults'
1 parent fda5b2a commit 8f0428b

File tree

2 files changed

+2
-0
lines changed

2 files changed

+2
-0
lines changed

syn/yosys/friscv_rv32i.ys

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -14,6 +14,7 @@ read -sv2012 ../../rtl/friscv_ram.sv
1414
read -sv2012 ../../rtl/friscv_rambe.sv
1515
read -sv2012 ../../rtl/friscv_icache.sv
1616
read -sv2012 ../../rtl/friscv_dcache.sv
17+
read -sv2012 ../../rtl/friscv_cache_prefetcher.sv
1718
read -sv2012 ../../rtl/friscv_cache_io_fetcher.sv
1819
read -sv2012 ../../rtl/friscv_cache_block_fetcher.sv
1920
read -sv2012 ../../rtl/friscv_cache_ooo_mgt.sv

syn/yosys/syn_x7.sh

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -18,6 +18,7 @@ SRCS="\
1818
../../rtl/friscv_rambe.sv \
1919
../../rtl/friscv_icache.sv \
2020
../../rtl/friscv_dcache.sv \
21+
../../rtl/friscv_cache_prefetcher.sv \
2122
../../rtl/friscv_cache_io_fetcher.sv \
2223
../../rtl/friscv_cache_block_fetcher.sv \
2324
../../rtl/friscv_cache_ooo_mgt.sv \

0 commit comments

Comments
 (0)