Skip to content

Commit d3e635c

Browse files
committed
internal flash: stm32f7: relax PVD settings a bit
32-bit flash programming is allowed starting from 2.7V. Current PVD falling threshold was set to 2.82V (2.65..2.92). Lets set it to 2.66V (2.59..2.71).
1 parent 6142a43 commit d3e635c

1 file changed

Lines changed: 2 additions & 2 deletions

File tree

firmware/hw_layer/flash_int.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -90,12 +90,12 @@ typedef uint8_t flashdata_t;
9090
#if ((STM32_VDD >= 270) && (STM32_VDD <= 300))
9191
#define FLASH_CR_PSIZE_VALUE FLASH_CR_PSIZE_1
9292
// 2.7V
93-
#define PWR_CR1_PLS_VALUE PWR_CR1_PLS_LEV5
93+
#define PWR_CR1_PLS_VALUE PWR_CR1_PLS_LEV4
9494
typedef uint32_t flashdata_t;
9595
#elif (STM32_VDD >= 210) && (STM32_VDD < 360)
9696
#define FLASH_CR_PSIZE_VALUE FLASH_CR_PSIZE_0
9797
// 2.1V
98-
#define PWR_CR1_PLS_VALUE PWR_CR1_PLS_LEV1
98+
#define PWR_CR1_PLS_VALUE PWR_CR1_PLS_LEV0
9999
typedef uint16_t flashdata_t;
100100
#elif (STM32_VDD >= 170) && (STM32_VDD < 360)
101101
#define FLASH_CR_PSIZE_VALUE ((uint32_t)0x00000000)

0 commit comments

Comments
 (0)