[embassy_sync] Why ThreadModeRawMutex and ThreadModeMutex is implemented only for "cortex_m" chips. #5133
Description
I think there is mechanism also for RISCV processors (e.g. ESP32xx) to check if they are in ISR (or exception) state/context. Checking the MIE bit in the mstatus state.