Open
Description
The application will time out when attempting to enter OP-mode with DC slaves at low cycle rates <200 Hz.
Currently, the time jitter on the master PC might interfere with locking the DC clocks.
optimizing the rt-performance, in order to minimize jitter did not yield any improvement.