Commit a20ebf4
Fix TPR byte-order handling for cross-architecture compatibility
Summary:
TPR feature reads server_id from TCP options using raw memory cast, which works on x86_64 (little-endian) but would fail on ARM or other big-endian architectures. The wire format is little-endian but the parsing code didn't account for host byte order differences.
- On little-endian systems (x86_64): No change.
- On big-endian systems (ARM): Automatic byte-swap via __builtin_bswap32()
This diff should be No-op
Reviewed By: frankfeir
Differential Revision: D86576924
fbshipit-source-id: 472440efed0e760b1bd96fcb206521cbcce683071 parent 3dbd06d commit a20ebf4
1 file changed
Lines changed: 6 additions & 0 deletions
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
201 | 201 | | |
202 | 202 | | |
203 | 203 | | |
| 204 | + | |
| 205 | + | |
204 | 206 | | |
| 207 | + | |
| 208 | + | |
| 209 | + | |
| 210 | + | |
205 | 211 | | |
206 | 212 | | |
207 | 213 | | |
| |||
0 commit comments