Skip to content

Commit 836ca4a

Browse files
Fix typo FERQUENCY -> FREQUENCY and resolve TypeError in tests
1 parent 8ae580e commit 836ca4a

2 files changed

Lines changed: 5 additions & 5 deletions

File tree

tests/test_spi.py

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -30,7 +30,7 @@
3030
CS = "LA3"
3131
SPIMaster._primary_prescaler = PPRE = 0
3232
SPIMaster._secondary_prescaler = SPRE = 0
33-
PWM_FERQUENCY = SPIMaster._frequency * 2 / 3
33+
PWM_FREQUENCY = 1000
3434
MICROSECONDS = 1e-6
3535
RELTOL = 0.05
3636
# Number of expected logic level changes.
@@ -61,7 +61,7 @@ def slave(handler: SerialHandler) -> SPISlave:
6161
@pytest.fixture
6262
def la(handler: SerialHandler) -> LogicAnalyzer:
6363
pwm = PWMGenerator(handler)
64-
pwm.generate(SDI[1], PWM_FERQUENCY, 0.5)
64+
pwm.generate(SDI[1], PWM_FREQUENCY, 0.5)
6565
return LogicAnalyzer(handler)
6666

6767

@@ -73,7 +73,7 @@ def verify_value(
7373
smp: int = 0,
7474
):
7575
sck_ts = sck_timestamps[smp::2]
76-
pwm_half_period = ((1 / PWM_FERQUENCY) * 1e6) / 2 # microsecond
76+
pwm_half_period = ((1 / PWM_FREQUENCY) * 1e6) / 2 # microsecond
7777

7878
pattern = ""
7979
for t in sck_ts:

tests/test_uart.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -16,7 +16,7 @@
1616
WRITE_DATA = 0x55
1717
TXD2 = "LA1"
1818
RXD2 = "SQ1"
19-
PWM_FERQUENCY = UART._baudrate // 2
19+
PWM_FREQUENCY = 1000
2020
MICROSECONDS = 1e-6
2121
RELTOL = 0.05
2222
# Number of expected logic level changes.
@@ -38,7 +38,7 @@ def la(handler: SerialHandler) -> LogicAnalyzer:
3838
@pytest.fixture
3939
def pwm(handler: SerialHandler) -> None:
4040
pwm = PWMGenerator(handler)
41-
pwm.generate(RXD2, PWM_FERQUENCY, 0.5)
41+
pwm.generate(RXD2, PWM_FREQUENCY, 0.5)
4242

4343

4444
def test_configure(la: LogicAnalyzer, uart: UART):

0 commit comments

Comments
 (0)