llef/arch/arm.py at a6140398277c0dbbcbbf275dfb835e6983ac1857 · foundryzero/llef · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
"""arm architecture definition."""

from arch.base_arch import BaseArch, FlagRegister


class Arm(BaseArch):
    """
    arm support file
    """

    bits = 32

    gpr_registers = [
        "r0",
        "r1",
        "r2",
        "r3",
        "r4",
        "r5",
        "r6",
        "r7",
        "r8",
        "r9",
        "r10",
        "r11",
        "r12",
        "sp",
        "lr",
        "pc",
    ]

    gpr_key = "general"

    # Bitmasks used to extract flag bits from cpsr register value
    _cpsr_register_bit_masks = {
        "n": 0x80000000,
        "z": 0x40000000,
        "c": 0x20000000,
        "v": 0x10000000,
        "q": 0x8000000,
        "j": 0x1000000,
        "ge": 0xF0000,
        "e": 0x200,
        "a": 0x100,
        "i": 0x80,
        "f": 0x40,
        "t": 0x20,
    }

    flag_registers = [FlagRegister("cpsr", _cpsr_register_bit_masks)]